Timing Analyzer report for DE0_Nano
Thu Jul 25 01:19:52 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'SPI_CLK'
 16. Slow 1200mV 85C Model Setup: 'CLK50M'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'CLK50M'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'SPI_CLK'
 23. Slow 1200mV 85C Model Recovery: 'SPI_CLK'
 24. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLK50M'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'CLK50M'
 29. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'SPI_CLK'
 32. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'SPI_CLK'
 43. Slow 1200mV 0C Model Setup: 'CLK50M'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'CLK50M'
 47. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'SPI_CLK'
 50. Slow 1200mV 0C Model Recovery: 'SPI_CLK'
 51. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 52. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'CLK50M'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'CLK50M'
 56. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 58. Slow 1200mV 0C Model Removal: 'SPI_CLK'
 59. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 67. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Setup: 'SPI_CLK'
 69. Fast 1200mV 0C Model Setup: 'CLK50M'
 70. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'CLK50M'
 74. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'SPI_CLK'
 76. Fast 1200mV 0C Model Recovery: 'SPI_CLK'
 77. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 78. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'CLK50M'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'CLK50M'
 82. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'SPI_CLK'
 85. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                 ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; de0_nano_system/synthesis/submodules/altera_reset_controller.sdc                                                              ; OK     ; Thu Jul 25 01:19:46 2024 ;
; de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                             ; OK     ; Thu Jul 25 01:19:46 2024 ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc                                                              ; OK     ; Thu Jul 25 01:19:46 2024 ;
; DE0_Nano.SDC                                                                                                                  ; OK     ; Thu Jul 25 01:19:46 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Thu Jul 25 01:19:46 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc                  ; OK     ; Thu Jul 25 01:19:46 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc                  ; OK     ; Thu Jul 25 01:19:46 2024 ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { altera_reserved_tck }              ;
; CLK50M                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { CLK50M }                           ;
; SPI_CLK                          ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { SPI_CLK }                          ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[0] } ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[1] } ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 108.17 MHz ; 108.17 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 134.37 MHz ; 134.37 MHz      ; altera_reserved_tck              ;                                                               ;
; 270.49 MHz ; 270.49 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 303.58 MHz ; 250.0 MHz       ; CLK50M                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 304.32 MHz ; 250.0 MHz       ; SPI_CLK                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -3.495 ; -106.952      ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -2.152 ; -9.334        ;
; SPI_CLK                          ; -1.872 ; -10.253       ;
; CLK50M                           ; 16.706 ; 0.000         ;
; altera_reserved_tck              ; 46.279 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.301 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.308 ; 0.000         ;
; CLK50M                           ; 0.343 ; 0.000         ;
; altera_reserved_tck              ; 0.358 ; 0.000         ;
; SPI_CLK                          ; 0.381 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -1.729 ; -59.974       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.800  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.710  ; 0.000         ;
; CLK50M                           ; 18.221 ; 0.000         ;
; altera_reserved_tck              ; 47.947 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.705 ; 0.000         ;
; altera_reserved_tck              ; 1.015 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.034 ; 0.000         ;
; SPI_CLK                          ; 1.311 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.523 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.867  ; 0.000         ;
; SPI_CLK                          ; 4.596  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.739  ; 0.000         ;
; CLK50M                           ; 9.580  ; 0.000         ;
; altera_reserved_tck              ; 49.540 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.681      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.665      ;
; -3.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.603      ;
; -3.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.603      ;
; -3.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.603      ;
; -3.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.603      ;
; -3.397 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.587      ;
; -3.397 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.587      ;
; -3.397 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.587      ;
; -3.397 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.587      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.535      ;
; -3.267 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.457      ;
; -3.267 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.457      ;
; -3.267 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.457      ;
; -3.267 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.985     ; 2.457      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.217 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.403      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.399      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.986     ; 2.383      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
; -3.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.989     ; 2.351      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.152 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.953      ;
; -2.112 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.913      ;
; -2.000 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.801      ;
; -1.895 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 3.081      ;
; -1.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.685      ;
; -1.883 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.684      ;
; -1.861 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.662      ;
; -1.855 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 3.041      ;
; -1.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.642      ;
; -1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.638      ;
; -1.829 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.630      ;
; -1.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.166     ; 2.907      ;
; -1.825 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.626      ;
; -1.820 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.621      ;
; -1.812 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.613      ;
; -1.812 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.166     ; 2.891      ;
; -1.763 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.949      ;
; -1.763 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.949      ;
; -1.761 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.947      ;
; -1.749 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.550      ;
; -1.744 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.545      ;
; -1.743 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.929      ;
; -1.732 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.533      ;
; -1.709 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.895      ;
; -1.706 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.507      ;
; -1.706 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.892      ;
; -1.706 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.892      ;
; -1.704 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.505      ;
; -1.676 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.166     ; 2.755      ;
; -1.669 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.470      ;
; -1.664 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.465      ;
; -1.655 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.456      ;
; -1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.438      ;
; -1.597 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.783      ;
; -1.594 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.780      ;
; -1.594 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.780      ;
; -1.584 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.770      ;
; -1.580 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.766      ;
; -1.571 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 3.035      ;
; -1.568 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.754      ;
; -1.562 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.166     ; 2.641      ;
; -1.555 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.741      ;
; -1.555 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.741      ;
; -1.555 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 3.019      ;
; -1.554 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.740      ;
; -1.553 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.739      ;
; -1.553 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.739      ;
; -1.552 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.738      ;
; -1.552 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.738      ;
; -1.551 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.737      ;
; -1.550 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.736      ;
; -1.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.340      ;
; -1.536 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.722      ;
; -1.534 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.720      ;
; -1.534 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.720      ;
; -1.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.717      ;
; -1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.323      ;
; -1.520 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.321      ;
; -1.503 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.444     ; 2.304      ;
; -1.500 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.686      ;
; -1.498 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.684      ;
; -1.498 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.684      ;
; -1.496 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.682      ;
; -1.492 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.678      ;
; -1.491 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.677      ;
; -1.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.675      ;
; -1.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.675      ;
; -1.487 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.673      ;
; -1.487 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.673      ;
; -1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.636      ;
; -1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.636      ;
; -1.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.635      ;
; -1.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.634      ;
; -1.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.633      ;
; -1.434 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.620      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.617      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.617      ;
; -1.425 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.889      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.886      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.886      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.608      ;
; -1.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.605      ;
; -1.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.605      ;
; -1.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.883      ;
; -1.409 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.595      ;
; -1.409 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.873      ;
; -1.407 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.593      ;
; -1.407 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.593      ;
; -1.406 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.870      ;
; -1.406 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.219      ; 2.870      ;
; -1.403 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.589      ;
; -1.401 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.587      ;
; -1.401 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.587      ;
; -1.399 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.585      ;
; -1.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.532      ;
; -1.343 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.529      ;
; -1.343 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.529      ;
; -1.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.527      ;
; -1.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.526      ;
; -1.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.059     ; 2.524      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.872 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.874      ;
; -1.848 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.850      ;
; -1.726 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.728      ;
; -1.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.659      ;
; -1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.623      ;
; -1.589 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.591      ;
; -1.569 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.571      ;
; -1.529 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.531      ;
; -1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.445      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.424      ;
; -1.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.384      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.271      ;
; 6.714  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.219      ;
; 6.738  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.195      ;
; 6.860  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.073      ;
; 6.892  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.041      ;
; 6.927  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.006      ;
; 6.927  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.006      ;
; 6.927  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.006      ;
; 6.927  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.006      ;
; 6.927  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.006      ;
; 6.929  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.004      ;
; 6.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.990      ;
; 6.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.990      ;
; 6.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.990      ;
; 6.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.990      ;
; 6.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.990      ;
; 6.990  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.943      ;
; 7.045  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.888      ;
; 7.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.860      ;
; 7.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.860      ;
; 7.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.860      ;
; 7.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.860      ;
; 7.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.860      ;
; 7.189  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.744      ;
; 7.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.706      ;
; 7.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.706      ;
; 7.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.706      ;
; 7.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.706      ;
; 7.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.706      ;
; 7.413  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.520      ;
; 7.413  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.520      ;
; 7.413  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.520      ;
; 7.413  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.520      ;
; 7.440  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.493      ;
; 7.456  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.477      ;
; 7.586  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.347      ;
; 7.731  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.202      ;
; 7.990  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 1.943      ;
; 8.132  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.059     ; 1.804      ;
; 8.171  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 1.762      ;
; 8.465  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.059     ; 1.471      ;
; 8.632  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.064     ; 1.299      ;
; 8.640  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.059     ; 1.296      ;
; 8.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.065     ; 1.084      ;
; 8.874  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 1.060      ;
; 8.967  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 0.967      ;
; 9.078  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.855      ;
; 9.079  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.854      ;
; 9.079  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.854      ;
; 9.080  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.853      ;
; 9.080  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.853      ;
; 9.080  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.853      ;
; 9.081  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.852      ;
; 9.105  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 0.829      ;
; 9.222  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.711      ;
; 9.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.710      ;
; 9.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.710      ;
; 9.224  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.709      ;
; 9.224  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.709      ;
; 9.225  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.708      ;
; 9.225  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.708      ;
; 9.225  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 0.709      ;
; 9.226  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.707      ;
; 9.227  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.706      ;
; 9.232  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.701      ;
; 9.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.700      ;
; 9.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.700      ;
; 9.236  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.697      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.706 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.859      ;
; 16.706 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.859      ;
; 16.780 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.153      ;
; 16.780 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.153      ;
; 16.856 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 3.062      ;
; 16.930 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 3.356      ;
; 17.105 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.284      ; 3.174      ;
; 17.168 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.773      ;
; 17.170 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.771      ;
; 17.173 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.768      ;
; 17.174 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.767      ;
; 17.199 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.366      ;
; 17.199 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.366      ;
; 17.238 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.327      ;
; 17.238 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.327      ;
; 17.249 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.692      ;
; 17.251 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.690      ;
; 17.282 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.283      ;
; 17.284 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.657      ;
; 17.286 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.655      ;
; 17.286 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.655      ;
; 17.288 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.653      ;
; 17.289 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.652      ;
; 17.290 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.651      ;
; 17.292 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.649      ;
; 17.306 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 2.612      ;
; 17.308 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.257      ;
; 17.331 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.602      ;
; 17.331 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.602      ;
; 17.355 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.210      ;
; 17.355 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.210      ;
; 17.356 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.577      ;
; 17.361 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.204      ;
; 17.361 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.204      ;
; 17.363 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.578      ;
; 17.365 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.576      ;
; 17.367 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.574      ;
; 17.382 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.551      ;
; 17.398 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.543      ;
; 17.400 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.541      ;
; 17.401 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.540      ;
; 17.402 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.539      ;
; 17.402 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.539      ;
; 17.404 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.537      ;
; 17.404 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.537      ;
; 17.405 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.536      ;
; 17.406 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.535      ;
; 17.408 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.533      ;
; 17.442 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 2.476      ;
; 17.458 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.284      ; 2.821      ;
; 17.479 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.462      ;
; 17.481 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.460      ;
; 17.481 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.460      ;
; 17.483 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.458      ;
; 17.490 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.075      ;
; 17.490 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 2.075      ;
; 17.507 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.284      ; 2.772      ;
; 17.514 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.427      ;
; 17.514 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.427      ;
; 17.516 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.425      ;
; 17.516 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 2.770      ;
; 17.517 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.424      ;
; 17.517 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.424      ;
; 17.518 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.423      ;
; 17.518 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.423      ;
; 17.520 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.421      ;
; 17.520 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.421      ;
; 17.520 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.421      ;
; 17.521 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.420      ;
; 17.522 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.419      ;
; 17.524 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.417      ;
; 17.524 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 2.762      ;
; 17.550 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.383      ;
; 17.550 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.383      ;
; 17.582 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 1.983      ;
; 17.583 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 1.982      ;
; 17.589 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 1.976      ;
; 17.591 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.430     ; 1.974      ;
; 17.594 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.334      ;
; 17.595 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.346      ;
; 17.597 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.344      ;
; 17.597 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.344      ;
; 17.597 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.344      ;
; 17.599 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.342      ;
; 17.630 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.311      ;
; 17.630 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.311      ;
; 17.632 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.309      ;
; 17.633 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.308      ;
; 17.633 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.308      ;
; 17.634 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.307      ;
; 17.634 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.307      ;
; 17.636 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.305      ;
; 17.636 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.305      ;
; 17.636 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.305      ;
; 17.636 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.305      ;
; 17.637 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.304      ;
; 17.638 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.303      ;
; 17.638 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.303      ;
; 17.640 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.301      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.902      ;
; 46.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.705      ;
; 46.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.533      ;
; 46.656 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.527      ;
; 46.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.453      ;
; 46.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.415      ;
; 46.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.272      ;
; 46.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.232      ;
; 46.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.233      ;
; 47.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.094      ;
; 47.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.969      ;
; 47.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.955      ;
; 47.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 2.835      ;
; 47.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.564      ;
; 47.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.388      ;
; 47.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.229      ;
; 48.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 1.903      ;
; 48.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.691      ;
; 49.344 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 0.842      ;
; 94.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.153      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.689      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.689      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.689      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.689      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.689      ;
; 95.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.486      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.467      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.467      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.446      ;
; 95.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.278      ;
; 95.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.278      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.252      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.089      ;
; 95.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.089      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.077      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.077      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.077      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.077      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.077      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.007      ;
; 95.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.007      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.982      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.982      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.982      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.982      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.982      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.974      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 95.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.972      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.926      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.906      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.906      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.906      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.906      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.906      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.810      ;
; 96.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.810      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.802      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.802      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.780      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.780      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.779      ;
; 96.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.760      ;
; 96.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.760      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.301 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 0.868      ;
; 0.319 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 0.886      ;
; 0.348 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 0.915      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.381 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.601      ;
; 0.394 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.614      ;
; 0.406 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.625      ;
; 0.408 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.408 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.627      ;
; 0.507 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.727      ;
; 0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.737      ;
; 0.568 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.788      ;
; 0.582 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.802      ;
; 0.593 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.813      ;
; 0.599 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.819      ;
; 0.601 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.821      ;
; 0.618 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 1.185      ;
; 0.664 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.882      ;
; 0.665 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.883      ;
; 0.674 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.892      ;
; 0.674 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.892      ;
; 0.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.893      ;
; 0.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.898      ;
; 0.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.903      ;
; 0.706 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.924      ;
; 0.715 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.933      ;
; 0.839 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                                       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.059      ;
; 0.842 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.062      ;
; 0.896 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.027      ; 1.110      ;
; 0.906 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.121      ;
; 0.909 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.127      ;
; 0.910 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.125      ;
; 0.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.128      ;
; 0.916 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.131      ;
; 0.926 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.141      ;
; 0.926 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.141      ;
; 0.930 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.027      ; 1.144      ;
; 0.935 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.150      ;
; 0.937 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.152      ;
; 0.937 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.152      ;
; 0.940 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.155      ;
; 0.940 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.155      ;
; 0.956 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.174      ;
; 0.958 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.178      ;
; 0.960 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.027      ; 1.174      ;
; 0.962 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.182      ;
; 0.971 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.186      ;
; 0.976 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.027      ; 1.190      ;
; 1.017 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.237      ;
; 1.035 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.253      ;
; 1.036 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 1.254      ;
; 1.117 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.337      ;
; 1.181 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.396      ;
; 1.200 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.415      ;
; 1.202 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.417      ;
; 1.202 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.422      ;
; 1.263 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.483      ;
; 1.273 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.493      ;
; 1.280 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.500      ;
; 1.464 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.684      ;
; 1.471 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.691      ;
; 1.570 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.785      ;
; 1.816 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.599      ;
; 1.816 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.599      ;
; 1.817 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.600      ;
; 1.818 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.601      ;
; 1.954 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.738      ;
; 1.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.743      ;
; 1.960 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.744      ;
; 1.960 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.744      ;
; 1.966 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.750      ;
; 1.972 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.755      ;
; 1.977 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.761      ;
; 1.979 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.763      ;
; 1.980 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.764      ;
; 1.981 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.765      ;
; 1.982 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.766      ;
; 2.051 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.835      ;
; 2.077 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.861      ;
; 2.081 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.484     ; 0.864      ;
; 2.090 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.874      ;
; 2.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.876      ;
; 2.093 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.877      ;
; 2.177 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 0.961      ;
; 2.206 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.481     ; 0.992      ;
; 2.228 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 1.012      ;
; 2.230 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.480     ; 1.017      ;
; 2.241 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.481     ; 1.027      ;
; 2.256 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.481     ; 1.042      ;
; 2.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.481     ; 1.125      ;
; 2.371 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.483     ; 1.155      ;
; 2.390 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.004      ; 2.553      ;
; 2.390 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.004      ; 2.553      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.308 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.873      ;
; 0.310 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.875      ;
; 0.310 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.875      ;
; 0.313 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.878      ;
; 0.317 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.882      ;
; 0.321 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.906      ;
; 0.341 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.909      ;
; 0.350 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.915      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.592      ;
; 0.375 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.594      ;
; 0.389 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.609      ;
; 0.477 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.696      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.697      ;
; 0.493 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.727      ;
; 0.500 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.720      ;
; 0.500 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.720      ;
; 0.502 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.736      ;
; 0.549 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.780      ;
; 0.560 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.782      ;
; 0.566 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.786      ;
; 0.569 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.794      ;
; 0.578 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.802      ;
; 0.581 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.805      ;
; 0.585 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.804      ;
; 0.588 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.822      ;
; 0.588 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.822      ;
; 0.592 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.811      ;
; 0.605 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.824      ;
; 0.606 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.825      ;
; 0.607 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.841      ;
; 0.609 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.833      ;
; 0.609 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.833      ;
; 0.609 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.843      ;
; 0.610 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.834      ;
; 0.616 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.835      ;
; 0.635 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.869      ;
; 0.639 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.858      ;
; 0.651 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.870      ;
; 0.659 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.883      ;
; 0.659 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.878      ;
; 0.661 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.880      ;
; 0.661 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.880      ;
; 0.684 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.903      ;
; 0.687 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.907      ;
; 0.688 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.912      ;
; 0.689 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.909      ;
; 0.690 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.067      ; 0.914      ;
; 0.690 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 0.910      ;
; 0.695 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.929      ;
; 0.696 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.930      ;
; 0.706 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.925      ;
; 0.721 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.940      ;
; 0.722 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.941      ;
; 0.741 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.960      ;
; 0.745 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.077      ; 0.979      ;
; 0.755 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.974      ;
; 0.781 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.000      ;
; 0.786 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.005      ;
; 0.793 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.380      ;
; 0.796 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.383      ;
; 0.823 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.063      ; 1.044      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.589      ;
; 0.373 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.621      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.622      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.633      ;
; 0.416 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.635      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.658      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.662      ;
; 0.480 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.485 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.715      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.499 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.501 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.502 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.720      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.721      ;
; 0.508 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.726      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.726      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.730      ;
; 0.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.744      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.755      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.762      ;
; 0.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.763      ;
; 0.551 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.774      ;
; 0.558 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.776      ;
; 0.560 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.781      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.381 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.602      ;
; 0.392 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.615      ;
; 0.519 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.738      ;
; 0.536 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.755      ;
; 0.536 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.757      ;
; 0.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.876      ;
; 0.745 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.063      ; 0.965      ;
; 0.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.059      ; 0.987      ;
; 0.960 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 1.181      ;
; 0.988 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.059      ; 1.204      ;
; 1.148 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 1.369      ;
; 1.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.881      ;
; 1.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.902      ;
; 1.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.902      ;
; 1.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.902      ;
; 1.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.902      ;
; 1.396 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.615      ;
; 1.416 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.635      ;
; 1.417 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.999      ;
; 1.465 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 1.686      ;
; 1.472 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.054      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.704      ;
; 1.511 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.093      ;
; 1.519 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.101      ;
; 1.519 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.101      ;
; 1.519 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.101      ;
; 1.545 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.127      ;
; 1.602 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.821      ;
; 1.639 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.858      ;
; 1.670 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.889      ;
; 1.727 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 1.946      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.009      ;
; 1.793 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.012      ;
; 1.822 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.041      ;
; 1.837 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.056      ;
; 1.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.078      ;
; 1.890 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.109      ;
; 1.903 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.122      ;
; 1.934 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.153      ;
; 1.992 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.211      ;
; 2.018 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.237      ;
; 2.036 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.255      ;
; 2.118 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.337      ;
; 2.130 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.349      ;
; 2.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.450      ;
; 2.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.450      ;
; 2.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.450      ;
; 2.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.450      ;
; 2.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.450      ;
; 2.315 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.534      ;
; 2.392 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.611      ;
; 2.420 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.639      ;
; 2.432 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.651      ;
; 2.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.668      ;
; 2.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.668      ;
; 2.449 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.668      ;
; 2.505 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.724      ;
; 2.609 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.828      ;
; 2.609 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.828      ;
; 2.609 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.828      ;
; 2.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.954      ;
; 2.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.954      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.732      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.561 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.563      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.557      ;
; -1.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.518      ;
; -1.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.518      ;
; -1.506 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.506      ;
; -1.506 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.506      ;
; -1.506 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.506      ;
; -1.506 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.506      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.848      ; 4.311      ;
; -1.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.261      ;
; -1.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.261      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.847      ; 4.194      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.844      ; 4.186      ;
; -1.144 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.144      ;
; -1.144 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.144      ;
; -1.144 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.144      ;
; -1.144 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.845      ; 4.144      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.800 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.732      ;
; 1.800 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.732      ;
; 1.800 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.732      ;
; 1.800 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.732      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 1.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.668      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.506      ;
; 2.221 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.311      ;
; 2.221 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.311      ;
; 2.221 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.311      ;
; 2.221 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.287      ; 4.311      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.286      ; 4.259      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 2.384 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.283      ; 4.144      ;
; 3.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.975      ;
; 3.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.975      ;
; 3.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.975      ;
; 3.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.975      ;
; 3.566 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.616      ;
; 3.566 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.616      ;
; 3.566 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.616      ;
; 3.566 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.063     ; 2.616      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
; 4.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.219      ; 2.151      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.710 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.022      ;
; 5.710 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.022      ;
; 5.710 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.022      ;
; 5.710 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.022      ;
; 5.711 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.018      ;
; 5.711 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.021      ;
; 5.711 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.021      ;
; 5.711 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.018      ;
; 5.711 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 4.019      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.200     ; 3.917      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.200     ; 3.917      ;
; 5.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 4.014      ;
; 5.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 4.014      ;
; 5.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 3.927      ;
; 5.781 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 3.927      ;
; 5.783 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 4.016      ;
; 5.784 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.017      ;
; 5.784 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.017      ;
; 5.787 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.024      ;
; 5.787 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.024      ;
; 5.788 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 3.914      ;
; 5.792 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 3.917      ;
; 5.792 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 3.917      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.024      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.024      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.024      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.024      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.010      ;
; 5.793 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.023      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.023      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.023      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.011      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.021      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.020      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.022      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.021      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.024      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.022      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.023      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.023      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.011      ;
; 5.794 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.021      ;
; 5.798 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.014      ;
; 5.798 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.014      ;
; 5.811 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.998      ;
; 5.870 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.050      ;
; 5.870 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.050      ;
; 5.881 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.043      ;
; 5.881 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.043      ;
; 5.881 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.043      ;
; 5.881 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.043      ;
; 5.881 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.043      ;
; 5.891 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.034      ;
; 5.891 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.034      ;
; 5.891 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.034      ;
; 5.891 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.034      ;
; 5.891 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.034      ;
; 5.968 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.833      ;
; 5.968 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.833      ;
; 5.968 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.833      ;
; 5.968 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.833      ;
; 5.969 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.830      ;
; 5.969 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.829      ;
; 5.969 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.832      ;
; 5.969 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.832      ;
; 5.969 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.829      ;
; 5.973 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 3.789      ;
; 5.973 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.118     ; 3.789      ;
; 5.979 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.799      ;
; 5.979 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.799      ;
; 5.986 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 3.786      ;
; 5.990 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.789      ;
; 5.990 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 3.789      ;
; 5.999 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 3.793      ;
; 6.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.813      ;
; 6.022 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.788      ;
; 6.022 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.788      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.089 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.199      ; 4.039      ;
; 6.208 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rst1                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.715      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.711      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.709      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.709      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.711      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.711      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.709      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[11]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.709      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.711      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.711      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[19]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.709      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.221 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.087     ; 1.687      ;
; 18.221 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.087     ; 1.687      ;
; 18.221 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.087     ; 1.687      ;
; 18.295 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.638      ;
; 18.295 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.638      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.335 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.598      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.271      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 18.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; 0.291      ; 1.433      ;
; 98.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.062     ; 1.271      ;
; 98.853 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; 0.291      ; 1.433      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.237      ;
; 48.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.715      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.237      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.043      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.022      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.994      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.984      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.951      ;
; 98.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.709      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.681      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.681      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.681      ;
; 98.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.681      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.674      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.674      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.674      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.674      ;
; 98.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.674      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.635      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.635      ;
; 98.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.635      ;
; 98.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.556      ;
; 98.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.556      ;
; 98.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.556      ;
; 98.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.556      ;
; 98.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.552      ;
; 98.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.552      ;
; 98.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.552      ;
; 98.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.552      ;
; 98.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.361      ;
; 98.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.361      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.705   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.430      ; 1.292      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 0.912   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.131      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.258   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.477      ;
; 1.283   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.502      ;
; 1.283   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.502      ;
; 1.322   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.069      ; 1.548      ;
; 1.322   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.069      ; 1.548      ;
; 1.322   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.069      ; 1.548      ;
; 100.685 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.430      ; 1.292      ;
; 100.892 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.062      ; 1.131      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.015  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.233      ;
; 1.015  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.233      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.417      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.417      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.417      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.417      ;
; 1.209  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.427      ;
; 1.209  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.427      ;
; 1.209  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.427      ;
; 1.209  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.427      ;
; 1.282  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.499      ;
; 1.282  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.499      ;
; 1.282  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.499      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.520      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.520      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.520      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.520      ;
; 1.300  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.520      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.525      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.525      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.525      ;
; 1.311  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.525      ;
; 1.313  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.534      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.549  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.767      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.579  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.797      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.598  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.814      ;
; 1.607  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.826      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.644  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.860      ;
; 1.851  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.065      ;
; 51.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.539      ;
; 51.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 2.065      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.034 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.254      ;
; 1.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.545      ;
; 1.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.545      ;
; 1.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.545      ;
; 1.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.545      ;
; 1.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.545      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.341 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.563      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.343 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.347 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.569      ;
; 1.356 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 1.578      ;
; 1.549 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.776      ;
; 1.549 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.776      ;
; 1.549 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.776      ;
; 1.584 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.811      ;
; 1.584 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 1.811      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.819 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.054      ;
; 1.826 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.060      ;
; 1.826 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.060      ;
; 1.826 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.060      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.115      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.115      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.115      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.115      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.114      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.114      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[27]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[28]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[29]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[2]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[0]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[30]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[31]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[4]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[6]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[3]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[2]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[0]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[1]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[3]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[2]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[4]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[12]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[5]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[8]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[7]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[6]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.114      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[25]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[21]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[22]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[23]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[12]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[11]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[5]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[6]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[8]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[7]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[3]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[1]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[0]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.102      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[0]                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.107      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[16]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
; 2.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[17]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 3.104      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.890      ;
; 1.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.890      ;
; 1.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.890      ;
; 1.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.890      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 3.940      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 3.945      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.033      ;
; 1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.033      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.108      ;
; 1.604 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.186      ;
; 1.604 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.186      ;
; 1.633 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.212      ;
; 1.633 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.212      ;
; 1.633 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.212      ;
; 1.633 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.212      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.332      ; 4.252      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.335      ; 4.261      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
; 1.790 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.336      ; 4.373      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 1.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.341      ; 2.023      ;
; 2.201 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.421      ;
; 2.201 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.421      ;
; 2.201 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.421      ;
; 2.201 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.421      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.746      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.746      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.746      ;
; 2.526 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 2.746      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 3.890      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.046      ;
; 3.524 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.108      ;
; 3.524 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.108      ;
; 3.524 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.108      ;
; 3.524 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.108      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.424      ; 4.212      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
; 3.738 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.427      ; 4.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 120.13 MHz ; 120.13 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 153.61 MHz ; 153.61 MHz      ; altera_reserved_tck              ;                                                               ;
; 302.11 MHz ; 302.11 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 336.47 MHz ; 250.0 MHz       ; SPI_CLK                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 337.95 MHz ; 250.0 MHz       ; CLK50M                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -2.987 ; -91.036       ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -1.832 ; -7.942        ;
; SPI_CLK                          ; -1.609 ; -8.749        ;
; CLK50M                           ; 17.041 ; 0.000         ;
; altera_reserved_tck              ; 46.745 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.292 ; 0.000         ;
; CLK50M                           ; 0.299 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.301 ; 0.000         ;
; altera_reserved_tck              ; 0.311 ; 0.000         ;
; SPI_CLK                          ; 0.346 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -1.451 ; -50.332       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.284  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 6.149  ; 0.000         ;
; CLK50M                           ; 18.394 ; 0.000         ;
; altera_reserved_tck              ; 48.228 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.646 ; 0.000         ;
; altera_reserved_tck              ; 0.913 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.941 ; 0.000         ;
; SPI_CLK                          ; 1.251 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.380 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.870  ; 0.000         ;
; SPI_CLK                          ; 4.596  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.742  ; 0.000         ;
; CLK50M                           ; 9.587  ; 0.000         ;
; altera_reserved_tck              ; 49.499 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.987 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.429      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.973 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.415      ;
; -2.914 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.359      ;
; -2.914 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.359      ;
; -2.914 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.359      ;
; -2.914 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.359      ;
; -2.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.345      ;
; -2.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.345      ;
; -2.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.345      ;
; -2.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.345      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.301      ;
; -2.786 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.231      ;
; -2.786 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.231      ;
; -2.786 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.231      ;
; -2.786 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.231      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.731 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.173      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.166      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.730     ; 2.152      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
; -2.673 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.733     ; 2.115      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.832 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.670      ;
; -1.807 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.645      ;
; -1.689 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.527      ;
; -1.609 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.786      ;
; -1.587 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.425      ;
; -1.582 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.420      ;
; -1.574 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.751      ;
; -1.566 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.404      ;
; -1.549 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.387      ;
; -1.548 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.386      ;
; -1.540 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.378      ;
; -1.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.377      ;
; -1.534 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.157     ; 2.622      ;
; -1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.360      ;
; -1.520 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.157     ; 2.608      ;
; -1.510 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.348      ;
; -1.501 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.678      ;
; -1.501 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.678      ;
; -1.499 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.676      ;
; -1.470 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.308      ;
; -1.456 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.633      ;
; -1.455 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.293      ;
; -1.453 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.291      ;
; -1.452 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.629      ;
; -1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.627      ;
; -1.450 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.627      ;
; -1.428 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.266      ;
; -1.415 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.253      ;
; -1.409 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.157     ; 2.497      ;
; -1.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.233      ;
; -1.392 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.230      ;
; -1.386 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.224      ;
; -1.365 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.203      ;
; -1.334 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.511      ;
; -1.332 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.509      ;
; -1.332 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.509      ;
; -1.316 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.493      ;
; -1.307 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.484      ;
; -1.301 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.728      ;
; -1.301 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.157     ; 2.389      ;
; -1.292 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.469      ;
; -1.292 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.469      ;
; -1.291 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.468      ;
; -1.289 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.466      ;
; -1.289 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.466      ;
; -1.287 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.714      ;
; -1.287 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.464      ;
; -1.287 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.464      ;
; -1.286 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.463      ;
; -1.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.461      ;
; -1.277 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.115      ;
; -1.277 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.454      ;
; -1.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.448      ;
; -1.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.448      ;
; -1.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.448      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.446      ;
; -1.264 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.102      ;
; -1.258 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.096      ;
; -1.253 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.430      ;
; -1.253 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.430      ;
; -1.252 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.429      ;
; -1.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.427      ;
; -1.244 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.421      ;
; -1.244 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.421      ;
; -1.243 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.420      ;
; -1.241 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.418      ;
; -1.237 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.414      ;
; -1.232 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.407     ; 2.070      ;
; -1.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.399      ;
; -1.196 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.373      ;
; -1.196 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.373      ;
; -1.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.372      ;
; -1.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.371      ;
; -1.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.362      ;
; -1.183 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.360      ;
; -1.183 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.360      ;
; -1.182 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.359      ;
; -1.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.606      ;
; -1.177 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.604      ;
; -1.177 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.604      ;
; -1.176 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.603      ;
; -1.167 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.344      ;
; -1.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.342      ;
; -1.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.342      ;
; -1.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.592      ;
; -1.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.590      ;
; -1.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.182      ; 2.590      ;
; -1.158 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.335      ;
; -1.158 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.335      ;
; -1.157 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.334      ;
; -1.155 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.332      ;
; -1.155 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.332      ;
; -1.155 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.332      ;
; -1.155 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.332      ;
; -1.115 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.292      ;
; -1.113 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.290      ;
; -1.113 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.290      ;
; -1.100 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.277      ;
; -1.100 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.277      ;
; -1.100 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 2.277      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.609 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.375      ;
; -1.535 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.301      ;
; -1.471 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.237      ;
; -1.401 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.167      ;
; -1.389 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.155      ;
; -1.388 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.154      ;
; -1.344 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.110      ;
; -1.314 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.080      ;
; -1.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.016      ;
; -1.213 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.979      ;
; -1.196 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.962      ;
; -1.123 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.889      ;
; 7.028  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.912      ;
; 7.102  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.838      ;
; 7.166  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.774      ;
; 7.216  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.724      ;
; 7.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.717      ;
; 7.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.717      ;
; 7.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.717      ;
; 7.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.717      ;
; 7.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.717      ;
; 7.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.707      ;
; 7.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.703      ;
; 7.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.703      ;
; 7.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.703      ;
; 7.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.703      ;
; 7.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.703      ;
; 7.293  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.647      ;
; 7.308  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.632      ;
; 7.351  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.589      ;
; 7.351  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.589      ;
; 7.351  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.589      ;
; 7.351  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.589      ;
; 7.351  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.589      ;
; 7.447  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.493      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.439      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.439      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.439      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.439      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.439      ;
; 7.662  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.278      ;
; 7.662  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.278      ;
; 7.662  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.278      ;
; 7.662  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.278      ;
; 7.672  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.268      ;
; 7.686  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.254      ;
; 7.800  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 2.140      ;
; 7.954  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 1.986      ;
; 8.196  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 1.744      ;
; 8.310  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.053     ; 1.632      ;
; 8.354  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 1.586      ;
; 8.629  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.053     ; 1.313      ;
; 8.773  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.057     ; 1.165      ;
; 8.795  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.053     ; 1.147      ;
; 8.975  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.058     ; 0.962      ;
; 9.004  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 0.937      ;
; 9.073  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 0.868      ;
; 9.171  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.769      ;
; 9.172  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.768      ;
; 9.173  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.767      ;
; 9.173  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.767      ;
; 9.173  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.767      ;
; 9.173  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.767      ;
; 9.175  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.765      ;
; 9.205  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 0.736      ;
; 9.309  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.631      ;
; 9.310  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.630      ;
; 9.310  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.630      ;
; 9.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.629      ;
; 9.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.629      ;
; 9.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.629      ;
; 9.312  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.628      ;
; 9.312  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.628      ;
; 9.313  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.627      ;
; 9.314  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.626      ;
; 9.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.621      ;
; 9.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.621      ;
; 9.320  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.620      ;
; 9.322  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.618      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.041 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.569      ;
; 17.041 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.569      ;
; 17.107 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.833      ;
; 17.107 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.833      ;
; 17.163 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.068     ; 2.764      ;
; 17.229 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 3.028      ;
; 17.445 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.256      ; 2.806      ;
; 17.473 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.137      ;
; 17.473 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.137      ;
; 17.518 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.429      ;
; 17.518 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.429      ;
; 17.522 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.425      ;
; 17.523 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.087      ;
; 17.523 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.087      ;
; 17.536 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.411      ;
; 17.569 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.041      ;
; 17.581 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.068     ; 2.346      ;
; 17.583 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 2.027      ;
; 17.585 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.355      ;
; 17.585 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.355      ;
; 17.585 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.362      ;
; 17.589 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.358      ;
; 17.613 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.997      ;
; 17.613 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.997      ;
; 17.618 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.329      ;
; 17.618 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.329      ;
; 17.620 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.327      ;
; 17.621 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.326      ;
; 17.622 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.325      ;
; 17.624 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.986      ;
; 17.624 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.986      ;
; 17.635 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.305      ;
; 17.636 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.311      ;
; 17.638 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.309      ;
; 17.649 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.291      ;
; 17.682 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.265      ;
; 17.685 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.262      ;
; 17.689 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.258      ;
; 17.701 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.068     ; 2.226      ;
; 17.717 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.230      ;
; 17.717 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.230      ;
; 17.718 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.229      ;
; 17.718 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.229      ;
; 17.720 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.227      ;
; 17.721 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.226      ;
; 17.722 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.225      ;
; 17.735 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.212      ;
; 17.736 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.211      ;
; 17.738 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.209      ;
; 17.747 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.863      ;
; 17.747 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.863      ;
; 17.756 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.256      ; 2.495      ;
; 17.767 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 2.490      ;
; 17.782 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.165      ;
; 17.785 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.162      ;
; 17.787 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.160      ;
; 17.789 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.158      ;
; 17.791 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 2.466      ;
; 17.800 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.140      ;
; 17.800 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.140      ;
; 17.801 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.256      ; 2.450      ;
; 17.816 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.131      ;
; 17.817 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.130      ;
; 17.817 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.130      ;
; 17.817 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.130      ;
; 17.818 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.129      ;
; 17.818 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.129      ;
; 17.820 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.127      ;
; 17.821 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.126      ;
; 17.822 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.125      ;
; 17.833 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.777      ;
; 17.834 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.113      ;
; 17.835 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.112      ;
; 17.836 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.111      ;
; 17.838 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.109      ;
; 17.842 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.768      ;
; 17.848 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.762      ;
; 17.850 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.760      ;
; 17.870 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.070      ;
; 17.870 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.070      ;
; 17.881 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.059     ; 2.055      ;
; 17.882 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.065      ;
; 17.885 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.062      ;
; 17.887 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.060      ;
; 17.887 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.060      ;
; 17.889 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.058      ;
; 17.916 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.031      ;
; 17.917 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.030      ;
; 17.917 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.030      ;
; 17.917 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.030      ;
; 17.918 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.029      ;
; 17.918 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.029      ;
; 17.918 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.029      ;
; 17.920 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.027      ;
; 17.921 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.026      ;
; 17.921 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.026      ;
; 17.922 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.025      ;
; 17.927 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.385     ; 1.683      ;
; 17.930 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.068     ; 1.997      ;
; 17.934 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.048     ; 2.013      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.487      ;
; 46.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.290      ;
; 47.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.180      ;
; 47.108 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.124      ;
; 47.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.084      ;
; 47.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.070      ;
; 47.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.912      ;
; 47.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.868      ;
; 47.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.853      ;
; 47.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.722      ;
; 47.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.683      ;
; 47.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.617      ;
; 47.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.539      ;
; 47.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.308      ;
; 48.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.164      ;
; 48.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.998      ;
; 48.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.698      ;
; 48.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.525      ;
; 49.487 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 0.748      ;
; 95.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.628      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.177      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.177      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.177      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.177      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.177      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.006      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.983      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.971      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.971      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.904      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.904      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.878      ;
; 96.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.718      ;
; 96.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.718      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.623      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.623      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.623      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.623      ;
; 96.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.623      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.576      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.573      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.573      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.573      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.573      ;
; 96.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.573      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.570      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.570      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.538      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.526      ;
; 96.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.506      ;
; 96.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.506      ;
; 96.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.506      ;
; 96.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.506      ;
; 96.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.506      ;
; 96.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.442      ;
; 96.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.442      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.396      ;
; 96.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.395      ;
; 96.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.395      ;
; 96.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.380      ;
; 96.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.380      ;
; 96.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.370      ;
; 96.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.360      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.292 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.340      ; 0.801      ;
; 0.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.340      ; 0.818      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.340      ; 0.846      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.546      ;
; 0.353 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.552      ;
; 0.364 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.562      ;
; 0.371 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.569      ;
; 0.371 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.569      ;
; 0.464 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.663      ;
; 0.467 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.510 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.525 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.724      ;
; 0.533 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.732      ;
; 0.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.736      ;
; 0.539 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.738      ;
; 0.562 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.340      ; 1.071      ;
; 0.605 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.803      ;
; 0.619 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.816      ;
; 0.620 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.817      ;
; 0.628 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.825      ;
; 0.629 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.826      ;
; 0.629 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.826      ;
; 0.638 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.835      ;
; 0.658 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.855      ;
; 0.667 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.864      ;
; 0.750 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                                       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.949      ;
; 0.774 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.973      ;
; 0.836 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.030      ;
; 0.843 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.037      ;
; 0.843 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.040      ;
; 0.853 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.047      ;
; 0.855 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.049      ;
; 0.858 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.052      ;
; 0.859 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.058      ;
; 0.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.056      ;
; 0.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.056      ;
; 0.863 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.062      ;
; 0.866 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.060      ;
; 0.872 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.066      ;
; 0.873 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.067      ;
; 0.875 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.069      ;
; 0.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.070      ;
; 0.877 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.071      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.081      ;
; 0.892 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.086      ;
; 0.905 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.099      ;
; 0.905 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.104      ;
; 0.909 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.103      ;
; 0.962 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.159      ;
; 0.969 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 1.166      ;
; 0.991 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.190      ;
; 1.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.279      ;
; 1.102 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.296      ;
; 1.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.302      ;
; 1.113 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.307      ;
; 1.123 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.322      ;
; 1.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.334      ;
; 1.140 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.339      ;
; 1.300 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.499      ;
; 1.305 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.504      ;
; 1.416 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.025      ; 1.610      ;
; 1.577 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.544      ;
; 1.577 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.544      ;
; 1.578 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.545      ;
; 1.579 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.546      ;
; 1.708 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.676      ;
; 1.714 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.682      ;
; 1.714 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.682      ;
; 1.715 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.683      ;
; 1.717 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.685      ;
; 1.728 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.696      ;
; 1.729 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.696      ;
; 1.730 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.698      ;
; 1.730 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.698      ;
; 1.732 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.700      ;
; 1.733 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.701      ;
; 1.792 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.760      ;
; 1.820 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.788      ;
; 1.825 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.287     ; 0.792      ;
; 1.832 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.800      ;
; 1.833 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.801      ;
; 1.834 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.802      ;
; 1.912 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.880      ;
; 1.949 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.284     ; 0.919      ;
; 1.957 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 0.925      ;
; 1.963 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.283     ; 0.934      ;
; 1.979 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.284     ; 0.949      ;
; 1.982 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                                               ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.284     ; 0.952      ;
; 2.059 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.284     ; 1.029      ;
; 2.081 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.286     ; 1.049      ;
; 2.140 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 2.293      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.540      ;
; 0.347 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.423 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.622      ;
; 0.431 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.630      ;
; 0.444 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.656      ;
; 0.444 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.643      ;
; 0.444 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.643      ;
; 0.453 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.665      ;
; 0.493 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.698      ;
; 0.499 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.506 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.706      ;
; 0.507 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.711      ;
; 0.508 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.710      ;
; 0.512 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.716      ;
; 0.527 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.730      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.740      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.741      ;
; 0.530 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.733      ;
; 0.539 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.751      ;
; 0.540 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.752      ;
; 0.540 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.740      ;
; 0.561 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.764      ;
; 0.561 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.764      ;
; 0.561 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.764      ;
; 0.564 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.776      ;
; 0.567 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.766      ;
; 0.586 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.785      ;
; 0.592 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.791      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.793      ;
; 0.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.797      ;
; 0.599 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.802      ;
; 0.603 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.802      ;
; 0.611 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.810      ;
; 0.625 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.825      ;
; 0.627 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.830      ;
; 0.627 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.827      ;
; 0.628 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.840      ;
; 0.628 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.059      ; 0.831      ;
; 0.628 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.828      ;
; 0.629 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.841      ;
; 0.648 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.847      ;
; 0.664 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.863      ;
; 0.665 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.864      ;
; 0.676 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.068      ; 0.888      ;
; 0.683 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.882      ;
; 0.687 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.887      ;
; 0.694 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.893      ;
; 0.706 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.905      ;
; 0.712 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.241      ;
; 0.715 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.244      ;
; 0.735 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.941      ;
; 0.738 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.937      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.301 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.808      ;
; 0.303 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.810      ;
; 0.306 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.306 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.309 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error          ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.558      ;
; 0.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.564      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.565      ;
; 0.370 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.569      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.587      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.596      ;
; 0.433 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.437 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.644      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.647      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.450 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.650      ;
; 0.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.455 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.654      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.656      ;
; 0.464 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.663      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.669      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.479 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.679      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.493 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.693      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.699      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.704      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.547      ;
; 0.355 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.558      ;
; 0.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 0.676      ;
; 0.483 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.684      ;
; 0.597 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 0.797      ;
; 0.690 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 0.890      ;
; 0.712 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.052      ; 0.908      ;
; 0.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 1.077      ;
; 0.906 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.053      ; 1.103      ;
; 1.057 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 1.258      ;
; 1.231 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.507      ;
; 1.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.454      ;
; 1.265 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.541      ;
; 1.265 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.541      ;
; 1.265 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.541      ;
; 1.265 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.541      ;
; 1.293 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.492      ;
; 1.324 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.600      ;
; 1.343 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 1.544      ;
; 1.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.556      ;
; 1.400 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.676      ;
; 1.400 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.676      ;
; 1.442 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.718      ;
; 1.455 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.654      ;
; 1.458 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.734      ;
; 1.458 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.734      ;
; 1.458 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.734      ;
; 1.465 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.664      ;
; 1.507 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.706      ;
; 1.560 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.759      ;
; 1.617 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.816      ;
; 1.620 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.819      ;
; 1.623 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.822      ;
; 1.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.860      ;
; 1.665 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.864      ;
; 1.707 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.906      ;
; 1.709 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.908      ;
; 1.751 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 1.950      ;
; 1.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.010      ;
; 1.824 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.023      ;
; 1.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.056      ;
; 1.918 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.117      ;
; 1.930 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.129      ;
; 2.024 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.223      ;
; 2.024 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.223      ;
; 2.024 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.223      ;
; 2.024 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.223      ;
; 2.024 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.223      ;
; 2.060 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.259      ;
; 2.161 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.360      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.377      ;
; 2.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.386      ;
; 2.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.409      ;
; 2.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.409      ;
; 2.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.409      ;
; 2.220 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.419      ;
; 2.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.560      ;
; 2.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.560      ;
; 2.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.560      ;
; 2.468 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.667      ;
; 2.468 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 2.667      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.451 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 4.218      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.079      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 4.072      ;
; -1.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 4.025      ;
; -1.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 4.025      ;
; -1.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 4.025      ;
; -1.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 4.025      ;
; -1.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.016      ;
; -1.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 4.016      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.150 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.612      ; 3.917      ;
; -1.111 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.877      ;
; -1.111 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.877      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.608      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -1.044 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.611      ; 3.810      ;
; -0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 3.763      ;
; -0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 3.763      ;
; -0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 3.763      ;
; -0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.609      ; 3.763      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.218      ;
; 2.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.218      ;
; 2.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.218      ;
; 2.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.218      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 4.161      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 4.025      ;
; 2.585 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.917      ;
; 2.585 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.917      ;
; 2.585 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.917      ;
; 2.585 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.917      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.257      ; 3.872      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 2.736 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.254      ; 3.763      ;
; 3.541 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.649      ;
; 3.541 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.649      ;
; 3.541 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.649      ;
; 3.541 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.649      ;
; 3.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.349      ;
; 3.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.349      ;
; 3.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.349      ;
; 3.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.349      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
; 4.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.189      ; 1.944      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.600      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 3.596      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.600      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.600      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.600      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.599      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.597      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.600      ;
; 6.149 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.597      ;
; 6.208 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 3.501      ;
; 6.208 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 3.501      ;
; 6.219 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 3.507      ;
; 6.219 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 3.507      ;
; 6.222 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.176     ; 3.499      ;
; 6.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.586      ;
; 6.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.586      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.601      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.601      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.605      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.605      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.601      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.605      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.605      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.605      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.604      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.602      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.602      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.601      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.603      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.602      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.606      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.603      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.604      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.604      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.603      ;
; 6.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.604      ;
; 6.229 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.590      ;
; 6.229 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.590      ;
; 6.229 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.500      ;
; 6.229 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.500      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.588      ;
; 6.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.592      ;
; 6.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.592      ;
; 6.238 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.584      ;
; 6.238 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.584      ;
; 6.238 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.581      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.585      ;
; 6.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.585      ;
; 6.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.573      ;
; 6.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.606      ;
; 6.323 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.606      ;
; 6.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.602      ;
; 6.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.602      ;
; 6.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.602      ;
; 6.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.602      ;
; 6.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.602      ;
; 6.342 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.593      ;
; 6.342 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.593      ;
; 6.342 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.593      ;
; 6.342 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.593      ;
; 6.342 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.593      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.422      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.422      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.424      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.425      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.425      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.425      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.421      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.425      ;
; 6.388 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.425      ;
; 6.397 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.377      ;
; 6.397 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.377      ;
; 6.408 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.383      ;
; 6.408 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.383      ;
; 6.411 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.375      ;
; 6.418 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.376      ;
; 6.418 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.376      ;
; 6.420 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.408      ;
; 6.429 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.381      ;
; 6.453 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.375      ;
; 6.453 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.375      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.503 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.171      ; 3.606      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.305      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.305      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.306      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.306      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.306      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.306      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.306      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.316      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.316      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.316      ;
; 6.622 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 3.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.394 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 1.524      ;
; 18.394 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 1.524      ;
; 18.394 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.077     ; 1.524      ;
; 18.475 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.465      ;
; 18.475 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.465      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.436      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.133      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 18.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; 0.262      ; 1.279      ;
; 98.807 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.055     ; 1.133      ;
; 98.978 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; 0.262      ; 1.279      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.005      ;
; 48.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.538      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.005      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.831      ;
; 98.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.805      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.785      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.766      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.736      ;
; 98.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.532      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.498      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.498      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.498      ;
; 98.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.498      ;
; 98.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.500      ;
; 98.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.500      ;
; 98.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.500      ;
; 98.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.500      ;
; 98.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.500      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.466      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.466      ;
; 98.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.466      ;
; 98.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.392      ;
; 98.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.392      ;
; 98.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.392      ;
; 98.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.392      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.388      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.388      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.388      ;
; 98.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.388      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.222      ;
; 98.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.222      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.646   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.385      ; 1.175      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.021      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.139   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 1.338      ;
; 1.171   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.371      ;
; 1.171   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.371      ;
; 1.212   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 1.417      ;
; 1.212   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 1.417      ;
; 1.212   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 1.417      ;
; 100.626 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.385      ; 1.175      ;
; 100.802 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.055      ; 1.021      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.112      ;
; 0.913  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.112      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.292      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.292      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.292      ;
; 1.093  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.292      ;
; 1.102  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.301      ;
; 1.102  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.301      ;
; 1.102  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.301      ;
; 1.102  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.301      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.355      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.355      ;
; 1.157  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.355      ;
; 1.172  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.373      ;
; 1.172  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.373      ;
; 1.172  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.373      ;
; 1.172  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.373      ;
; 1.172  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.373      ;
; 1.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.385      ;
; 1.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.385      ;
; 1.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.385      ;
; 1.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.385      ;
; 1.190  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.391      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.412  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.610      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.645      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.454  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.652      ;
; 1.472  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.672      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.492  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.689      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.880      ;
; 50.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.356      ; 1.394      ;
; 51.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.350      ; 1.880      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.941 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 1.213 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.414      ;
; 1.213 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.414      ;
; 1.213 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.414      ;
; 1.213 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.414      ;
; 1.213 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.414      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.431      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.233 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.245 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 1.446      ;
; 1.417 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.417 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.417 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.455 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.661      ;
; 1.455 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 1.661      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.672 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 1.885      ;
; 1.677 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.677 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 1.677 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 1.889      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.795      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.795      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.795      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.795      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[8]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[9]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[27]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[28]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[1]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[0]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[6]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[7]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[4]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[10]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[5]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[9]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[5]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[7]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[15]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[9]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[17]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[7]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.783      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[25]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[21]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[22]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[23]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[12]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[11]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[5]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[6]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[8]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[7]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[3]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[2]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[1]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[0]                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[0]                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.787      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[16]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[17]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.784      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[14]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[2]                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[0]                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.794      ;
; 2.573 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[15]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.782      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.525      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.525      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.525      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.525      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.561      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.580      ;
; 1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.613      ;
; 1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.613      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.437 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 3.714      ;
; 1.533 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.809      ;
; 1.533 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.809      ;
; 1.584 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.858      ;
; 1.584 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.858      ;
; 1.584 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.858      ;
; 1.584 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.040      ; 3.858      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.621 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.039      ; 3.894      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.634 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.042      ; 3.910      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
; 1.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.043      ; 4.012      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.305      ; 1.827      ;
; 2.008 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.207      ;
; 2.008 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.207      ;
; 2.008 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.207      ;
; 2.008 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.207      ;
; 2.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.507      ;
; 2.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.507      ;
; 2.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.507      ;
; 2.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.507      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.004 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.525      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.135 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.659      ;
; 3.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.714      ;
; 3.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.714      ;
; 3.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.714      ;
; 3.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.714      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.377      ; 3.858      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
; 3.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.380      ; 3.969      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -1.504 ; -45.212       ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -0.712 ; -2.683        ;
; SPI_CLK                          ; -0.458 ; -2.283        ;
; CLK50M                           ; 18.180 ; 0.000         ;
; altera_reserved_tck              ; 48.179 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.147 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.152 ; 0.000         ;
; CLK50M                           ; 0.179 ; 0.000         ;
; altera_reserved_tck              ; 0.188 ; 0.000         ;
; SPI_CLK                          ; 0.197 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -0.612 ; -20.048       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.538  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 7.464  ; 0.000         ;
; CLK50M                           ; 18.959 ; 0.000         ;
; altera_reserved_tck              ; 49.110 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.383 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.560 ; 0.000         ;
; altera_reserved_tck              ; 0.561 ; 0.000         ;
; SPI_CLK                          ; 0.667 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.847 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.878  ; 0.000         ;
; SPI_CLK                          ; 4.273  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.747  ; 0.000         ;
; CLK50M                           ; 9.245  ; 0.000         ;
; altera_reserved_tck              ; 49.309 ; 0.000         ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.468      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.461      ;
; -1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.410      ;
; -1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.410      ;
; -1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.410      ;
; -1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.410      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.398      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.398      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.398      ;
; -1.431 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.398      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.424 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.388      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.331      ;
; -1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.330      ;
; -1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.330      ;
; -1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.330      ;
; -1.363 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.330      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.314      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.304      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10] ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
; -1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]  ; SPI_CLK      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.200     ; 1.292      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.712 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.706      ;
; -0.636 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.630      ;
; -0.550 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.544      ;
; -0.544 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.538      ;
; -0.543 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.763      ;
; -0.503 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.497      ;
; -0.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.489      ;
; -0.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.479      ;
; -0.477 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.697      ;
; -0.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.696      ;
; -0.475 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.695      ;
; -0.472 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.466      ;
; -0.472 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.466      ;
; -0.467 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.687      ;
; -0.458 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.452      ;
; -0.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.440      ;
; -0.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.082     ; 1.598      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.435      ;
; -0.432 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.082     ; 1.587      ;
; -0.408 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.402      ;
; -0.402 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.396      ;
; -0.401 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.621      ;
; -0.400 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.394      ;
; -0.400 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.620      ;
; -0.399 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.619      ;
; -0.398 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.392      ;
; -0.388 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.608      ;
; -0.386 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.380      ;
; -0.379 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.373      ;
; -0.378 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.372      ;
; -0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.367      ;
; -0.361 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.355      ;
; -0.351 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.571      ;
; -0.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.570      ;
; -0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.569      ;
; -0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.569      ;
; -0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.082     ; 1.504      ;
; -0.316 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.536      ;
; -0.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.529      ;
; -0.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.529      ;
; -0.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.528      ;
; -0.307 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.527      ;
; -0.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.524      ;
; -0.303 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.523      ;
; -0.302 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.296      ;
; -0.302 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.522      ;
; -0.302 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.522      ;
; -0.297 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.517      ;
; -0.296 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.516      ;
; -0.295 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.289      ;
; -0.295 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.515      ;
; -0.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.675      ;
; -0.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.514      ;
; -0.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.514      ;
; -0.289 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.082     ; 1.444      ;
; -0.289 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.509      ;
; -0.285 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.279      ;
; -0.283 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.664      ;
; -0.280 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.274      ;
; -0.273 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.493      ;
; -0.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.492      ;
; -0.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.491      ;
; -0.271 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.491      ;
; -0.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.479      ;
; -0.258 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.478      ;
; -0.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.477      ;
; -0.257 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.477      ;
; -0.253 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.473      ;
; -0.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.470      ;
; -0.249 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.469      ;
; -0.249 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.469      ;
; -0.248 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.468      ;
; -0.239 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.459      ;
; -0.237 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.457      ;
; -0.236 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.456      ;
; -0.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.455      ;
; -0.230 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.450      ;
; -0.210 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.243     ; 1.204      ;
; -0.209 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.429      ;
; -0.208 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.428      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.427      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.427      ;
; -0.206 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.426      ;
; -0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.425      ;
; -0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.425      ;
; -0.204 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.424      ;
; -0.203 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.423      ;
; -0.202 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.583      ;
; -0.202 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.422      ;
; -0.200 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.581      ;
; -0.200 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.581      ;
; -0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.580      ;
; -0.191 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.572      ;
; -0.190 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.571      ;
; -0.189 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; 0.144      ; 1.570      ;
; -0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.407      ;
; -0.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.406      ;
; -0.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.405      ;
; -0.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.405      ;
; -0.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.017     ; 1.399      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.458 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.697      ;
; -0.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.686      ;
; -0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.611      ;
; -0.368 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.607      ;
; -0.355 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.594      ;
; -0.305 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.544      ;
; -0.283 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.522      ;
; -0.264 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.503      ;
; -0.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.490      ;
; -0.202 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.441      ;
; -0.176 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.415      ;
; -0.170 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.409      ;
; 8.164  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.786      ;
; 8.205  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.745      ;
; 8.214  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.736      ;
; 8.257  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.693      ;
; 8.267  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.683      ;
; 8.289  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.661      ;
; 8.299  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.651      ;
; 8.307  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.643      ;
; 8.307  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.643      ;
; 8.307  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.643      ;
; 8.307  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.643      ;
; 8.307  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.643      ;
; 8.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.631      ;
; 8.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.631      ;
; 8.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.631      ;
; 8.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.631      ;
; 8.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.631      ;
; 8.387  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.563      ;
; 8.387  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.563      ;
; 8.387  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.563      ;
; 8.387  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.563      ;
; 8.387  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.563      ;
; 8.440  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.510      ;
; 8.449  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.501      ;
; 8.465  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.485      ;
; 8.465  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.485      ;
; 8.465  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.485      ;
; 8.465  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.485      ;
; 8.568  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.382      ;
; 8.577  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.373      ;
; 8.577  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.373      ;
; 8.577  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.373      ;
; 8.577  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.373      ;
; 8.580  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.370      ;
; 8.648  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.302      ;
; 8.726  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.224      ;
; 8.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.104      ;
; 8.891  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.034     ; 1.062      ;
; 8.938  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.012      ;
; 9.119  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.034     ; 0.834      ;
; 9.215  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.040     ; 0.732      ;
; 9.235  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.034     ; 0.718      ;
; 9.324  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.040     ; 0.623      ;
; 9.354  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.596      ;
; 9.429  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.522      ;
; 9.490  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.461      ;
; 9.497  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.453      ;
; 9.498  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.452      ;
; 9.500  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.451      ;
; 9.500  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.451      ;
; 9.500  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.450      ;
; 9.500  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.451      ;
; 9.502  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.449      ;
; 9.563  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.388      ;
; 9.564  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.387      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.385      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.386      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.386      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.385      ;
; 9.566  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.385      ;
; 9.567  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.384      ;
; 9.567  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.384      ;
; 9.567  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.384      ;
; 9.568  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.382      ;
; 9.569  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.381      ;
; 9.570  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.380      ;
; 9.571  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.379      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.180 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.572      ;
; 18.180 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.572      ;
; 18.204 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.746      ;
; 18.204 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.746      ;
; 18.270 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.044     ; 1.673      ;
; 18.301 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 1.840      ;
; 18.339 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.150      ; 1.798      ;
; 18.380 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.575      ;
; 18.384 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.571      ;
; 18.394 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.561      ;
; 18.394 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.561      ;
; 18.432 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.523      ;
; 18.432 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.523      ;
; 18.448 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.507      ;
; 18.452 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.503      ;
; 18.452 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.503      ;
; 18.456 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.499      ;
; 18.462 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.493      ;
; 18.462 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.493      ;
; 18.462 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.493      ;
; 18.466 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.286      ;
; 18.466 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.286      ;
; 18.467 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.285      ;
; 18.467 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.285      ;
; 18.499 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.253      ;
; 18.500 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.455      ;
; 18.500 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.455      ;
; 18.501 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.454      ;
; 18.502 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.044     ; 1.441      ;
; 18.511 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.241      ;
; 18.516 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.439      ;
; 18.516 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.439      ;
; 18.520 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.435      ;
; 18.520 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.435      ;
; 18.520 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.435      ;
; 18.523 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.427      ;
; 18.524 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.431      ;
; 18.530 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.222      ;
; 18.530 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.222      ;
; 18.530 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.425      ;
; 18.530 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.425      ;
; 18.530 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.425      ;
; 18.530 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.425      ;
; 18.535 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.415      ;
; 18.540 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.410      ;
; 18.540 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.410      ;
; 18.545 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.150      ; 1.592      ;
; 18.564 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.188      ;
; 18.564 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.188      ;
; 18.568 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.387      ;
; 18.568 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.387      ;
; 18.568 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.387      ;
; 18.569 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.386      ;
; 18.571 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.150      ; 1.566      ;
; 18.584 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.371      ;
; 18.584 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.371      ;
; 18.584 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.371      ;
; 18.588 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.367      ;
; 18.588 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.367      ;
; 18.588 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.367      ;
; 18.588 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.367      ;
; 18.591 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.044     ; 1.352      ;
; 18.592 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.363      ;
; 18.597 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.358      ;
; 18.598 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.357      ;
; 18.598 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.357      ;
; 18.598 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.357      ;
; 18.598 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.357      ;
; 18.601 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.151      ;
; 18.601 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.235     ; 1.151      ;
; 18.612 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 1.529      ;
; 18.615 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 1.526      ;
; 18.631 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.319      ;
; 18.631 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.319      ;
; 18.633 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.040     ; 1.314      ;
; 18.636 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 1.115      ;
; 18.636 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 1.115      ;
; 18.636 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.319      ;
; 18.636 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.319      ;
; 18.636 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.319      ;
; 18.636 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.319      ;
; 18.637 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.318      ;
; 18.642 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 1.109      ;
; 18.645 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                 ; CLK50M       ; CLK50M      ; 20.000       ; -0.236     ; 1.106      ;
; 18.652 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.303      ;
; 18.652 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.303      ;
; 18.652 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.303      ;
; 18.652 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.303      ;
; 18.656 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.299      ;
; 18.656 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                              ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.299      ;
; 18.656 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.299      ;
; 18.656 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.299      ;
; 18.656 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.299      ;
; 18.660 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.295      ;
; 18.665 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.290      ;
; 18.665 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.290      ;
; 18.666 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.289      ;
; 18.666 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.289      ;
; 18.666 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.289      ;
; 18.666 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                               ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.032     ; 1.289      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.243      ;
; 48.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.109      ;
; 48.392 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.031      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.972      ;
; 48.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.956      ;
; 48.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.904      ;
; 48.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.849      ;
; 48.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.827      ;
; 48.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.823      ;
; 48.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.800      ;
; 48.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.730      ;
; 48.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.697      ;
; 48.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.628      ;
; 48.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.528      ;
; 49.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.319      ;
; 49.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.270      ;
; 49.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.097      ;
; 49.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.949      ;
; 49.962 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.466      ;
; 96.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.978      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.764      ;
; 97.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.625      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.615      ;
; 97.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.539      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.424      ;
; 97.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.424      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.412      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.374      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.374      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.374      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.374      ;
; 97.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.374      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.342      ;
; 97.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.342      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.330      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.325      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.325      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.325      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.325      ;
; 97.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.325      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.317      ;
; 97.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.319      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.309      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.309      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.227      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.227      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.223      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.207      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.207      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.195      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.195      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.195      ;
; 97.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.195      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.147 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.223      ; 0.474      ;
; 0.157 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.172 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.200 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.214 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.334      ;
; 0.221 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.340      ;
; 0.260 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.304 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.320 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.324 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.223      ; 0.673      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.482      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.482      ;
; 0.348 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.483      ;
; 0.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.485      ;
; 0.352 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.487      ;
; 0.356 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.491      ;
; 0.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.502      ;
; 0.367 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.486      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.508      ;
; 0.436 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.556      ;
; 0.453 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                                       ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.479 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.611      ;
; 0.484 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.619      ;
; 0.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.617      ;
; 0.487 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.619      ;
; 0.490 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.622      ;
; 0.493 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.625      ;
; 0.493 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.625      ;
; 0.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.627      ;
; 0.496 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.628      ;
; 0.496 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.628      ;
; 0.497 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.629      ;
; 0.500 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.632      ;
; 0.501 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.633      ;
; 0.503 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.635      ;
; 0.507 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.639      ;
; 0.507 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.642      ;
; 0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.648      ;
; 0.524 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.656      ;
; 0.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.549 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.684      ;
; 0.549 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.031      ; 0.684      ;
; 0.567 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.687      ;
; 0.624 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.744      ;
; 0.628 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.760      ;
; 0.628 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.760      ;
; 0.629 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.761      ;
; 0.664 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.784      ;
; 0.699 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.819      ;
; 0.702 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.822      ;
; 0.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.825      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.931      ;
; 0.814 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.934      ;
; 0.842 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.974      ;
; 1.019 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.896     ; 0.317      ;
; 1.021 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.896     ; 0.319      ;
; 1.021 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.896     ; 0.319      ;
; 1.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                                              ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.896     ; 0.320      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10                   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
; 1.068 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~portb_address_reg0 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5                    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.011      ; 1.169      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.152 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.153 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.155 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.156 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.159 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.166 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.170 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.176 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.178 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.181 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.181 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.183 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.316      ;
; 0.204 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.325      ;
; 0.252 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.374      ;
; 0.259 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.387      ;
; 0.264 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.392      ;
; 0.266 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.388      ;
; 0.293 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.417      ;
; 0.299 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.443      ;
; 0.316 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.444      ;
; 0.316 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.444      ;
; 0.320 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.444      ;
; 0.320 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.445      ;
; 0.324 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.454      ;
; 0.328 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.456      ;
; 0.330 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.459      ;
; 0.332 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.453      ;
; 0.336 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.457      ;
; 0.348 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.476      ;
; 0.361 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.484      ;
; 0.364 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.488      ;
; 0.365 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.493      ;
; 0.366 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.040      ; 0.490      ;
; 0.366 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.494      ;
; 0.370 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.492      ;
; 0.371 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.492      ;
; 0.371 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.493      ;
; 0.379 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.501      ;
; 0.391 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.044      ; 0.519      ;
; 0.401 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.522      ;
; 0.407 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.528      ;
; 0.415 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.536      ;
; 0.432 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.751      ;
; 0.435 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.754      ;
; 0.442 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.563      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.201 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[3]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.321      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[14]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.331      ;
; 0.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.338      ;
; 0.227 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.354      ;
; 0.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.359      ;
; 0.257 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[2]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.260 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.010                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.262 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|DRsize.000                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.381      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.382      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[12]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.387      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.388      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.390      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.391      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.392      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.394      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.398      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.401      ;
; 0.292 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[6]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.411      ;
; 0.293 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.413      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.414      ;
; 0.296 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.414      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.415      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.416      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.419      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.421      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.197 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.328      ;
; 0.267 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.388      ;
; 0.278 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.401      ;
; 0.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.458      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.503      ;
; 0.412 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.033      ; 0.529      ;
; 0.507 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.040      ; 0.631      ;
; 0.513 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.075      ;
; 0.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.034      ; 0.633      ;
; 0.551 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.113      ;
; 0.580 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.142      ;
; 0.580 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.142      ;
; 0.580 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.142      ;
; 0.587 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.149      ;
; 0.605 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.040      ; 0.729      ;
; 0.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.192      ;
; 0.652 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.214      ;
; 0.663 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.225      ;
; 0.663 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.225      ;
; 0.663 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.225      ;
; 0.704 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.266      ;
; 0.733 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.854      ;
; 0.760 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.881      ;
; 0.774 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.895      ;
; 0.797 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.040      ; 0.921      ;
; 0.833 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.954      ;
; 0.866 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.987      ;
; 0.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.015      ;
; 0.895 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.016      ;
; 0.942 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.063      ;
; 0.949 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.070      ;
; 0.962 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.083      ;
; 0.968 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.089      ;
; 0.980 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.101      ;
; 1.006 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.127      ;
; 1.009 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.130      ;
; 1.035 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.156      ;
; 1.048 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.169      ;
; 1.066 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.187      ;
; 1.081 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.202      ;
; 1.118 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.239      ;
; 1.125 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.246      ;
; 1.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.328      ;
; 1.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.328      ;
; 1.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.328      ;
; 1.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.328      ;
; 1.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.328      ;
; 1.214 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.335      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.372      ;
; 1.289 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.410      ;
; 1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.434      ;
; 1.318 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.439      ;
; 1.318 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.439      ;
; 1.318 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.439      ;
; 1.325 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.446      ;
; 1.425 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.546      ;
; 1.425 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.546      ;
; 1.425 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.546      ;
; 1.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.616      ;
; 1.495 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.616      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.612 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.851      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.770      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.752      ;
; -0.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.725      ;
; -0.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.725      ;
; -0.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.725      ;
; -0.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.725      ;
; -0.412 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.651      ;
; -0.412 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.651      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.288 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.527      ;
; -0.216 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.455      ;
; -0.216 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.455      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.207 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.092      ; 2.446      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.428      ;
; -0.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.401      ;
; -0.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.401      ;
; -0.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.401      ;
; -0.165 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.089      ; 2.401      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.851      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.851      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.851      ;
; 3.538 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.851      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.813      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.661 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.725      ;
; 3.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.527      ;
; 3.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.527      ;
; 3.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.527      ;
; 3.862 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.527      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.152      ; 2.489      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 3.985 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.149      ; 2.401      ;
; 4.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.755      ;
; 4.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.755      ;
; 4.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.755      ;
; 4.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.755      ;
; 4.690 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.511      ;
; 4.690 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.511      ;
; 4.690 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.511      ;
; 4.690 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.511      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
; 5.079 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.118      ; 1.244      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.377      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.378      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.380      ;
; 7.464 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.379      ;
; 7.496 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.379      ;
; 7.496 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.379      ;
; 7.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.321      ;
; 7.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.321      ;
; 7.500 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.384      ;
; 7.500 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.384      ;
; 7.501 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.382      ;
; 7.502 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.388      ;
; 7.502 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.388      ;
; 7.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.330      ;
; 7.504 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.330      ;
; 7.506 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.377      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.378      ;
; 7.507 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.378      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.380      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.380      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.380      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.381      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.382      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.380      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.382      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.384      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.382      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.383      ;
; 7.509 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 2.320      ;
; 7.512 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.381      ;
; 7.512 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.381      ;
; 7.514 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.373      ;
; 7.514 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 2.323      ;
; 7.514 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 2.323      ;
; 7.530 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 2.417      ;
; 7.530 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 2.417      ;
; 7.537 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.415      ;
; 7.537 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.415      ;
; 7.537 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.415      ;
; 7.537 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.415      ;
; 7.537 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.415      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.410      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.410      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.410      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.410      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.410      ;
; 7.597 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.258      ;
; 7.597 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.258      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.283      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.282      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.281      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.598 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.284      ;
; 7.603 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.267      ;
; 7.603 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.267      ;
; 7.608 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.257      ;
; 7.613 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.264      ;
; 7.613 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.260      ;
; 7.613 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.260      ;
; 7.619 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.272      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.260      ;
; 7.629 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.260      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; 0.111      ; 2.393      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
; 7.728 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19]                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.224      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.959 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 0.975      ;
; 18.959 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 0.975      ;
; 18.959 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 0.975      ;
; 19.010 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.940      ;
; 19.010 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.940      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.039 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.038     ; 0.910      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.715      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 19.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; 0.154      ; 0.814      ;
; 99.235 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.037     ; 0.715      ;
; 99.327 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; 0.154      ; 0.814      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.315      ;
; 49.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.991      ;
; 98.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.315      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.198      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.186      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.170      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.140      ;
; 98.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 0.989      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.963      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.963      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.963      ;
; 98.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.963      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.967      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.967      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.967      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.967      ;
; 98.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.967      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.930      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.883      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.883      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.883      ;
; 99.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.883      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.879      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.879      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.879      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.879      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.767      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.767      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.383   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.235      ; 0.702      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.500   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.621      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.676   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.796      ;
; 0.691   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.812      ;
; 0.691   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.812      ;
; 0.714   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.041      ; 0.839      ;
; 0.714   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.041      ; 0.839      ;
; 0.714   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.041      ; 0.839      ;
; 100.363 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.235      ; 0.702      ;
; 100.480 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.037      ; 0.621      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.560 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.679      ;
; 0.733 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.734 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.854      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.742 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.863      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.754 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 0.875      ;
; 0.845 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.970      ;
; 0.845 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.970      ;
; 0.845 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.970      ;
; 0.883 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.009      ;
; 0.883 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.009      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.009 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.137      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.797      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.797      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.797      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.797      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.795      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.795      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[8]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[9]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[29]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[2]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[1]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[7]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[30]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[10]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[31]                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[5]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[9]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[4]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[5]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[6]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[3]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[2]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[0]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[7]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[1]                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[3]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[2]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[4]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[12]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[5]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[15]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[8]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[7]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[6]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[9]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src1[17]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.795      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_src2[7]                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.786      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[25]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[19]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[20]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[21]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[22]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[23]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[24]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[26]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[27]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[28]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[29]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[0]                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.790      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[16]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_shift_rot_result[17]                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.787      ;
; 1.657 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[2]                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.561  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.679      ;
; 0.561  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.679      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.775      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.775      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.775      ;
; 0.656  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.775      ;
; 0.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.778      ;
; 0.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.778      ;
; 0.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.778      ;
; 0.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.778      ;
; 0.696  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.814      ;
; 0.696  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.814      ;
; 0.696  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.814      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.847      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.847      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.847      ;
; 0.733  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.847      ;
; 0.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.860      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.995      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.877  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.993      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.013      ;
; 0.896  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.015      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 0.917  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.033      ;
; 1.020  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.135      ;
; 50.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.520      ; 0.855      ;
; 50.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.514      ; 1.135      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.667 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.229      ;
; 0.667 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.229      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.260      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.260      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.260      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.260      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.263      ;
; 0.701 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[5]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.263      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.276      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.735 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.297      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.353      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.353      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.353      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.353      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[23]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.385      ; 2.353      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[12]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[13]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[14]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[15]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[16]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[17]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[18]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[19]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[20]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[21]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.811 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[22]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.384      ; 2.369      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[8]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[9]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[10]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[11]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[24]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.828 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[25]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.390      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[26]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[27]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[28]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[29]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[30]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
; 0.884 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[31]          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.388      ; 2.446      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 0.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.197      ; 1.134      ;
; 1.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.355      ;
; 1.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.355      ;
; 1.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.355      ;
; 1.235 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.355      ;
; 1.402 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.522      ;
; 1.402 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|dffe6                                     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.522      ;
; 1.402 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|altshift_taps:sr_inst_chk_1d_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.522      ;
; 1.402 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.522      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 1.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.260      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.016 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.332      ;
; 2.037 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.353      ;
; 2.037 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.353      ;
; 2.037 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.353      ;
; 2.037 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[13]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[14]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[15]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[19]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[21]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.040 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[22]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.229      ; 2.353      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[11]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[20]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[23]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
; 2.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.232      ; 2.425      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -3.495   ; 0.147 ; -1.729   ; 0.383   ; 2.867               ;
;  CLK50M                           ; 16.706   ; 0.179 ; 18.221   ; 0.383   ; 9.245               ;
;  SPI_CLK                          ; -1.872   ; 0.197 ; -1.729   ; 0.667   ; 4.273               ;
;  altera_reserved_tck              ; 46.279   ; 0.188 ; 47.947   ; 0.561   ; 49.309              ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; -2.152   ; 0.152 ; 5.710    ; 0.560   ; 4.739               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; -3.495   ; 0.147 ; 1.800    ; 0.847   ; 2.867               ;
; Design-wide TNS                   ; -126.539 ; 0.0   ; -59.974  ; 0.0     ; 0.0                 ;
;  CLK50M                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SPI_CLK                          ; -10.253  ; 0.000 ; -59.974  ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; -9.334   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; -106.952 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK50M              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CLK             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_MOSI            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CS              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1530       ; 0          ; 37       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 629        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; 87         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 36         ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 572911     ; 384        ; 0        ; 15       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0          ; 0          ; 180      ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 224        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 243        ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1530       ; 0          ; 37       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 629        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; 87         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 36         ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 572911     ; 384        ; 0        ; 15       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0          ; 0          ; 180      ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 224        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 243        ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67       ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 76       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 891      ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 104      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67       ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 76       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 891      ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 104      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 666   ; 666  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 242   ; 242  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                          ;
+----------------------------------+----------------------------------+-----------+-------------+
; Target                           ; Clock                            ; Type      ; Status      ;
+----------------------------------+----------------------------------+-----------+-------------+
; CLK50M                           ; CLK50M                           ; Base      ; Constrained ;
; SPI_CLK                          ; SPI_CLK                          ; Base      ; Constrained ;
; altera_reserved_tck              ; altera_reserved_tck              ; Base      ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
+----------------------------------+----------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Thu Jul 25 01:19:41 2024
Info: Command: quartus_sta de0_nano_ptmch -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[0]} {u0_inst|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[1]} {u0_inst|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.495            -106.952 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -2.152              -9.334 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -1.872             -10.253 SPI_CLK 
    Info (332119):    16.706               0.000 CLK50M 
    Info (332119):    46.279               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.308               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.343               0.000 CLK50M 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.381               0.000 SPI_CLK 
Info (332146): Worst-case recovery slack is -1.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.729             -59.974 SPI_CLK 
    Info (332119):     1.800               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     5.710               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.221               0.000 CLK50M 
    Info (332119):    47.947               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.705               0.000 CLK50M 
    Info (332119):     1.015               0.000 altera_reserved_tck 
    Info (332119):     1.034               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.311               0.000 SPI_CLK 
    Info (332119):     1.523               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.867               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.596               0.000 SPI_CLK 
    Info (332119):     4.739               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.580               0.000 CLK50M 
    Info (332119):    49.540               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.987             -91.036 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -1.832              -7.942 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -1.609              -8.749 SPI_CLK 
    Info (332119):    17.041               0.000 CLK50M 
    Info (332119):    46.745               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.299               0.000 CLK50M 
    Info (332119):     0.301               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.346               0.000 SPI_CLK 
Info (332146): Worst-case recovery slack is -1.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.451             -50.332 SPI_CLK 
    Info (332119):     2.284               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     6.149               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.394               0.000 CLK50M 
    Info (332119):    48.228               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.646               0.000 CLK50M 
    Info (332119):     0.913               0.000 altera_reserved_tck 
    Info (332119):     0.941               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.251               0.000 SPI_CLK 
    Info (332119):     1.380               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.870               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.596               0.000 SPI_CLK 
    Info (332119):     4.742               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.587               0.000 CLK50M 
    Info (332119):    49.499               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.504             -45.212 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -0.712              -2.683 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -0.458              -2.283 SPI_CLK 
    Info (332119):    18.180               0.000 CLK50M 
    Info (332119):    48.179               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.152               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.179               0.000 CLK50M 
    Info (332119):     0.188               0.000 altera_reserved_tck 
    Info (332119):     0.197               0.000 SPI_CLK 
Info (332146): Worst-case recovery slack is -0.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.612             -20.048 SPI_CLK 
    Info (332119):     3.538               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     7.464               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.959               0.000 CLK50M 
    Info (332119):    49.110               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 CLK50M 
    Info (332119):     0.560               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.561               0.000 altera_reserved_tck 
    Info (332119):     0.667               0.000 SPI_CLK 
    Info (332119):     0.847               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.878
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.878               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.273               0.000 SPI_CLK 
    Info (332119):     4.747               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 CLK50M 
    Info (332119):    49.309               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Thu Jul 25 01:19:52 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


