// Seed: 1170095492
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7,
    output wand  id_8
);
  assign id_8 = id_7;
  assign id_3 = 1;
  id_10 :
  assert property (@(posedge id_4) 1'd0 && 1 == id_1 && 1)
  else $display(1, 1'b0);
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    output uwire id_7,
    output wand id_8,
    input tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output wor id_14,
    input wor id_15,
    output wire id_16,
    inout tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input supply0 id_20,
    input wand id_21,
    input wire id_22
    , id_30,
    output supply0 id_23,
    output uwire id_24,
    output wire id_25,
    output wor id_26,
    input uwire id_27,
    output supply1 id_28
);
  wire id_31, id_32;
  module_0(
      id_4, id_4, id_27, id_6, id_9, id_9, id_20, id_19, id_7
  );
endmodule
