{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.29626",
   "Default View_TopLeft":"-277,221",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y -50 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x 0 -y -20 -defaultsOSRD
preplace port port-id_run_rsc_vld -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_bram_ena -pg 1 -lvl 0 -x 0 -y -140 -defaultsOSRD
preplace port port-id_run_rdy -pg 1 -lvl 3 -x 1110 -y -150 -defaultsOSRD
preplace port port-id_complete_rsc_vld -pg 1 -lvl 3 -x 1110 -y 890 -defaultsOSRD
preplace port port-id_complete_rdy_in -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace portBus p_rsc_dat -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace portBus r_rsc_dat -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace inst inPlaceNTT_DIF_preco_0 -pg 1 -lvl 1 -x 490 -y 650 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 2 -x 970 -y 160 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 2 -x 970 -y 600 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 2 -x 970 -y 1010 -defaultsOSRD
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_adra 1 1 1 690 30n
preplace netloc Net 1 0 2 60 50 820J
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_da 1 1 1 700 70n
preplace netloc blk_mem_gen_0_douta 1 0 2 70 90 N
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_wea 1 1 1 710 150n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_adrb 1 1 1 720 190n
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_db 1 1 1 730 230n
preplace netloc blk_mem_gen_0_doutb 1 0 2 80 250 N
preplace netloc inPlaceNTT_DIF_preco_0_vec_rsc_web 1 1 1 750 310n
preplace netloc rst_0_1 1 0 2 50 130 800
preplace netloc p_rsc_dat_1 1 0 1 30 240n
preplace netloc r_rsc_dat_1 1 0 1 20 270n
preplace netloc run_rsc_vld_1 1 0 1 40 160n
preplace netloc bram_ena_1 1 0 2 NJ -140 790
preplace netloc inPlaceNTT_DIF_preco_0_run_rsc_rdy 1 1 2 680J -150 N
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_adra 1 1 1 810 470n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_da 1 1 1 740 510n
preplace netloc blk_mem_gen_1_douta 1 0 2 40 950 840
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_wea 1 1 1 690 590n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_adrb 1 1 1 750 630n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_db 1 1 1 760 670n
preplace netloc blk_mem_gen_1_doutb 1 0 2 60 960 770
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_rsc_web 1 1 1 730 710n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_adra 1 1 1 690 750n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_da 1 1 1 810 770n
preplace netloc blk_mem_gen_2_douta 1 0 2 70 970 850
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_wea 1 1 1 780 790n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_adrb 1 1 1 760 810n
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_db 1 1 1 740 830n
preplace netloc blk_mem_gen_2_doutb 1 0 2 80 1100 N
preplace netloc inPlaceNTT_DIF_preco_0_twiddle_h_rsc_web 1 1 1 700 850n
preplace netloc inPlaceNTT_DIF_preco_0_complete_rsc_vld 1 1 2 830 390 1090J
preplace netloc complete_rdy_in_1 1 0 1 20 750n
levelinfo -pg 1 0 490 970 1110
pagesize -pg 1 -db -bbox -sgen -160 -400 1270 1220
"
}
{
   "da_clkrst_cnt":"1"
}
