// Seed: 2188187365
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_2 = (~id_1);
  logic id_4, id_5;
  logic id_6;
  assign id_6 = 1;
  assign id_2 = id_5;
  assign id_4 = id_2;
endmodule
