
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set currentDesign alu16b
alu16b
set sourceFolder  {rtl}
rtl
#Need not touch from here
set tmpStr ./saed32hvt_ff0p95v125c.db
./saed32hvt_ff0p95v125c.db
set target_library $tmpStr
./saed32hvt_ff0p95v125c.db
set link_library "* $target_library"
* ./saed32hvt_ff0p95v125c.db
analyze $sourceFolder -autoread -recursive -top $currentDesign
== ANALYZE autoread for top design 'alu16b' ==

Starting ANALYZE autoread mode...
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl'. (AUTOREAD-105)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/sub16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux21_16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul4b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa8b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa4b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/div16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa16b_tb.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul8b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa1b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul2b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_16b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_1b.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/alu16b.v'.  (AUTOREAD-100)
Information: Scanning file { sub16b.v }. (AUTOREAD-303)
Information: Scanning file { mux21_16b.v }. (AUTOREAD-303)
Information: Scanning file { mul4b.v }. (AUTOREAD-303)
Information: Scanning file { fa8b.v }. (AUTOREAD-303)
Information: Scanning file { fa4b.v }. (AUTOREAD-303)
Information: Scanning file { fa16b.v }. (AUTOREAD-303)
Information: Scanning file { div16b.v }. (AUTOREAD-303)
Information: Scanning file { mul16b.v }. (AUTOREAD-303)
Information: Scanning file { fa16b_tb.v }. (AUTOREAD-303)
Information: Scanning file { mul8b.v }. (AUTOREAD-303)
Information: Scanning file { fa1b.v }. (AUTOREAD-303)
Information: Scanning file { mul2b.v }. (AUTOREAD-303)
Information: Scanning file { mux41_16b.v }. (AUTOREAD-303)
Information: Scanning file { mux41_1b.v }. (AUTOREAD-303)
Information: Scanning file { alu16b.v }. (AUTOREAD-303)
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa1b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa4b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux21_16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/sub16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul2b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul4b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/fa8b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul8b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mul16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/div16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_16b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_1b.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/alu16b.v
Presto compilation completed successfully.
Autoread command completed successfully.
1
elaborate     $currentDesign
Loading db file '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'alu16b'.
Information: Building the design 'fa16b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux21_16b'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux21_16b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'sub16b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul16b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'div16b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux41_16b'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_16b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux41_1b'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/rtl/mux41_1b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'fa4b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fa1b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul8b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul4b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fa8b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mul2b'. (HDL-193)
Presto compilation completed successfully.
1
current_design $currentDesign
Current design is 'alu16b'.
{alu16b}
#setting clock
#set clockPorts {clk}
#create_clock -name myCLK $clockPorts -period 2.0 -waveform {0 1.0}
#Common options
set_max_area 0
1
set_host_options -max_cores 4
1
#uniquify
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 92 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux41_1b'
  Processing 'mux41_16b'
  Processing 'div16b'
  Processing 'fa1b_0'
  Processing 'fa4b_0'
  Processing 'fa16b_0'
  Processing 'fa8b_0'
  Processing 'mul2b_0'
  Processing 'mul4b_0'
  Processing 'mul8b_0'
  Processing 'mul16b'
  Processing 'sub16b'
  Processing 'mux21_16b'
  Processing 'alu16b'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'div16b_DW01_sub_0'
  Processing 'div16b_DW01_cmp2_0'
  Processing 'div16b_DW01_sub_1'
  Processing 'div16b_DW01_cmp2_1'
  Processing 'div16b_DW01_sub_2'
  Processing 'div16b_DW01_cmp2_2'
  Processing 'div16b_DW01_sub_3'
  Processing 'div16b_DW01_cmp2_3'
  Processing 'div16b_DW01_sub_4'
  Processing 'div16b_DW01_cmp2_4'
  Processing 'div16b_DW01_sub_5'
  Processing 'div16b_DW01_cmp2_5'
  Processing 'div16b_DW01_sub_6'
  Processing 'div16b_DW01_cmp2_6'
  Processing 'div16b_DW01_sub_7'
  Processing 'div16b_DW01_cmp2_7'
  Processing 'div16b_DW01_sub_8'
  Processing 'div16b_DW01_cmp2_8'
  Processing 'div16b_DW01_sub_9'
  Processing 'div16b_DW01_cmp2_9'
  Processing 'div16b_DW01_sub_10'
  Processing 'div16b_DW01_cmp2_10'
  Processing 'div16b_DW01_sub_11'
  Processing 'div16b_DW01_cmp2_11'
  Processing 'div16b_DW01_sub_12'
  Processing 'div16b_DW01_cmp2_12'
  Processing 'div16b_DW01_sub_13'
  Processing 'div16b_DW01_cmp2_13'
  Processing 'div16b_DW01_sub_14'
  Processing 'div16b_DW01_cmp2_14'
  Processing 'div16b_DW01_sub_15'
  Processing 'div16b_DW01_cmp2_15'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'mul2b_63'
  Mapping 'mul2b_63'
  Structuring 'mul2b_62'
  Mapping 'mul2b_62'
  Structuring 'mul2b_61'
  Mapping 'mul2b_61'
  Structuring 'mul2b_60'
  Mapping 'mul2b_60'
  Structuring 'mul2b_59'
  Mapping 'mul2b_59'
  Structuring 'mul2b_58'
  Mapping 'mul2b_58'
  Structuring 'mul2b_57'
  Mapping 'mul2b_57'
  Structuring 'mul2b_56'
  Mapping 'mul2b_56'
  Structuring 'mul2b_55'
  Mapping 'mul2b_55'
  Structuring 'mul2b_54'
  Mapping 'mul2b_54'
  Structuring 'mul2b_53'
  Mapping 'mul2b_53'
  Structuring 'mul2b_52'
  Mapping 'mul2b_52'
  Structuring 'mul2b_51'
  Mapping 'mul2b_51'
  Structuring 'mul2b_50'
  Mapping 'mul2b_50'
  Structuring 'mul2b_49'
  Mapping 'mul2b_49'
  Structuring 'mul2b_48'
  Mapping 'mul2b_48'
  Structuring 'mul2b_47'
  Mapping 'mul2b_47'
  Structuring 'mul2b_46'
  Mapping 'mul2b_46'
  Structuring 'mul2b_45'
  Mapping 'mul2b_45'
  Structuring 'mul2b_44'
  Mapping 'mul2b_44'
  Structuring 'mul2b_43'
  Mapping 'mul2b_43'
  Structuring 'mul2b_42'
  Mapping 'mul2b_42'
  Structuring 'mul2b_41'
  Mapping 'mul2b_41'
  Structuring 'mul2b_40'
  Mapping 'mul2b_40'
  Structuring 'mul2b_39'
  Mapping 'mul2b_39'
  Structuring 'mul2b_38'
  Mapping 'mul2b_38'
  Structuring 'mul2b_37'
  Mapping 'mul2b_37'
  Structuring 'mul2b_36'
  Mapping 'mul2b_36'
  Structuring 'mul2b_35'
  Mapping 'mul2b_35'
  Structuring 'mul2b_34'
  Mapping 'mul2b_34'
  Structuring 'mul2b_33'
  Mapping 'mul2b_33'
  Structuring 'mul2b_32'
  Mapping 'mul2b_32'
  Structuring 'mul2b_31'
  Mapping 'mul2b_31'
  Structuring 'mul2b_30'
  Mapping 'mul2b_30'
  Structuring 'mul2b_29'
  Mapping 'mul2b_29'
  Structuring 'mul2b_28'
  Mapping 'mul2b_28'
  Structuring 'mul2b_27'
  Mapping 'mul2b_27'
  Structuring 'mul2b_26'
  Mapping 'mul2b_26'
  Structuring 'mul2b_25'
  Mapping 'mul2b_25'
  Structuring 'mul2b_24'
  Mapping 'mul2b_24'
  Structuring 'mul2b_23'
  Mapping 'mul2b_23'
  Structuring 'mul2b_22'
  Mapping 'mul2b_22'
  Structuring 'mul2b_21'
  Mapping 'mul2b_21'
  Structuring 'mul2b_20'
  Mapping 'mul2b_20'
  Structuring 'mul2b_19'
  Mapping 'mul2b_19'
  Structuring 'mul2b_18'
  Mapping 'mul2b_18'
  Structuring 'mul2b_17'
  Mapping 'mul2b_17'
  Structuring 'mul2b_16'
  Mapping 'mul2b_16'
  Structuring 'mul2b_15'
  Mapping 'mul2b_15'
  Structuring 'mul2b_14'
  Mapping 'mul2b_14'
  Structuring 'mul2b_13'
  Mapping 'mul2b_13'
  Structuring 'mul2b_12'
  Mapping 'mul2b_12'
  Structuring 'mul2b_11'
  Mapping 'mul2b_11'
  Structuring 'mul2b_10'
  Mapping 'mul2b_10'
  Structuring 'mul2b_9'
  Mapping 'mul2b_9'
  Structuring 'mul2b_8'
  Mapping 'mul2b_8'
  Structuring 'mul2b_7'
  Mapping 'mul2b_7'
  Structuring 'mul2b_6'
  Mapping 'mul2b_6'
  Structuring 'mul2b_5'
  Mapping 'mul2b_5'
  Structuring 'mul2b_4'
  Mapping 'mul2b_4'
  Structuring 'mul2b_3'
  Mapping 'mul2b_3'
  Structuring 'mul2b_2'
  Mapping 'mul2b_2'
  Structuring 'mul2b_1'
  Mapping 'mul2b_1'
  Structuring 'fa1b_495'
  Mapping 'fa1b_495'
  Structuring 'fa1b_494'
  Mapping 'fa1b_494'
  Structuring 'fa1b_493'
  Mapping 'fa1b_493'
  Structuring 'fa1b_492'
  Mapping 'fa1b_492'
  Structuring 'fa1b_491'
  Mapping 'fa1b_491'
  Structuring 'fa1b_490'
  Mapping 'fa1b_490'
  Structuring 'fa1b_489'
  Mapping 'fa1b_489'
  Structuring 'fa1b_488'
  Mapping 'fa1b_488'
  Structuring 'fa1b_487'
  Mapping 'fa1b_487'
  Structuring 'fa1b_486'
  Mapping 'fa1b_486'
  Structuring 'fa1b_485'
  Mapping 'fa1b_485'
  Structuring 'fa1b_484'
  Mapping 'fa1b_484'
  Structuring 'fa1b_483'
  Mapping 'fa1b_483'
  Structuring 'fa1b_482'
  Mapping 'fa1b_482'
  Structuring 'fa1b_481'
  Mapping 'fa1b_481'
  Structuring 'fa1b_480'
  Mapping 'fa1b_480'
  Structuring 'fa1b_479'
  Mapping 'fa1b_479'
  Structuring 'fa1b_478'
  Mapping 'fa1b_478'
  Structuring 'fa1b_477'
  Mapping 'fa1b_477'
  Structuring 'fa1b_476'
  Mapping 'fa1b_476'
  Structuring 'fa1b_475'
  Mapping 'fa1b_475'
  Structuring 'fa1b_474'
  Mapping 'fa1b_474'
  Structuring 'fa1b_473'
  Mapping 'fa1b_473'
  Structuring 'fa1b_472'
  Mapping 'fa1b_472'
  Structuring 'fa1b_471'
  Mapping 'fa1b_471'
  Structuring 'fa1b_470'
  Mapping 'fa1b_470'
  Structuring 'fa1b_469'
  Mapping 'fa1b_469'
  Structuring 'fa1b_468'
  Mapping 'fa1b_468'
  Structuring 'fa1b_467'
  Mapping 'fa1b_467'
  Structuring 'fa1b_466'
  Mapping 'fa1b_466'
  Structuring 'fa1b_465'
  Mapping 'fa1b_465'
  Structuring 'fa1b_464'
  Mapping 'fa1b_464'
  Structuring 'fa1b_463'
  Mapping 'fa1b_463'
  Structuring 'fa1b_462'
  Mapping 'fa1b_462'
  Structuring 'fa1b_461'
  Mapping 'fa1b_461'
  Structuring 'fa1b_460'
  Mapping 'fa1b_460'
  Structuring 'fa1b_459'
  Mapping 'fa1b_459'
  Structuring 'fa1b_458'
  Mapping 'fa1b_458'
  Structuring 'fa1b_457'
  Mapping 'fa1b_457'
  Structuring 'fa1b_456'
  Mapping 'fa1b_456'
  Structuring 'fa1b_455'
  Mapping 'fa1b_455'
  Structuring 'fa1b_454'
  Mapping 'fa1b_454'
  Structuring 'fa1b_453'
  Mapping 'fa1b_453'
  Structuring 'fa1b_452'
  Mapping 'fa1b_452'
  Structuring 'fa1b_451'
  Mapping 'fa1b_451'
  Structuring 'fa1b_450'
  Mapping 'fa1b_450'
  Structuring 'fa1b_449'
  Mapping 'fa1b_449'
  Structuring 'fa1b_448'
  Mapping 'fa1b_448'
  Structuring 'fa1b_447'
  Mapping 'fa1b_447'
  Structuring 'fa1b_446'
  Mapping 'fa1b_446'
  Structuring 'fa1b_445'
  Mapping 'fa1b_445'
  Structuring 'fa1b_444'
  Mapping 'fa1b_444'
  Structuring 'fa1b_443'
  Mapping 'fa1b_443'
  Structuring 'fa1b_442'
  Mapping 'fa1b_442'
  Structuring 'fa1b_441'
  Mapping 'fa1b_441'
  Structuring 'fa1b_440'
  Mapping 'fa1b_440'
  Structuring 'fa1b_439'
  Mapping 'fa1b_439'
  Structuring 'fa1b_438'
  Mapping 'fa1b_438'
  Structuring 'fa1b_437'
  Mapping 'fa1b_437'
  Structuring 'fa1b_436'
  Mapping 'fa1b_436'
  Structuring 'fa1b_435'
  Mapping 'fa1b_435'
  Structuring 'fa1b_434'
  Mapping 'fa1b_434'
  Structuring 'fa1b_433'
  Mapping 'fa1b_433'
  Structuring 'fa1b_432'
  Mapping 'fa1b_432'
  Structuring 'fa1b_431'
  Mapping 'fa1b_431'
  Structuring 'fa1b_430'
  Mapping 'fa1b_430'
  Structuring 'fa1b_429'
  Mapping 'fa1b_429'
  Structuring 'fa1b_428'
  Mapping 'fa1b_428'
  Structuring 'fa1b_427'
  Mapping 'fa1b_427'
  Structuring 'fa1b_426'
  Mapping 'fa1b_426'
  Structuring 'fa1b_425'
  Mapping 'fa1b_425'
  Structuring 'fa1b_424'
  Mapping 'fa1b_424'
  Structuring 'fa1b_423'
  Mapping 'fa1b_423'
  Structuring 'fa1b_422'
  Mapping 'fa1b_422'
  Structuring 'fa1b_421'
  Mapping 'fa1b_421'
  Structuring 'fa1b_420'
  Mapping 'fa1b_420'
  Structuring 'fa1b_419'
  Mapping 'fa1b_419'
  Structuring 'fa1b_418'
  Mapping 'fa1b_418'
  Structuring 'fa1b_417'
  Mapping 'fa1b_417'
  Structuring 'fa1b_416'
  Mapping 'fa1b_416'
  Structuring 'fa1b_415'
  Mapping 'fa1b_415'
  Structuring 'fa1b_414'
  Mapping 'fa1b_414'
  Structuring 'fa1b_413'
  Mapping 'fa1b_413'
  Structuring 'fa1b_412'
  Mapping 'fa1b_412'
  Structuring 'fa1b_411'
  Mapping 'fa1b_411'
  Structuring 'fa1b_410'
  Mapping 'fa1b_410'
  Structuring 'fa1b_409'
  Mapping 'fa1b_409'
  Structuring 'fa1b_408'
  Mapping 'fa1b_408'
  Structuring 'fa1b_407'
  Mapping 'fa1b_407'
  Structuring 'fa1b_406'
  Mapping 'fa1b_406'
  Structuring 'fa1b_405'
  Mapping 'fa1b_405'
  Structuring 'fa1b_404'
  Mapping 'fa1b_404'
  Structuring 'fa1b_403'
  Mapping 'fa1b_403'
  Structuring 'fa1b_402'
  Mapping 'fa1b_402'
  Structuring 'fa1b_401'
  Mapping 'fa1b_401'
  Structuring 'fa1b_400'
  Mapping 'fa1b_400'
  Structuring 'fa1b_399'
  Mapping 'fa1b_399'
  Structuring 'fa1b_398'
  Mapping 'fa1b_398'
  Structuring 'fa1b_397'
  Mapping 'fa1b_397'
  Structuring 'fa1b_396'
  Mapping 'fa1b_396'
  Structuring 'fa1b_395'
  Mapping 'fa1b_395'
  Structuring 'fa1b_394'
  Mapping 'fa1b_394'
  Structuring 'fa1b_393'
  Mapping 'fa1b_393'
  Structuring 'fa1b_392'
  Mapping 'fa1b_392'
  Structuring 'fa1b_391'
  Mapping 'fa1b_391'
  Structuring 'fa1b_390'
  Mapping 'fa1b_390'
  Structuring 'fa1b_389'
  Mapping 'fa1b_389'
  Structuring 'fa1b_388'
  Mapping 'fa1b_388'
  Structuring 'fa1b_387'
  Mapping 'fa1b_387'
  Structuring 'fa1b_386'
  Mapping 'fa1b_386'
  Structuring 'fa1b_385'
  Mapping 'fa1b_385'
  Structuring 'fa1b_384'
  Mapping 'fa1b_384'
  Structuring 'fa1b_383'
  Mapping 'fa1b_383'
  Structuring 'fa1b_382'
  Mapping 'fa1b_382'
  Structuring 'fa1b_381'
  Mapping 'fa1b_381'
  Structuring 'fa1b_380'
  Mapping 'fa1b_380'
  Structuring 'fa1b_379'
  Mapping 'fa1b_379'
  Structuring 'fa1b_378'
  Mapping 'fa1b_378'
  Structuring 'fa1b_377'
  Mapping 'fa1b_377'
  Structuring 'fa1b_376'
  Mapping 'fa1b_376'
  Structuring 'fa1b_375'
  Mapping 'fa1b_375'
  Structuring 'fa1b_374'
  Mapping 'fa1b_374'
  Structuring 'fa1b_373'
  Mapping 'fa1b_373'
  Structuring 'fa1b_372'
  Mapping 'fa1b_372'
  Structuring 'fa1b_371'
  Mapping 'fa1b_371'
  Structuring 'fa1b_370'
  Mapping 'fa1b_370'
  Structuring 'fa1b_369'
  Mapping 'fa1b_369'
  Structuring 'fa1b_368'
  Mapping 'fa1b_368'
  Structuring 'fa1b_367'
  Mapping 'fa1b_367'
  Structuring 'fa1b_366'
  Mapping 'fa1b_366'
  Structuring 'fa1b_365'
  Mapping 'fa1b_365'
  Structuring 'fa1b_364'
  Mapping 'fa1b_364'
  Structuring 'fa1b_363'
  Mapping 'fa1b_363'
  Structuring 'fa1b_362'
  Mapping 'fa1b_362'
  Structuring 'fa1b_361'
  Mapping 'fa1b_361'
  Structuring 'fa1b_360'
  Mapping 'fa1b_360'
  Structuring 'fa1b_359'
  Mapping 'fa1b_359'
  Structuring 'fa1b_358'
  Mapping 'fa1b_358'
  Structuring 'fa1b_357'
  Mapping 'fa1b_357'
  Structuring 'fa1b_356'
  Mapping 'fa1b_356'
  Structuring 'fa1b_355'
  Mapping 'fa1b_355'
  Structuring 'fa1b_354'
  Mapping 'fa1b_354'
  Structuring 'fa1b_353'
  Mapping 'fa1b_353'
  Structuring 'fa1b_352'
  Mapping 'fa1b_352'
  Structuring 'fa1b_351'
  Mapping 'fa1b_351'
  Structuring 'fa1b_350'
  Mapping 'fa1b_350'
  Structuring 'fa1b_349'
  Mapping 'fa1b_349'
  Structuring 'fa1b_348'
  Mapping 'fa1b_348'
  Structuring 'fa1b_347'
  Mapping 'fa1b_347'
  Structuring 'fa1b_346'
  Mapping 'fa1b_346'
  Structuring 'fa1b_345'
  Mapping 'fa1b_345'
  Structuring 'fa1b_344'
  Mapping 'fa1b_344'
  Structuring 'fa1b_343'
  Mapping 'fa1b_343'
  Structuring 'fa1b_342'
  Mapping 'fa1b_342'
  Structuring 'fa1b_341'
  Mapping 'fa1b_341'
  Structuring 'fa1b_340'
  Mapping 'fa1b_340'
  Structuring 'fa1b_339'
  Mapping 'fa1b_339'
  Structuring 'fa1b_338'
  Mapping 'fa1b_338'
  Structuring 'fa1b_337'
  Mapping 'fa1b_337'
  Structuring 'fa1b_336'
  Mapping 'fa1b_336'
  Structuring 'fa1b_335'
  Mapping 'fa1b_335'
  Structuring 'fa1b_334'
  Mapping 'fa1b_334'
  Structuring 'fa1b_333'
  Mapping 'fa1b_333'
  Structuring 'fa1b_332'
  Mapping 'fa1b_332'
  Structuring 'fa1b_331'
  Mapping 'fa1b_331'
  Structuring 'fa1b_330'
  Mapping 'fa1b_330'
  Structuring 'fa1b_329'
  Mapping 'fa1b_329'
  Structuring 'fa1b_328'
  Mapping 'fa1b_328'
  Structuring 'fa1b_327'
  Mapping 'fa1b_327'
  Structuring 'fa1b_326'
  Mapping 'fa1b_326'
  Structuring 'fa1b_325'
  Mapping 'fa1b_325'
  Structuring 'fa1b_324'
  Mapping 'fa1b_324'
  Structuring 'fa1b_323'
  Mapping 'fa1b_323'
  Structuring 'fa1b_322'
  Mapping 'fa1b_322'
  Structuring 'fa1b_321'
  Mapping 'fa1b_321'
  Structuring 'fa1b_320'
  Mapping 'fa1b_320'
  Structuring 'fa1b_319'
  Mapping 'fa1b_319'
  Structuring 'fa1b_318'
  Mapping 'fa1b_318'
  Structuring 'fa1b_317'
  Mapping 'fa1b_317'
  Structuring 'fa1b_316'
  Mapping 'fa1b_316'
  Structuring 'fa1b_315'
  Mapping 'fa1b_315'
  Structuring 'fa1b_314'
  Mapping 'fa1b_314'
  Structuring 'fa1b_313'
  Mapping 'fa1b_313'
  Structuring 'fa1b_312'
  Mapping 'fa1b_312'
  Structuring 'fa1b_311'
  Mapping 'fa1b_311'
  Structuring 'fa1b_310'
  Mapping 'fa1b_310'
  Structuring 'fa1b_309'
  Mapping 'fa1b_309'
  Structuring 'fa1b_308'
  Mapping 'fa1b_308'
  Structuring 'fa1b_307'
  Mapping 'fa1b_307'
  Structuring 'fa1b_306'
  Mapping 'fa1b_306'
  Structuring 'fa1b_305'
  Mapping 'fa1b_305'
  Structuring 'fa1b_304'
  Mapping 'fa1b_304'
  Structuring 'fa1b_303'
  Mapping 'fa1b_303'
  Structuring 'fa1b_302'
  Mapping 'fa1b_302'
  Structuring 'fa1b_301'
  Mapping 'fa1b_301'
  Structuring 'fa1b_300'
  Mapping 'fa1b_300'
  Structuring 'fa1b_299'
  Mapping 'fa1b_299'
  Structuring 'fa1b_298'
  Mapping 'fa1b_298'
  Structuring 'fa1b_297'
  Mapping 'fa1b_297'
  Structuring 'fa1b_296'
  Mapping 'fa1b_296'
  Structuring 'fa1b_295'
  Mapping 'fa1b_295'
  Structuring 'fa1b_294'
  Mapping 'fa1b_294'
  Structuring 'fa1b_293'
  Mapping 'fa1b_293'
  Structuring 'fa1b_292'
  Mapping 'fa1b_292'
  Structuring 'fa1b_291'
  Mapping 'fa1b_291'
  Structuring 'fa1b_290'
  Mapping 'fa1b_290'
  Structuring 'fa1b_289'
  Mapping 'fa1b_289'
  Structuring 'fa1b_288'
  Mapping 'fa1b_288'
  Structuring 'fa1b_287'
  Mapping 'fa1b_287'
  Structuring 'fa1b_286'
  Mapping 'fa1b_286'
  Structuring 'fa1b_285'
  Mapping 'fa1b_285'
  Structuring 'fa1b_284'
  Mapping 'fa1b_284'
  Structuring 'fa1b_283'
  Mapping 'fa1b_283'
  Structuring 'fa1b_282'
  Mapping 'fa1b_282'
  Structuring 'fa1b_281'
  Mapping 'fa1b_281'
  Structuring 'fa1b_280'
  Mapping 'fa1b_280'
  Structuring 'fa1b_279'
  Mapping 'fa1b_279'
  Structuring 'fa1b_278'
  Mapping 'fa1b_278'
  Structuring 'fa1b_277'
  Mapping 'fa1b_277'
  Structuring 'fa1b_276'
  Mapping 'fa1b_276'
  Structuring 'fa1b_275'
  Mapping 'fa1b_275'
  Structuring 'fa1b_274'
  Mapping 'fa1b_274'
  Structuring 'fa1b_273'
  Mapping 'fa1b_273'
  Structuring 'fa1b_272'
  Mapping 'fa1b_272'
  Structuring 'fa1b_271'
  Mapping 'fa1b_271'
  Structuring 'fa1b_270'
  Mapping 'fa1b_270'
  Structuring 'fa1b_269'
  Mapping 'fa1b_269'
  Structuring 'fa1b_268'
  Mapping 'fa1b_268'
  Structuring 'fa1b_267'
  Mapping 'fa1b_267'
  Structuring 'fa1b_266'
  Mapping 'fa1b_266'
  Structuring 'fa1b_265'
  Mapping 'fa1b_265'
  Structuring 'fa1b_264'
  Mapping 'fa1b_264'
  Structuring 'fa1b_263'
  Mapping 'fa1b_263'
  Structuring 'fa1b_262'
  Mapping 'fa1b_262'
  Structuring 'fa1b_261'
  Mapping 'fa1b_261'
  Structuring 'fa1b_260'
  Mapping 'fa1b_260'
  Structuring 'fa1b_259'
  Mapping 'fa1b_259'
  Structuring 'fa1b_258'
  Mapping 'fa1b_258'
  Structuring 'fa1b_257'
  Mapping 'fa1b_257'
  Structuring 'fa1b_256'
  Mapping 'fa1b_256'
  Structuring 'fa1b_255'
  Mapping 'fa1b_255'
  Structuring 'fa1b_254'
  Mapping 'fa1b_254'
  Structuring 'fa1b_253'
  Mapping 'fa1b_253'
  Structuring 'fa1b_252'
  Mapping 'fa1b_252'
  Structuring 'fa1b_251'
  Mapping 'fa1b_251'
  Structuring 'fa1b_250'
  Mapping 'fa1b_250'
  Structuring 'fa1b_249'
  Mapping 'fa1b_249'
  Structuring 'fa1b_248'
  Mapping 'fa1b_248'
  Structuring 'fa1b_247'
  Mapping 'fa1b_247'
  Structuring 'fa1b_246'
  Mapping 'fa1b_246'
  Structuring 'fa1b_245'
  Mapping 'fa1b_245'
  Structuring 'fa1b_244'
  Mapping 'fa1b_244'
  Structuring 'fa1b_243'
  Mapping 'fa1b_243'
  Structuring 'fa1b_242'
  Mapping 'fa1b_242'
  Structuring 'fa1b_241'
  Mapping 'fa1b_241'
  Structuring 'fa1b_240'
  Mapping 'fa1b_240'
  Structuring 'fa1b_239'
  Mapping 'fa1b_239'
  Structuring 'fa1b_238'
  Mapping 'fa1b_238'
  Structuring 'fa1b_237'
  Mapping 'fa1b_237'
  Structuring 'fa1b_236'
  Mapping 'fa1b_236'
  Structuring 'fa1b_235'
  Mapping 'fa1b_235'
  Structuring 'fa1b_234'
  Mapping 'fa1b_234'
  Structuring 'fa1b_233'
  Mapping 'fa1b_233'
  Structuring 'fa1b_232'
  Mapping 'fa1b_232'
  Structuring 'fa1b_231'
  Mapping 'fa1b_231'
  Structuring 'fa1b_230'
  Mapping 'fa1b_230'
  Structuring 'fa1b_229'
  Mapping 'fa1b_229'
  Structuring 'fa1b_228'
  Mapping 'fa1b_228'
  Structuring 'fa1b_227'
  Mapping 'fa1b_227'
  Structuring 'fa1b_226'
  Mapping 'fa1b_226'
  Structuring 'fa1b_225'
  Mapping 'fa1b_225'
  Structuring 'fa1b_224'
  Mapping 'fa1b_224'
  Structuring 'fa1b_223'
  Mapping 'fa1b_223'
  Structuring 'fa1b_222'
  Mapping 'fa1b_222'
  Structuring 'fa1b_221'
  Mapping 'fa1b_221'
  Structuring 'fa1b_220'
  Mapping 'fa1b_220'
  Structuring 'fa1b_219'
  Mapping 'fa1b_219'
  Structuring 'fa1b_218'
  Mapping 'fa1b_218'
  Structuring 'fa1b_217'
  Mapping 'fa1b_217'
  Structuring 'fa1b_216'
  Mapping 'fa1b_216'
  Structuring 'fa1b_215'
  Mapping 'fa1b_215'
  Structuring 'fa1b_214'
  Mapping 'fa1b_214'
  Structuring 'fa1b_213'
  Mapping 'fa1b_213'
  Structuring 'fa1b_212'
  Mapping 'fa1b_212'
  Structuring 'fa1b_211'
  Mapping 'fa1b_211'
  Structuring 'fa1b_210'
  Mapping 'fa1b_210'
  Structuring 'fa1b_209'
  Mapping 'fa1b_209'
  Structuring 'fa1b_208'
  Mapping 'fa1b_208'
  Structuring 'fa1b_207'
  Mapping 'fa1b_207'
  Structuring 'fa1b_206'
  Mapping 'fa1b_206'
  Structuring 'fa1b_205'
  Mapping 'fa1b_205'
  Structuring 'fa1b_204'
  Mapping 'fa1b_204'
  Structuring 'fa1b_203'
  Mapping 'fa1b_203'
  Structuring 'fa1b_202'
  Mapping 'fa1b_202'
  Structuring 'fa1b_201'
  Mapping 'fa1b_201'
  Structuring 'fa1b_200'
  Mapping 'fa1b_200'
  Structuring 'fa1b_199'
  Mapping 'fa1b_199'
  Structuring 'fa1b_198'
  Mapping 'fa1b_198'
  Structuring 'fa1b_197'
  Mapping 'fa1b_197'
  Structuring 'fa1b_196'
  Mapping 'fa1b_196'
  Structuring 'fa1b_195'
  Mapping 'fa1b_195'
  Structuring 'fa1b_194'
  Mapping 'fa1b_194'
  Structuring 'fa1b_193'
  Mapping 'fa1b_193'
  Structuring 'fa1b_192'
  Mapping 'fa1b_192'
  Structuring 'fa1b_191'
  Mapping 'fa1b_191'
  Structuring 'fa1b_190'
  Mapping 'fa1b_190'
  Structuring 'fa1b_189'
  Mapping 'fa1b_189'
  Structuring 'fa1b_188'
  Mapping 'fa1b_188'
  Structuring 'fa1b_187'
  Mapping 'fa1b_187'
  Structuring 'fa1b_186'
  Mapping 'fa1b_186'
  Structuring 'fa1b_185'
  Mapping 'fa1b_185'
  Structuring 'fa1b_184'
  Mapping 'fa1b_184'
  Structuring 'fa1b_183'
  Mapping 'fa1b_183'
  Structuring 'fa1b_182'
  Mapping 'fa1b_182'
  Structuring 'fa1b_181'
  Mapping 'fa1b_181'
  Structuring 'fa1b_180'
  Mapping 'fa1b_180'
  Structuring 'fa1b_179'
  Mapping 'fa1b_179'
  Structuring 'fa1b_178'
  Mapping 'fa1b_178'
  Structuring 'fa1b_177'
  Mapping 'fa1b_177'
  Structuring 'fa1b_176'
  Mapping 'fa1b_176'
  Structuring 'fa1b_175'
  Mapping 'fa1b_175'
  Structuring 'fa1b_174'
  Mapping 'fa1b_174'
  Structuring 'fa1b_173'
  Mapping 'fa1b_173'
  Structuring 'fa1b_172'
  Mapping 'fa1b_172'
  Structuring 'fa1b_171'
  Mapping 'fa1b_171'
  Structuring 'fa1b_170'
  Mapping 'fa1b_170'
  Structuring 'fa1b_169'
  Mapping 'fa1b_169'
  Structuring 'fa1b_168'
  Mapping 'fa1b_168'
  Structuring 'fa1b_167'
  Mapping 'fa1b_167'
  Structuring 'fa1b_166'
  Mapping 'fa1b_166'
  Structuring 'fa1b_165'
  Mapping 'fa1b_165'
  Structuring 'fa1b_164'
  Mapping 'fa1b_164'
  Structuring 'fa1b_163'
  Mapping 'fa1b_163'
  Structuring 'fa1b_162'
  Mapping 'fa1b_162'
  Structuring 'fa1b_161'
  Mapping 'fa1b_161'
  Structuring 'fa1b_160'
  Mapping 'fa1b_160'
  Structuring 'fa1b_159'
  Mapping 'fa1b_159'
  Structuring 'fa1b_158'
  Mapping 'fa1b_158'
  Structuring 'fa1b_157'
  Mapping 'fa1b_157'
  Structuring 'fa1b_156'
  Mapping 'fa1b_156'
  Structuring 'fa1b_155'
  Mapping 'fa1b_155'
  Structuring 'fa1b_154'
  Mapping 'fa1b_154'
  Structuring 'fa1b_153'
  Mapping 'fa1b_153'
  Structuring 'fa1b_152'
  Mapping 'fa1b_152'
  Structuring 'fa1b_151'
  Mapping 'fa1b_151'
  Structuring 'fa1b_150'
  Mapping 'fa1b_150'
  Structuring 'fa1b_149'
  Mapping 'fa1b_149'
  Structuring 'fa1b_148'
  Mapping 'fa1b_148'
  Structuring 'fa1b_147'
  Mapping 'fa1b_147'
  Structuring 'fa1b_146'
  Mapping 'fa1b_146'
  Structuring 'fa1b_145'
  Mapping 'fa1b_145'
  Structuring 'fa1b_144'
  Mapping 'fa1b_144'
  Structuring 'fa1b_143'
  Mapping 'fa1b_143'
  Structuring 'fa1b_142'
  Mapping 'fa1b_142'
  Structuring 'fa1b_141'
  Mapping 'fa1b_141'
  Structuring 'fa1b_140'
  Mapping 'fa1b_140'
  Structuring 'fa1b_139'
  Mapping 'fa1b_139'
  Structuring 'fa1b_138'
  Mapping 'fa1b_138'
  Structuring 'fa1b_137'
  Mapping 'fa1b_137'
  Structuring 'fa1b_136'
  Mapping 'fa1b_136'
  Structuring 'fa1b_135'
  Mapping 'fa1b_135'
  Structuring 'fa1b_134'
  Mapping 'fa1b_134'
  Structuring 'fa1b_133'
  Mapping 'fa1b_133'
  Structuring 'fa1b_132'
  Mapping 'fa1b_132'
  Structuring 'fa1b_131'
  Mapping 'fa1b_131'
  Structuring 'fa1b_130'
  Mapping 'fa1b_130'
  Structuring 'fa1b_129'
  Mapping 'fa1b_129'
  Structuring 'fa1b_128'
  Mapping 'fa1b_128'
  Structuring 'fa1b_127'
  Mapping 'fa1b_127'
  Structuring 'fa1b_126'
  Mapping 'fa1b_126'
  Structuring 'fa1b_125'
  Mapping 'fa1b_125'
  Structuring 'fa1b_124'
  Mapping 'fa1b_124'
  Structuring 'fa1b_123'
  Mapping 'fa1b_123'
  Structuring 'fa1b_122'
  Mapping 'fa1b_122'
  Structuring 'fa1b_121'
  Mapping 'fa1b_121'
  Structuring 'fa1b_120'
  Mapping 'fa1b_120'
  Structuring 'fa1b_119'
  Mapping 'fa1b_119'
  Structuring 'fa1b_118'
  Mapping 'fa1b_118'
  Structuring 'fa1b_117'
  Mapping 'fa1b_117'
  Structuring 'fa1b_116'
  Mapping 'fa1b_116'
  Structuring 'fa1b_115'
  Mapping 'fa1b_115'
  Structuring 'fa1b_114'
  Mapping 'fa1b_114'
  Structuring 'fa1b_113'
  Mapping 'fa1b_113'
  Structuring 'fa1b_112'
  Mapping 'fa1b_112'
  Structuring 'fa1b_111'
  Mapping 'fa1b_111'
  Structuring 'fa1b_110'
  Mapping 'fa1b_110'
  Structuring 'fa1b_109'
  Mapping 'fa1b_109'
  Structuring 'fa1b_108'
  Mapping 'fa1b_108'
  Structuring 'fa1b_107'
  Mapping 'fa1b_107'
  Structuring 'fa1b_106'
  Mapping 'fa1b_106'
  Structuring 'fa1b_105'
  Mapping 'fa1b_105'
  Structuring 'fa1b_104'
  Mapping 'fa1b_104'
  Structuring 'fa1b_103'
  Mapping 'fa1b_103'
  Structuring 'fa1b_102'
  Mapping 'fa1b_102'
  Structuring 'fa1b_101'
  Mapping 'fa1b_101'
  Structuring 'fa1b_100'
  Mapping 'fa1b_100'
  Structuring 'fa1b_99'
  Mapping 'fa1b_99'
  Structuring 'fa1b_98'
  Mapping 'fa1b_98'
  Structuring 'fa1b_97'
  Mapping 'fa1b_97'
  Structuring 'fa1b_96'
  Mapping 'fa1b_96'
  Structuring 'fa1b_95'
  Mapping 'fa1b_95'
  Structuring 'fa1b_94'
  Mapping 'fa1b_94'
  Structuring 'fa1b_93'
  Mapping 'fa1b_93'
  Structuring 'fa1b_92'
  Mapping 'fa1b_92'
  Structuring 'fa1b_91'
  Mapping 'fa1b_91'
  Structuring 'fa1b_90'
  Mapping 'fa1b_90'
  Structuring 'fa1b_89'
  Mapping 'fa1b_89'
  Structuring 'fa1b_88'
  Mapping 'fa1b_88'
  Structuring 'fa1b_87'
  Mapping 'fa1b_87'
  Structuring 'fa1b_86'
  Mapping 'fa1b_86'
  Structuring 'fa1b_85'
  Mapping 'fa1b_85'
  Structuring 'fa1b_84'
  Mapping 'fa1b_84'
  Structuring 'fa1b_83'
  Mapping 'fa1b_83'
  Structuring 'fa1b_82'
  Mapping 'fa1b_82'
  Structuring 'fa1b_81'
  Mapping 'fa1b_81'
  Structuring 'fa1b_80'
  Mapping 'fa1b_80'
  Structuring 'fa1b_79'
  Mapping 'fa1b_79'
  Structuring 'fa1b_78'
  Mapping 'fa1b_78'
  Structuring 'fa1b_77'
  Mapping 'fa1b_77'
  Structuring 'fa1b_76'
  Mapping 'fa1b_76'
  Structuring 'fa1b_75'
  Mapping 'fa1b_75'
  Structuring 'fa1b_74'
  Mapping 'fa1b_74'
  Structuring 'fa1b_73'
  Mapping 'fa1b_73'
  Structuring 'fa1b_72'
  Mapping 'fa1b_72'
  Structuring 'fa1b_71'
  Mapping 'fa1b_71'
  Structuring 'fa1b_70'
  Mapping 'fa1b_70'
  Structuring 'fa1b_69'
  Mapping 'fa1b_69'
  Structuring 'fa1b_68'
  Mapping 'fa1b_68'
  Structuring 'fa1b_67'
  Mapping 'fa1b_67'
  Structuring 'fa1b_66'
  Mapping 'fa1b_66'
  Structuring 'fa1b_65'
  Mapping 'fa1b_65'
  Structuring 'fa1b_64'
  Mapping 'fa1b_64'
  Structuring 'fa1b_63'
  Mapping 'fa1b_63'
  Structuring 'fa1b_62'
  Mapping 'fa1b_62'
  Structuring 'fa1b_61'
  Mapping 'fa1b_61'
  Structuring 'fa1b_60'
  Mapping 'fa1b_60'
  Structuring 'fa1b_59'
  Mapping 'fa1b_59'
  Structuring 'fa1b_58'
  Mapping 'fa1b_58'
  Structuring 'fa1b_57'
  Mapping 'fa1b_57'
  Structuring 'fa1b_56'
  Mapping 'fa1b_56'
  Structuring 'fa1b_55'
  Mapping 'fa1b_55'
  Structuring 'fa1b_54'
  Mapping 'fa1b_54'
  Structuring 'fa1b_53'
  Mapping 'fa1b_53'
  Structuring 'fa1b_52'
  Mapping 'fa1b_52'
  Structuring 'fa1b_51'
  Mapping 'fa1b_51'
  Structuring 'fa1b_50'
  Mapping 'fa1b_50'
  Structuring 'fa1b_49'
  Mapping 'fa1b_49'
  Structuring 'fa1b_48'
  Mapping 'fa1b_48'
  Structuring 'fa1b_47'
  Mapping 'fa1b_47'
  Structuring 'fa1b_46'
  Mapping 'fa1b_46'
  Structuring 'fa1b_45'
  Mapping 'fa1b_45'
  Structuring 'fa1b_44'
  Mapping 'fa1b_44'
  Structuring 'fa1b_43'
  Mapping 'fa1b_43'
  Structuring 'fa1b_42'
  Mapping 'fa1b_42'
  Structuring 'fa1b_41'
  Mapping 'fa1b_41'
  Structuring 'fa1b_40'
  Mapping 'fa1b_40'
  Structuring 'fa1b_39'
  Mapping 'fa1b_39'
  Structuring 'fa1b_38'
  Mapping 'fa1b_38'
  Structuring 'fa1b_37'
  Mapping 'fa1b_37'
  Structuring 'fa1b_36'
  Mapping 'fa1b_36'
  Structuring 'fa1b_35'
  Mapping 'fa1b_35'
  Structuring 'fa1b_34'
  Mapping 'fa1b_34'
  Structuring 'fa1b_33'
  Mapping 'fa1b_33'
  Structuring 'fa1b_32'
  Mapping 'fa1b_32'
  Structuring 'fa1b_31'
  Mapping 'fa1b_31'
  Structuring 'fa1b_30'
  Mapping 'fa1b_30'
  Structuring 'fa1b_29'
  Mapping 'fa1b_29'
  Structuring 'fa1b_28'
  Mapping 'fa1b_28'
  Structuring 'fa1b_27'
  Mapping 'fa1b_27'
  Structuring 'fa1b_26'
  Mapping 'fa1b_26'
  Structuring 'fa1b_25'
  Mapping 'fa1b_25'
  Structuring 'fa1b_24'
  Mapping 'fa1b_24'
  Structuring 'fa1b_23'
  Mapping 'fa1b_23'
  Structuring 'fa1b_22'
  Mapping 'fa1b_22'
  Structuring 'fa1b_21'
  Mapping 'fa1b_21'
  Structuring 'fa1b_20'
  Mapping 'fa1b_20'
  Structuring 'fa1b_19'
  Mapping 'fa1b_19'
  Structuring 'fa1b_18'
  Mapping 'fa1b_18'
  Structuring 'fa1b_17'
  Mapping 'fa1b_17'
  Structuring 'fa1b_16'
  Mapping 'fa1b_16'
  Structuring 'fa1b_15'
  Mapping 'fa1b_15'
  Structuring 'fa1b_14'
  Mapping 'fa1b_14'
  Structuring 'fa1b_13'
  Mapping 'fa1b_13'
  Structuring 'fa1b_12'
  Mapping 'fa1b_12'
  Structuring 'fa1b_11'
  Mapping 'fa1b_11'
  Structuring 'fa1b_10'
  Mapping 'fa1b_10'
  Structuring 'fa1b_9'
  Mapping 'fa1b_9'
  Structuring 'fa1b_8'
  Mapping 'fa1b_8'
  Structuring 'fa1b_7'
  Mapping 'fa1b_7'
  Structuring 'fa1b_6'
  Mapping 'fa1b_6'
  Structuring 'fa1b_5'
  Mapping 'fa1b_5'
  Structuring 'fa1b_4'
  Mapping 'fa1b_4'
  Structuring 'fa1b_3'
  Mapping 'fa1b_3'
  Structuring 'fa1b_2'
  Mapping 'fa1b_2'
  Structuring 'fa1b_1'
  Mapping 'fa1b_1'
  Structuring 'mul2b_0'
  Mapping 'mul2b_0'
  Structuring 'fa1b_0'
  Mapping 'fa1b_0'
  Structuring 'mux41_1b'
  Mapping 'mux41_1b'
  Structuring 'mux41_16b'
  Mapping 'mux41_16b'
  Structuring 'div16b'
  Mapping 'div16b'
  Structuring 'mux21_16b'
  Mapping 'mux21_16b'
  Structuring 'alu16b'
  Mapping 'alu16b'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    9267.6      0.00       0.0     130.7                          
    0:00:05    9267.6      0.00       0.0     130.7                          
    0:00:05    9267.6      0.00       0.0     130.7                          
    0:00:05    9267.6      0.00       0.0     130.7                          
    0:00:05    9267.6      0.00       0.0     130.7                          
    0:00:06    9195.4      0.00       0.0     130.7                          
    0:00:06    9195.4      0.00       0.0     130.7                          
    0:00:06    9195.4      0.00       0.0     130.7                          
    0:00:06    9195.4      0.00       0.0     130.7                          
    0:00:06    9195.4      0.00       0.0     130.7                          
    0:00:06    9206.9      0.00       0.0      86.7                          
    0:00:06    9210.2      0.00       0.0      59.7                          
    0:00:06    9211.4      0.00       0.0      47.5                          
    0:00:06    9212.0      0.00       0.0      39.3                          
    0:00:06    9212.2      0.00       0.0      33.3                          
    0:00:06    9218.8      0.00       0.0      14.7                          
    0:00:06    9219.6      0.00       0.0       6.9                          
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9220.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9220.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9220.1      0.00       0.0       0.0                          
    0:00:06    9200.3      0.00       0.0       0.0                          
    0:00:06    9199.5      0.00       0.0       0.0                          
    0:00:06    9199.5      0.00       0.0       0.0                          
    0:00:06    9199.5      0.00       0.0       0.0                          
    0:00:06    9199.5      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
    0:00:06    9195.9      0.00       0.0       0.0                          
Loading db file '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -f verilog $currentDesign -hierarchy -output $currentDesign.syn.v
Writing verilog file '/home/KNUEEhdd1/comp311/comp10/work_dir/proj1/dc/alu16b.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module alu16b using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc $currentDesign.sdc
1
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : alu16b
Version: O-2018.06-SP4
Date   : Sat Apr 30 19:32:07 2022
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             195.00
  Critical Path Length:        392.48
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        708
  Hierarchical Port Count:       6187
  Leaf Cell Count:               2938
  Buf/Inv Cell Count:             354
  Buf Cell Count:                   2
  Inv Cell Count:                 352
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2938
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9195.946434
  Noncombinational Area:     0.000000
  Buf/Inv Area:            453.647042
  Total Buffer Area:             4.07
  Total Inverter Area:         449.58
  Macro/Black Box Area:      0.000000
  Net Area:               1775.220428
  -----------------------------------
  Cell Area:              9195.946434
  Design Area:           10971.166863


  Design Rules
  -----------------------------------
  Total Number of Nets:          3257
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: knuee-srv2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.90
  Logic Optimization:                  3.45
  Mapping Optimization:                1.68
  -----------------------------------------
  Overall Compile Time:                9.16
  Overall Compile Wall Clock Time:     7.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
exit

Thank you...
