{
    "code": "module TopModule (\n    input logic clk,         // 1-bit clock input, positive edge triggered\n    input logic ar,          // 1-bit asynchronous reset input, active high\n    input logic d,           // 1-bit data input\n    output logic q           // 1-bit output\n);\n\n    always @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0; // Reset output to 0 on active high reset\n        end else begin\n            q <= d;    // Sample and store data input on rising edge of clock\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}