# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_14_Unidad de Control.srcs/sources_1/new/Nivel.vhd" \
"../../../../Practica_14_Unidad de Control.srcs/sim_1/new/Nivel_tb.vhd" \

# Do not sort compile order
nosort
