<html><head><title>Icestorm: LD2R (post-index, 16B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2R (post-index, 16B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 4.004</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 2.004</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>63005</td><td>29621</td><td>4033</td><td>1003</td><td>2028</td><td>1002</td><td>1002</td><td>2004</td><td>1000</td><td>3000</td><td>3000</td><td>15365</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29295</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29332</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29299</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29332</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29347</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29294</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29318</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29326</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>63004</td><td>29312</td><td>4005</td><td>1001</td><td>2004</td><td>1000</td><td>1000</td><td>2000</td><td>1000</td><td>3000</td><td>3000</td><td>15290</td><td>4000</td><td>1000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>120145</td><td>90121</td><td>50102</td><td>30018</td><td>10001</td><td>40132</td><td>30033</td><td>10012</td><td>3199599</td><td>949408</td><td>2906693</td><td>80182</td><td>30239</td><td>10012</td><td>30037</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10012</td><td>3199482</td><td>949480</td><td>2906803</td><td>80182</td><td>30238</td><td>10013</td><td>30037</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120040</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>120030</td><td>90101</td><td>50101</td><td>30000</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3199097</td><td>949378</td><td>2906517</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>120158</td><td>90031</td><td>50012</td><td>30018</td><td>10001</td><td>40042</td><td>30031</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60096</td><td>20026</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3201915</td><td>950508</td><td>2911725</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>120047</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3199350</td><td>949653</td><td>2909282</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60096</td><td>20026</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70025</td><td>120120</td><td>90038</td><td>50018</td><td>30019</td><td>10001</td><td>40045</td><td>30034</td><td>10000</td><td>3199917</td><td>949842</td><td>2909819</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60096</td><td>20026</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6], x8
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2437</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70205</td><td>122554</td><td>90121</td><td>50102</td><td>30018</td><td>10001</td><td>40132</td><td>30032</td><td>10003</td><td>3263881</td><td>968514</td><td>2958468</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60278</td><td>20026</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263799</td><td>968546</td><td>2958503</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10012</td><td>3264400</td><td>968709</td><td>2959026</td><td>80181</td><td>30238</td><td>10013</td><td>30037</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr><tr><td>70204</td><td>122437</td><td>90104</td><td>50101</td><td>30003</td><td>10000</td><td>40104</td><td>30007</td><td>10003</td><td>3263772</td><td>968537</td><td>2958478</td><td>80114</td><td>30208</td><td>10003</td><td>30009</td><td>60216</td><td>20006</td><td>30009</td><td>50001</td><td>10000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.2917</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70025</td><td>123271</td><td>90031</td><td>50012</td><td>30018</td><td>10001</td><td>40042</td><td>30031</td><td>10003</td><td>3278443</td><td>973074</td><td>2972331</td><td>80024</td><td>30028</td><td>10003</td><td>30009</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70025</td><td>123023</td><td>90027</td><td>50016</td><td>30010</td><td>10001</td><td>40045</td><td>30034</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60096</td><td>20024</td><td>30037</td><td>50007</td><td>10000</td><td>20000</td><td>40010</td></tr><tr><td>70024</td><td>122917</td><td>90017</td><td>50011</td><td>30006</td><td>10000</td><td>40010</td><td>30000</td><td>10000</td><td>3276828</td><td>972607</td><td>2970849</td><td>80010</td><td>30020</td><td>10000</td><td>30000</td><td>60020</td><td>20000</td><td>30000</td><td>50001</td><td>10000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8
  ld2r { v0.16b, v1.16b }, [x6], x8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0012</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240205</td><td>80201</td><td>320254</td><td>80123</td><td>160109</td><td>80022</td><td>80123</td><td>160038</td><td>80035</td><td>348640</td><td>348312</td><td>1291600</td><td>320235</td><td>200</td><td>80036</td><td>160070</td><td>200</td><td>160018</td><td>160017</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320136</td><td>80106</td><td>160025</td><td>80005</td><td>80107</td><td>160010</td><td>80035</td><td>351387</td><td>351043</td><td>1288604</td><td>320236</td><td>200</td><td>80035</td><td>160069</td><td>200</td><td>160012</td><td>160010</td><td>80004</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80102</td><td>320140</td><td>80107</td><td>160027</td><td>80006</td><td>80108</td><td>160012</td><td>80007</td><td>332972</td><td>332644</td><td>1279668</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320134</td><td>80105</td><td>160025</td><td>80004</td><td>80107</td><td>160010</td><td>80007</td><td>335354</td><td>335018</td><td>1287288</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320133</td><td>80105</td><td>160024</td><td>80004</td><td>80107</td><td>160010</td><td>80007</td><td>336839</td><td>336500</td><td>1287645</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320136</td><td>80106</td><td>160025</td><td>80005</td><td>80107</td><td>160010</td><td>80007</td><td>336631</td><td>336306</td><td>1280797</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160016</td><td>160016</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320134</td><td>80105</td><td>160025</td><td>80004</td><td>80107</td><td>160010</td><td>80007</td><td>333575</td><td>333248</td><td>1279738</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320137</td><td>80106</td><td>160026</td><td>80005</td><td>80108</td><td>160012</td><td>80007</td><td>336038</td><td>335704</td><td>1273744</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160014</td><td>160013</td><td>80006</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80094</td><td>320129</td><td>80104</td><td>160022</td><td>80003</td><td>80106</td><td>160008</td><td>80037</td><td>350932</td><td>350584</td><td>1283586</td><td>320241</td><td>200</td><td>80037</td><td>160071</td><td>200</td><td>160014</td><td>160013</td><td>80005</td><td>80000</td><td>160000</td><td>100</td></tr><tr><td>240204</td><td>80095</td><td>320136</td><td>80106</td><td>160025</td><td>80005</td><td>80107</td><td>160010</td><td>80007</td><td>334926</td><td>334592</td><td>1276064</td><td>320124</td><td>200</td><td>80007</td><td>160013</td><td>200</td><td>160012</td><td>160010</td><td>80004</td><td>80000</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240025</td><td>80156</td><td>320153</td><td>80031</td><td>160102</td><td>80020</td><td>80033</td><td>160036</td><td>80000</td><td>380058</td><td>380028</td><td>1376392</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>327388</td><td>327363</td><td>1576465</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>324121</td><td>324098</td><td>1576781</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>327924</td><td>327903</td><td>1576669</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80075</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>303145</td><td>303467</td><td>1600464</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>324356</td><td>324333</td><td>1576489</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>329275</td><td>329252</td><td>1576797</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>327958</td><td>327934</td><td>1568943</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>323261</td><td>323239</td><td>1569207</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr><tr><td>240024</td><td>80054</td><td>320041</td><td>80011</td><td>160030</td><td>80000</td><td>80010</td><td>160000</td><td>80000</td><td>326002</td><td>325980</td><td>1565779</td><td>320010</td><td>20</td><td>80000</td><td>160000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>