/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

(* top =  1  *)
(* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:9.1-51.10" *)
module helloworldfpga(W, X, Y, Z, a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.5-35.6" *)
  wire A;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.8-35.9" *)
  wire B;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.11-35.12" *)
  wire C;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.14-35.15" *)
  wire D;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:11.8-11.9" *)
  input W;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:12.8-12.9" *)
  input X;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:13.8-13.9" *)
  input Y;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:14.8-14.9" *)
  input Z;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:15.13-15.14" *)
  output a;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \a_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \a_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \a_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \a_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \a_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \a_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \a_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \a_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \a_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \a_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \a_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \a_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \a_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \a_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \a_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \a_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \a_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \a_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:16.13-16.14" *)
  output b;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \b_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \b_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \b_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \b_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \b_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \b_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \b_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \b_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \b_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \b_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \b_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \b_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \b_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \b_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \b_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \b_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \b_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \b_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:17.13-17.14" *)
  output c;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \c_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \c_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \c_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \c_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \c_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \c_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \c_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \c_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \c_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \c_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \c_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \c_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \c_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \c_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \c_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \c_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \c_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \c_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:18.13-18.14" *)
  output d;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \d_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \d_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \d_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \d_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \d_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \d_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \d_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \d_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \d_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \d_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \d_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \d_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \d_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \d_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \d_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \d_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \d_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \d_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:19.13-19.14" *)
  output e;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \e_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \e_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \e_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \e_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \e_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \e_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \e_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \e_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \e_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \e_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \e_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \e_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \e_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \e_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \e_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \e_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \e_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \e_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:20.13-20.14" *)
  output f;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \f_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \f_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \f_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \f_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \f_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \f_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \f_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \f_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \f_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \f_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \f_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \f_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \f_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \f_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \f_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \f_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \f_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \f_LUT4_O.TSL ;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:21.13-21.14" *)
  output g;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \g_LUT4_O.BA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \g_LUT4_O.BA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \g_LUT4_O.BAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \g_LUT4_O.BB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \g_LUT4_O.BB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \g_LUT4_O.BSL ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \g_LUT4_O.I0 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \g_LUT4_O.I1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \g_LUT4_O.I2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \g_LUT4_O.I3 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \g_LUT4_O.O ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \g_LUT4_O.TA1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \g_LUT4_O.TA2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \g_LUT4_O.TAB ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \g_LUT4_O.TB1 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \g_LUT4_O.TB2 ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \g_LUT4_O.TBS ;
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \g_LUT4_O.TSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _07_ (
    .I_DAT(A),
    .I_EN(1'h1),
    .\I_PAD_$inp (W),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _08_ (
    .I_DAT(B),
    .I_EN(1'h1),
    .\I_PAD_$inp (X),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(C),
    .I_EN(1'h1),
    .\I_PAD_$inp (Y),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(D),
    .I_EN(1'h1),
    .\I_PAD_$inp (Z),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (e)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _17_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \a_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(B),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(C),
    .CZ(_00_),
    .TA1(A),
    .TA2(A),
    .TAB(B),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(D),
    .TSL(C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \b_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(B),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(A),
    .CZ(_01_),
    .TA1(1'h0),
    .TA2(C),
    .TAB(B),
    .TB1(C),
    .TB2(1'h0),
    .TBS(D),
    .TSL(A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \c_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(C),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(A),
    .CZ(_02_),
    .TA1(B),
    .TA2(1'h0),
    .TAB(C),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(D),
    .TSL(A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \d_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(B),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(C),
    .CZ(_03_),
    .TA1(A),
    .TA2(A),
    .TAB(B),
    .TB1(1'h0),
    .TB2(A),
    .TBS(D),
    .TSL(C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \e_LUT4_O.c_frag  (
    .BA1(A),
    .BA2(1'h0),
    .BAB(B),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(C),
    .CZ(_04_),
    .TA1(A),
    .TA2(1'h0),
    .TAB(B),
    .TB1(A),
    .TB2(A),
    .TBS(D),
    .TSL(C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \f_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(B),
    .BB1(1'h0),
    .BB2(D),
    .BSL(A),
    .CZ(_05_),
    .TA1(1'h0),
    .TA2(D),
    .TAB(B),
    .TB1(D),
    .TB2(D),
    .TBS(C),
    .TSL(A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \g_LUT4_O.c_frag  (
    .BA1(C),
    .BA2(C),
    .BAB(D),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(B),
    .CZ(_06_),
    .TA1(C),
    .TA2(1'h0),
    .TAB(D),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(A),
    .TSL(B)
  );
  assign \c_LUT4_O.BB1  = 1'h0;
  assign \c_LUT4_O.BB2  = 1'h0;
  assign \c_LUT4_O.TBS  = D;
  assign \c_LUT4_O.BAB  = C;
  assign \d_LUT4_O.O  = 1'h0;
  assign \d_LUT4_O.I0  = 1'h0;
  assign \d_LUT4_O.I1  = 1'h0;
  assign \d_LUT4_O.I2  = 1'h0;
  assign \d_LUT4_O.I3  = 1'h0;
  assign \d_LUT4_O.TSL  = C;
  assign \d_LUT4_O.BSL  = C;
  assign \d_LUT4_O.TAB  = B;
  assign \d_LUT4_O.BAB  = B;
  assign \d_LUT4_O.TBS  = D;
  assign \d_LUT4_O.TA1  = A;
  assign \d_LUT4_O.TA2  = A;
  assign \d_LUT4_O.TB1  = 1'h0;
  assign \d_LUT4_O.TB2  = A;
  assign \d_LUT4_O.BA1  = 1'h0;
  assign \d_LUT4_O.BA2  = 1'h0;
  assign \d_LUT4_O.BB1  = 1'h0;
  assign \d_LUT4_O.BB2  = 1'h0;
  assign \b_LUT4_O.O  = 1'h0;
  assign \b_LUT4_O.I0  = 1'h0;
  assign \b_LUT4_O.I1  = 1'h0;
  assign \b_LUT4_O.I2  = 1'h0;
  assign \b_LUT4_O.I3  = 1'h0;
  assign \b_LUT4_O.TSL  = A;
  assign \b_LUT4_O.BSL  = A;
  assign \b_LUT4_O.TAB  = B;
  assign \b_LUT4_O.BAB  = B;
  assign \b_LUT4_O.TBS  = D;
  assign \b_LUT4_O.TA1  = 1'h0;
  assign \b_LUT4_O.TA2  = C;
  assign \b_LUT4_O.TB1  = C;
  assign \b_LUT4_O.TB2  = 1'h0;
  assign \b_LUT4_O.BA1  = 1'h0;
  assign \b_LUT4_O.BA2  = 1'h0;
  assign \b_LUT4_O.BB1  = 1'h0;
  assign \b_LUT4_O.BB2  = 1'h0;
  assign \g_LUT4_O.O  = 1'h0;
  assign \g_LUT4_O.I0  = 1'h0;
  assign \g_LUT4_O.I1  = 1'h0;
  assign \g_LUT4_O.I2  = 1'h0;
  assign \g_LUT4_O.I3  = 1'h0;
  assign \g_LUT4_O.TSL  = B;
  assign \g_LUT4_O.BSL  = B;
  assign \g_LUT4_O.TAB  = D;
  assign \g_LUT4_O.BAB  = D;
  assign \g_LUT4_O.TBS  = A;
  assign \g_LUT4_O.TA1  = C;
  assign \g_LUT4_O.TA2  = 1'h0;
  assign \g_LUT4_O.TB1  = 1'h0;
  assign \g_LUT4_O.TB2  = 1'h0;
  assign \g_LUT4_O.BA1  = C;
  assign \g_LUT4_O.BA2  = C;
  assign \g_LUT4_O.BB1  = 1'h0;
  assign \g_LUT4_O.BB2  = 1'h0;
  assign \c_LUT4_O.TAB  = C;
  assign \c_LUT4_O.BSL  = A;
  assign \e_LUT4_O.O  = 1'h0;
  assign \e_LUT4_O.I0  = 1'h0;
  assign \e_LUT4_O.I1  = 1'h0;
  assign \e_LUT4_O.I2  = 1'h0;
  assign \e_LUT4_O.I3  = 1'h0;
  assign \e_LUT4_O.TSL  = C;
  assign \e_LUT4_O.BSL  = C;
  assign \e_LUT4_O.TAB  = B;
  assign \e_LUT4_O.BAB  = B;
  assign \e_LUT4_O.TBS  = D;
  assign \e_LUT4_O.TA1  = A;
  assign \e_LUT4_O.TA2  = 1'h0;
  assign \e_LUT4_O.TB1  = A;
  assign \e_LUT4_O.TB2  = A;
  assign \e_LUT4_O.BA1  = A;
  assign \e_LUT4_O.BA2  = 1'h0;
  assign \e_LUT4_O.BB1  = 1'h0;
  assign \e_LUT4_O.BB2  = 1'h0;
  assign \c_LUT4_O.TSL  = A;
  assign \c_LUT4_O.I3  = 1'h0;
  assign \f_LUT4_O.O  = 1'h0;
  assign \f_LUT4_O.I0  = 1'h0;
  assign \f_LUT4_O.I1  = 1'h0;
  assign \f_LUT4_O.I2  = 1'h0;
  assign \f_LUT4_O.I3  = 1'h0;
  assign \f_LUT4_O.TSL  = A;
  assign \f_LUT4_O.BSL  = A;
  assign \f_LUT4_O.TAB  = B;
  assign \f_LUT4_O.BAB  = B;
  assign \f_LUT4_O.TBS  = C;
  assign \f_LUT4_O.TA1  = 1'h0;
  assign \f_LUT4_O.TA2  = D;
  assign \f_LUT4_O.TB1  = D;
  assign \f_LUT4_O.TB2  = D;
  assign \f_LUT4_O.BA1  = 1'h0;
  assign \f_LUT4_O.BA2  = 1'h0;
  assign \f_LUT4_O.BB1  = 1'h0;
  assign \f_LUT4_O.BB2  = D;
  assign \c_LUT4_O.I2  = 1'h0;
  assign \c_LUT4_O.I1  = 1'h0;
  assign \a_LUT4_O.O  = 1'h0;
  assign \a_LUT4_O.I0  = 1'h0;
  assign \a_LUT4_O.I1  = 1'h0;
  assign \a_LUT4_O.I2  = 1'h0;
  assign \a_LUT4_O.I3  = 1'h0;
  assign \a_LUT4_O.TSL  = C;
  assign \a_LUT4_O.BSL  = C;
  assign \a_LUT4_O.TAB  = B;
  assign \a_LUT4_O.BAB  = B;
  assign \a_LUT4_O.TBS  = D;
  assign \a_LUT4_O.TA1  = A;
  assign \a_LUT4_O.TA2  = A;
  assign \a_LUT4_O.TB1  = 1'h0;
  assign \a_LUT4_O.TB2  = 1'h0;
  assign \a_LUT4_O.BA1  = 1'h0;
  assign \a_LUT4_O.BA2  = 1'h0;
  assign \a_LUT4_O.BB1  = 1'h0;
  assign \a_LUT4_O.BB2  = 1'h0;
  assign \c_LUT4_O.I0  = 1'h0;
  assign \c_LUT4_O.O  = 1'h0;
  assign \c_LUT4_O.TA1  = B;
  assign \c_LUT4_O.TA2  = 1'h0;
  assign \c_LUT4_O.TB1  = 1'h0;
  assign \c_LUT4_O.TB2  = 1'h0;
  assign \c_LUT4_O.BA1  = 1'h0;
  assign \c_LUT4_O.BA2  = 1'h0;
endmodule
