
---------- Begin Simulation Statistics ----------
final_tick                               162043984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287355                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712160                       # Number of bytes of host memory used
host_op_rate                                   287929                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   348.00                       # Real time elapsed on the host
host_tick_rate                              465641966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162044                       # Number of seconds simulated
sim_ticks                                162043984000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620440                       # CPI: cycles per instruction
system.cpu.discardedOps                        197474                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29317242                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617116                       # IPC: instructions per cycle
system.cpu.numCycles                        162043984                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132726742                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        551954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       500371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1003464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12729                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397401                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642762                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83182                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112894                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110679                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895167                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              395                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51604453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51604453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51604959                       # number of overall hits
system.cpu.dcache.overall_hits::total        51604959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       546670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         546670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       554583                       # number of overall misses
system.cpu.dcache.overall_misses::total        554583                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37853717000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37853717000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37853717000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37853717000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52151123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52151123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52159542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52159542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69244.182048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69244.182048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68256.179868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68256.179868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        93783                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.644777                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       408260                       # number of writebacks
system.cpu.dcache.writebacks::total            408260                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52163                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52163                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52163                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       494507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       502414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       502414                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35196848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35196848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35977072999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35977072999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009482                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71175.631488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71175.631488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71608.420544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71608.420544                       # average overall mshr miss latency
system.cpu.dcache.replacements                 500369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40912534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40912534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15143091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15143091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57901.041547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57901.041547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       261483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       261483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14618409000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14618409000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55905.772077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55905.772077                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       285136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       285136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22710626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22710626000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79648.399360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79648.399360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       233024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       233024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20578439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20578439000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88310.384338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88310.384338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    780224999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    780224999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98675.224358                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98675.224358                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       492000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       484000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.807611                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52107448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            502417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.713545                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.807611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209140889                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209140889                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703723                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555015                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057091                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235413                       # number of overall hits
system.cpu.icache.overall_hits::total        10235413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69706000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69706000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69706000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69706000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236090                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102963.072378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102963.072378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102963.072378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102963.072378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100963.072378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100963.072378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100963.072378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100963.072378                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102963.072378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102963.072378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100963.072378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100963.072378                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           552.282750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15119.778434                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   552.282750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.269669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.269669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          677                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.330566                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40945037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40945037                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162043984000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               222634                       # number of demand (read+write) hits
system.l2.demand_hits::total                   222650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              222634                       # number of overall hits
system.l2.overall_hits::total                  222650                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279784                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280445                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            279784                       # number of overall misses
system.l2.overall_misses::total                280445                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29786898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29852850000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65952000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29786898000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29852850000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           502418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               503095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          502418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              503095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.556875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557439                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.556875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557439                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99776.096823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106463.907872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106448.144913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99776.096823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106463.907872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106448.144913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              192984                       # number of writebacks
system.l2.writebacks::total                    192984                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280440                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24190927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24243659000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24190927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24243659000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.556865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.556865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79776.096823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86464.412983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86448.648552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79776.096823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86464.412983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86448.648552                       # average overall mshr miss latency
system.l2.replacements                         281881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       408260                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           408260                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       408260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       408260                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2362                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2362                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             62374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18562826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18562826000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        233024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            233024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.732328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108777.181365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108777.181365                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15149846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15149846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.732328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.732328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88777.298564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88777.298564                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65952000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65952000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99776.096823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99776.096823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79776.096823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79776.096823                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        160260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11224072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11224072000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       269394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        269394                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.405109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.405109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102846.702219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102846.702219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9041081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9041081000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.405091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.405091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82847.648196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82847.648196                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8081.085123                       # Cycle average of tags in use
system.l2.tags.total_refs                     1001041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290073                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.450997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     165.244135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.299857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7893.541131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4303709                       # Number of tag accesses
system.l2.tags.data_accesses                  4303709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    192984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    279251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025550254500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              782156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181883                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     192984                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280440                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   192984                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    528                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               192984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.699523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.188194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.168684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11173     98.60%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           97      0.86%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.13%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.25%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.027444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.994168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5695     50.26%     50.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              234      2.06%     52.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4821     42.54%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              562      4.96%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   33792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17948160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12350976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162043953000                       # Total gap between requests
system.mem_ctrls.avgGap                     342280.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17872064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12349120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 261064.921731373877                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110291437.909845516086                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76208444.739299923182                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       279779                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       192984                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18797250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9796764000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3879057831250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28437.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35016.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20100411.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17905792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17948096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12350976                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12350976                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       279778                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         280439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       192984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        192984                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       261065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    110499579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110760644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       261065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       261065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76219898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76219898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76219898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       261065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    110499579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186980542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               279912                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              192955                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        11959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11650                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4567211250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1399560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9815561250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16316.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35066.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98357                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       227469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.039948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.243516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.058912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       174014     76.50%     76.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28444     12.50%     89.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5694      2.50%     91.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1878      0.83%     92.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9400      4.13%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          687      0.30%     96.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          472      0.21%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          565      0.25%     97.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6315      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       227469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17914368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12349120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              110.552503                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.208445                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       828604140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       440383185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1003155720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     509722560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12791273040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  38849738520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29509320960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   83932198125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.959359                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76309838000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5410860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80323286000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       795631620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       422861670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      995415960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     497502540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12791273040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40148326770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28415772960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84066784560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.789914                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  73457834000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5410860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83175290000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       192984                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78530                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170650                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109790                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       832393                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 832393                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30299072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30299072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280440                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1323890000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1525672000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            270071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       601244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          181006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           233024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          233023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       269394                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1505204                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1506558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58283328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58326656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          281881                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12350976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           784976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 772190     98.37%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12773      1.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             784976                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162043984000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1819984000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2031000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1507255995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
