<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_rng.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_rng.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_RNG_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_RNG_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 RNG</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Random Number Generator Accelerator</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_RNG_CR - RNGA Control Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_RNG_SR - RNGA Status Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_RNG_ER - RNGA Entropy Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_RNG_OR - RNGA Output Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - hw_rng_t - Struct containing all module registers.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define HW_RNG_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * HW_RNG_CR - RNGA Control Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union__hw__rng__cr.html">  113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rng__cr.html">_hw_rng_cr</a></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    uint32_t U;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html">  116</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html">_hw_rng_cr_bitfields</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a0d8d592b0bd65805738a345066abb858">  118</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a0d8d592b0bd65805738a345066abb858">GO</a> : 1;               </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a78b0f4317f68604b654ccba525750924">  119</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a78b0f4317f68604b654ccba525750924">HA</a> : 1;               </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a765b5c9fdf3fcd37875399136502ac01">  120</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a765b5c9fdf3fcd37875399136502ac01">INTM</a> : 1;             </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a025fa4a8587a9c7c1d0b404a3e1a7e48">  121</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a025fa4a8587a9c7c1d0b404a3e1a7e48">CLRI</a> : 1;             </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#ae64e5912cea593c3573358bdc7013049">  122</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#ae64e5912cea593c3573358bdc7013049">SLP</a> : 1;              </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a1c49317f7967bfe675907c248fd53ef5">  123</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a1c49317f7967bfe675907c248fd53ef5">RESERVED0</a> : 27;       </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    } B;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} <a class="code" href="union__hw__rng__cr.html">hw_rng_cr_t</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define HW_RNG_CR_ADDR(x)        ((x) + 0x0U)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_RNG_CR(x)             (*(__IO hw_rng_cr_t *) HW_RNG_CR_ADDR(x))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_RNG_CR_RD(x)          (HW_RNG_CR(x).U)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_RNG_CR_WR(x, v)       (HW_RNG_CR(x).U = (v))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_RNG_CR_SET(x, v)      (HW_RNG_CR_WR(x, HW_RNG_CR_RD(x) |  (v)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_RNG_CR_CLR(x, v)      (HW_RNG_CR_WR(x, HW_RNG_CR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_RNG_CR_TOG(x, v)      (HW_RNG_CR_WR(x, HW_RNG_CR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_CR bitfields</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BP_RNG_CR_GO         (0U)          </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define BM_RNG_CR_GO         (0x00000001U) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define BS_RNG_CR_GO         (1U)          </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BR_RNG_CR_GO(x)      (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_GO))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define BF_RNG_CR_GO(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_CR_GO) &amp; BM_RNG_CR_GO)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BW_RNG_CR_GO(x, v)   (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_GO) = (v))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BP_RNG_CR_HA         (1U)          </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BM_RNG_CR_HA         (0x00000002U) </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define BS_RNG_CR_HA         (1U)          </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define BR_RNG_CR_HA(x)      (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_HA))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BF_RNG_CR_HA(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_CR_HA) &amp; BM_RNG_CR_HA)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BW_RNG_CR_HA(x, v)   (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_HA) = (v))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BP_RNG_CR_INTM       (2U)          </span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BM_RNG_CR_INTM       (0x00000004U) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BS_RNG_CR_INTM       (1U)          </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define BR_RNG_CR_INTM(x)    (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_INTM))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define BF_RNG_CR_INTM(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_CR_INTM) &amp; BM_RNG_CR_INTM)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BW_RNG_CR_INTM(x, v) (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_INTM) = (v))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BP_RNG_CR_CLRI       (3U)          </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BM_RNG_CR_CLRI       (0x00000008U) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BS_RNG_CR_CLRI       (1U)          </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BF_RNG_CR_CLRI(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_CR_CLRI) &amp; BM_RNG_CR_CLRI)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define BW_RNG_CR_CLRI(x, v) (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_CLRI) = (v))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BP_RNG_CR_SLP        (4U)          </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BM_RNG_CR_SLP        (0x00000010U) </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BS_RNG_CR_SLP        (1U)          </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BR_RNG_CR_SLP(x)     (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_SLP))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BF_RNG_CR_SLP(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_CR_SLP) &amp; BM_RNG_CR_SLP)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BW_RNG_CR_SLP(x, v)  (BITBAND_ACCESS32(HW_RNG_CR_ADDR(x), BP_RNG_CR_SLP) = (v))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * HW_RNG_SR - RNGA Status Register</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="union__hw__rng__sr.html">  282</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rng__sr.html">_hw_rng_sr</a></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    uint32_t U;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html">  285</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html">_hw_rng_sr_bitfields</a></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    {</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a8568ac8680c40b429f54b78d957f0931">  287</a></span>&#160;        uint32_t SECV : 1;             </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#ac87875145e63d7b02a5997966524cfbf">  288</a></span>&#160;        uint32_t LRS : 1;              </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a88e75785cb79fcf784707e278ac04ef4">  289</a></span>&#160;        uint32_t ORU : 1;              </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a24bf9c981b75935fe8bc997f9f939684">  290</a></span>&#160;        uint32_t ERRI : 1;             </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a945eb42ba7495e5c5f0bf35aa774c072">  291</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#ae64e5912cea593c3573358bdc7013049">SLP</a> : 1;              </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a98713a1421175f5ffe5e076148f1cd3c">  292</a></span>&#160;        uint32_t <a class="code" href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a1c49317f7967bfe675907c248fd53ef5">RESERVED0</a> : 3;        </div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#aa71b33e575a37b117d43b221c3318e5d">  293</a></span>&#160;        uint32_t OREG_LVL : 8;         </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a47230f7c4fb9c487dc0d47e9b88a5600">  294</a></span>&#160;        uint32_t OREG_SIZE : 8;        </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html#a4fff69f633073861fc42097ba59bf876">  295</a></span>&#160;        uint32_t RESERVED1 : 8;        </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    } B;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="union__hw__rng__sr.html">hw_rng_sr_t</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define HW_RNG_SR_ADDR(x)        ((x) + 0x4U)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define HW_RNG_SR(x)             (*(__I hw_rng_sr_t *) HW_RNG_SR_ADDR(x))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define HW_RNG_SR_RD(x)          (HW_RNG_SR(x).U)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_SR bitfields</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BP_RNG_SR_SECV       (0U)          </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BM_RNG_SR_SECV       (0x00000001U) </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BS_RNG_SR_SECV       (1U)          </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BR_RNG_SR_SECV(x)    (BITBAND_ACCESS32(HW_RNG_SR_ADDR(x), BP_RNG_SR_SECV))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BP_RNG_SR_LRS        (1U)          </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BM_RNG_SR_LRS        (0x00000002U) </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BS_RNG_SR_LRS        (1U)          </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BR_RNG_SR_LRS(x)     (BITBAND_ACCESS32(HW_RNG_SR_ADDR(x), BP_RNG_SR_LRS))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BP_RNG_SR_ORU        (2U)          </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BM_RNG_SR_ORU        (0x00000004U) </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BS_RNG_SR_ORU        (1U)          </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BR_RNG_SR_ORU(x)     (BITBAND_ACCESS32(HW_RNG_SR_ADDR(x), BP_RNG_SR_ORU))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BP_RNG_SR_ERRI       (3U)          </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BM_RNG_SR_ERRI       (0x00000008U) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BS_RNG_SR_ERRI       (1U)          </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BR_RNG_SR_ERRI(x)    (BITBAND_ACCESS32(HW_RNG_SR_ADDR(x), BP_RNG_SR_ERRI))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BP_RNG_SR_SLP        (4U)          </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define BM_RNG_SR_SLP        (0x00000010U) </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define BS_RNG_SR_SLP        (1U)          </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BR_RNG_SR_SLP(x)     (BITBAND_ACCESS32(HW_RNG_SR_ADDR(x), BP_RNG_SR_SLP))</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BP_RNG_SR_OREG_LVL   (8U)          </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BM_RNG_SR_OREG_LVL   (0x0000FF00U) </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define BS_RNG_SR_OREG_LVL   (8U)          </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define BR_RNG_SR_OREG_LVL(x) (HW_RNG_SR(x).B.OREG_LVL)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define BP_RNG_SR_OREG_SIZE  (16U)         </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BM_RNG_SR_OREG_SIZE  (0x00FF0000U) </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BS_RNG_SR_OREG_SIZE  (8U)          </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BR_RNG_SR_OREG_SIZE(x) (HW_RNG_SR(x).B.OREG_SIZE)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * HW_RNG_ER - RNGA Entropy Register</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="union__hw__rng__er.html">  469</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rng__er.html">_hw_rng_er</a></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;{</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    uint32_t U;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct__hw__rng__er_1_1__hw__rng__er__bitfields.html">  472</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rng__er_1_1__hw__rng__er__bitfields.html">_hw_rng_er_bitfields</a></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    {</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct__hw__rng__er_1_1__hw__rng__er__bitfields.html#a1de4d7b1c40f7ed8bf5c7c2eae6bc4dc">  474</a></span>&#160;        uint32_t EXT_ENT : 32;         </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    } B;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;} <a class="code" href="union__hw__rng__er.html">hw_rng_er_t</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define HW_RNG_ER_ADDR(x)        ((x) + 0x8U)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define HW_RNG_ER(x)             (*(__O hw_rng_er_t *) HW_RNG_ER_ADDR(x))</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define HW_RNG_ER_RD(x)          (HW_RNG_ER(x).U)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define HW_RNG_ER_WR(x, v)       (HW_RNG_ER(x).U = (v))</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_ER bitfields</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BP_RNG_ER_EXT_ENT    (0U)          </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BM_RNG_ER_EXT_ENT    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define BS_RNG_ER_EXT_ENT    (32U)         </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define BF_RNG_ER_EXT_ENT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_RNG_ER_EXT_ENT) &amp; BM_RNG_ER_EXT_ENT)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BW_RNG_ER_EXT_ENT(x, v) (HW_RNG_ER_WR(x, v))</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * HW_RNG_OR - RNGA Output Register</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="union__hw__rng__or.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__rng__or.html">_hw_rng_or</a></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    uint32_t U;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct__hw__rng__or_1_1__hw__rng__or__bitfields.html">  526</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__rng__or_1_1__hw__rng__or__bitfields.html">_hw_rng_or_bitfields</a></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    {</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct__hw__rng__or_1_1__hw__rng__or__bitfields.html#a3a7872e29ecd470868306a74a0cee8f4">  528</a></span>&#160;        uint32_t RANDOUT : 32;         </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    } B;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;} <a class="code" href="union__hw__rng__or.html">hw_rng_or_t</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define HW_RNG_OR_ADDR(x)        ((x) + 0xCU)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define HW_RNG_OR(x)             (*(__I hw_rng_or_t *) HW_RNG_OR_ADDR(x))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define HW_RNG_OR_RD(x)          (HW_RNG_OR(x).U)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> * Constants &amp; macros for individual RNG_OR bitfields</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BP_RNG_OR_RANDOUT    (0U)          </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BM_RNG_OR_RANDOUT    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BS_RNG_OR_RANDOUT    (32U)         </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define BR_RNG_OR_RANDOUT(x) (HW_RNG_OR(x).U)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> * hw_rng_t - module struct</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct__hw__rng.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__rng.html">_hw_rng</a></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct__hw__rng.html#a726f95acf2b907800aa3d8951527d51d">  576</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__rng__cr.html">hw_rng_cr_t</a> <a class="code" href="struct__hw__rng.html#a726f95acf2b907800aa3d8951527d51d">CR</a>;                   </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct__hw__rng.html#a5c6bd10c3da46c2f4fd216c77181b091">  577</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__rng__sr.html">hw_rng_sr_t</a> <a class="code" href="struct__hw__rng.html#a5c6bd10c3da46c2f4fd216c77181b091">SR</a>;                    </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct__hw__rng.html#af101b103abe0f380514b23002f5e24ff">  578</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__rng__er.html">hw_rng_er_t</a> <a class="code" href="struct__hw__rng.html#af101b103abe0f380514b23002f5e24ff">ER</a>;                    </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct__hw__rng.html#a342ac91df2f30679bd1bf3daaaf3d495">  579</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__rng__or.html">hw_rng_or_t</a> <a class="code" href="struct__hw__rng.html#a342ac91df2f30679bd1bf3daaaf3d495">OR</a>;                    </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;} <a class="code" href="struct__hw__rng.html">hw_rng_t</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define HW_RNG(x)      (*(hw_rng_t *)(x))</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_RNG_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="union__hw__rng__er_html"><div class="ttname"><a href="union__hw__rng__er.html">_hw_rng_er</a></div><div class="ttdoc">HW_RNG_ER - RNGA Entropy Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:469</div></div>
<div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_a78b0f4317f68604b654ccba525750924"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a78b0f4317f68604b654ccba525750924">_hw_rng_cr::_hw_rng_cr_bitfields::HA</a></div><div class="ttdeci">uint32_t HA</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:119</div></div>
<div class="ttc" id="struct__hw__rng_html_a342ac91df2f30679bd1bf3daaaf3d495"><div class="ttname"><a href="struct__hw__rng.html#a342ac91df2f30679bd1bf3daaaf3d495">_hw_rng::OR</a></div><div class="ttdeci">__I hw_rng_or_t OR</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:579</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_a0d8d592b0bd65805738a345066abb858"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a0d8d592b0bd65805738a345066abb858">_hw_rng_cr::_hw_rng_cr_bitfields::GO</a></div><div class="ttdeci">uint32_t GO</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:118</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_ae64e5912cea593c3573358bdc7013049"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#ae64e5912cea593c3573358bdc7013049">_hw_rng_cr::_hw_rng_cr_bitfields::SLP</a></div><div class="ttdeci">uint32_t SLP</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:122</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_a765b5c9fdf3fcd37875399136502ac01"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a765b5c9fdf3fcd37875399136502ac01">_hw_rng_cr::_hw_rng_cr_bitfields::INTM</a></div><div class="ttdeci">uint32_t INTM</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:120</div></div>
<div class="ttc" id="struct__hw__rng_html_a5c6bd10c3da46c2f4fd216c77181b091"><div class="ttname"><a href="struct__hw__rng.html#a5c6bd10c3da46c2f4fd216c77181b091">_hw_rng::SR</a></div><div class="ttdeci">__I hw_rng_sr_t SR</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:577</div></div>
<div class="ttc" id="struct__hw__rng__er_1_1__hw__rng__er__bitfields_html"><div class="ttname"><a href="struct__hw__rng__er_1_1__hw__rng__er__bitfields.html">_hw_rng_er::_hw_rng_er_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:472</div></div>
<div class="ttc" id="struct__hw__rng_html"><div class="ttname"><a href="struct__hw__rng.html">_hw_rng</a></div><div class="ttdoc">All RNG module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:574</div></div>
<div class="ttc" id="struct__hw__rng_html_a726f95acf2b907800aa3d8951527d51d"><div class="ttname"><a href="struct__hw__rng.html#a726f95acf2b907800aa3d8951527d51d">_hw_rng::CR</a></div><div class="ttdeci">__IO hw_rng_cr_t CR</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:576</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__rng__or_html"><div class="ttname"><a href="union__hw__rng__or.html">_hw_rng_or</a></div><div class="ttdoc">HW_RNG_OR - RNGA Output Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:523</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_a025fa4a8587a9c7c1d0b404a3e1a7e48"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a025fa4a8587a9c7c1d0b404a3e1a7e48">_hw_rng_cr::_hw_rng_cr_bitfields::CLRI</a></div><div class="ttdeci">uint32_t CLRI</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:121</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html_a1c49317f7967bfe675907c248fd53ef5"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html#a1c49317f7967bfe675907c248fd53ef5">_hw_rng_cr::_hw_rng_cr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:123</div></div>
<div class="ttc" id="union__hw__rng__cr_html"><div class="ttname"><a href="union__hw__rng__cr.html">_hw_rng_cr</a></div><div class="ttdoc">HW_RNG_CR - RNGA Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:113</div></div>
<div class="ttc" id="union__hw__rng__sr_html"><div class="ttname"><a href="union__hw__rng__sr.html">_hw_rng_sr</a></div><div class="ttdoc">HW_RNG_SR - RNGA Status Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:282</div></div>
<div class="ttc" id="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields_html"><div class="ttname"><a href="struct__hw__rng__sr_1_1__hw__rng__sr__bitfields.html">_hw_rng_sr::_hw_rng_sr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:285</div></div>
<div class="ttc" id="struct__hw__rng__or_1_1__hw__rng__or__bitfields_html"><div class="ttname"><a href="struct__hw__rng__or_1_1__hw__rng__or__bitfields.html">_hw_rng_or::_hw_rng_or_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:526</div></div>
<div class="ttc" id="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields_html"><div class="ttname"><a href="struct__hw__rng__cr_1_1__hw__rng__cr__bitfields.html">_hw_rng_cr::_hw_rng_cr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:116</div></div>
<div class="ttc" id="struct__hw__rng_html_af101b103abe0f380514b23002f5e24ff"><div class="ttname"><a href="struct__hw__rng.html#af101b103abe0f380514b23002f5e24ff">_hw_rng::ER</a></div><div class="ttdeci">__O hw_rng_er_t ER</div><div class="ttdef"><b>Definition:</b> MK64F12_rng.h:578</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
