// Seed: 2199190362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input tri id_2,
    output logic id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    output wor id_10,
    output uwire id_11
);
  uwire id_13 = 1;
  always @(-1 or posedge -1 & 1 & id_2 & ~1) if (1) id_1 = -1;
  id_14 :
  assert property (@(id_6) id_7)
  else begin : LABEL_0
    id_3 <= id_5 == id_13;
  end
  assign id_10 = id_2;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
endmodule
