C:/Users/Joseph/Documents/GitHub/cardio_vhdl/vhdl/div_freq.vhd {1 {vcom -work work -2002 -explicit C:/Users/Joseph/Documents/GitHub/cardio_vhdl/vhdl/div_freq.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity div_freq
-- Compiling architecture beh of div_freq

} {} {}} C:/Users/Joseph/Documents/GitHub/cardio_vhdl/vhdl/acq_echantillons.vhd {1 {vcom -work work -2002 -explicit C:/Users/Joseph/Documents/GitHub/cardio_vhdl/vhdl/acq_echantillons.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity acq_echantillons
-- Compiling architecture beh of acq_echantillons

} {} {}}
