
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1671.793 ; gain = 0.000 ; free physical = 2182 ; free virtual = 8744
INFO: [Netlist 29-17] Analyzing 2985 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
Finished Parsing XDC File [/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.srcs/constrs_1/new/timing_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.133 ; gain = 0.000 ; free physical = 2146 ; free virtual = 8629
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.070 ; gain = 518.855 ; free physical = 2142 ; free virtual = 8624
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1960.789 ; gain = 97.719 ; free physical = 2123 ; free virtual = 8605

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 105ca84be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.648 ; gain = 487.859 ; free physical = 1655 ; free virtual = 8138

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105ca84be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2734.539 ; gain = 0.000 ; free physical = 1384 ; free virtual = 7866
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: de9a305b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2734.539 ; gain = 0.000 ; free physical = 1372 ; free virtual = 7865
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8a6c88f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2734.539 ; gain = 0.000 ; free physical = 1367 ; free virtual = 7862
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8a6c88f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2766.555 ; gain = 32.016 ; free physical = 1369 ; free virtual = 7861
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c0a5d5aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2766.555 ; gain = 32.016 ; free physical = 1367 ; free virtual = 7859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c0a5d5aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2766.555 ; gain = 32.016 ; free physical = 1366 ; free virtual = 7859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2766.555 ; gain = 0.000 ; free physical = 1366 ; free virtual = 7859
Ending Logic Optimization Task | Checksum: c0a5d5aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2766.555 ; gain = 32.016 ; free physical = 1366 ; free virtual = 7859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0a5d5aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2766.555 ; gain = 0.000 ; free physical = 1366 ; free virtual = 7858

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c0a5d5aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.555 ; gain = 0.000 ; free physical = 1366 ; free virtual = 7858

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.555 ; gain = 0.000 ; free physical = 1366 ; free virtual = 7858
Ending Netlist Obfuscation Task | Checksum: c0a5d5aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.555 ; gain = 0.000 ; free physical = 1366 ; free virtual = 7858
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2766.555 ; gain = 903.484 ; free physical = 1366 ; free virtual = 7858
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.586 ; gain = 0.000 ; free physical = 1341 ; free virtual = 7839
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 542a4bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.586 ; gain = 0.000 ; free physical = 1341 ; free virtual = 7839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.586 ; gain = 0.000 ; free physical = 1341 ; free virtual = 7839

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d31df5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.586 ; gain = 0.000 ; free physical = 1325 ; free virtual = 7823

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 172fccc86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.895 ; gain = 55.309 ; free physical = 1163 ; free virtual = 7710

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 172fccc86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.895 ; gain = 55.309 ; free physical = 1163 ; free virtual = 7710
Phase 1 Placer Initialization | Checksum: 172fccc86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.895 ; gain = 55.309 ; free physical = 1163 ; free virtual = 7710

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 185834b04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.191 ; gain = 102.605 ; free physical = 1184 ; free virtual = 7677

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 185834b04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.191 ; gain = 102.605 ; free physical = 1184 ; free virtual = 7677

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 185834b04

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 2933.191 ; gain = 102.605 ; free physical = 1184 ; free virtual = 7677

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1162d0824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1180 ; free virtual = 7672

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1162d0824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1179 ; free virtual = 7671
Phase 2.1.1 Partition Driven Placement | Checksum: 1162d0824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1179 ; free virtual = 7671
Phase 2.1 Floorplanning | Checksum: 1162d0824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1179 ; free virtual = 7671

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1162d0824

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1179 ; free virtual = 7671

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b64efed5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2947.559 ; gain = 116.973 ; free physical = 1179 ; free virtual = 7671

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 139ff18dc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1120 ; free virtual = 7638

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 21 LUTNM shape to break, 536 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 21, two critical 0, total 21, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 174 nets or LUTs. Breaked 21 LUTs, combined 153 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.719 ; gain = 0.000 ; free physical = 1124 ; free virtual = 7644

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           21  |            153  |                   174  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           21  |            153  |                   174  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e9ca294e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1054 ; free virtual = 7635
Phase 2.4 Global Placement Core | Checksum: a738dd9c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1014 ; free virtual = 7632
Phase 2 Global Placement | Checksum: a738dd9c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1015 ; free virtual = 7632

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c0e25a78

Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1052 ; free virtual = 7634

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dc9eecb2

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1071 ; free virtual = 7628

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cc10bac3

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1069 ; free virtual = 7625

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6d4a739b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1069 ; free virtual = 7626

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8bfb9ed6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1113 ; free virtual = 7640

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12027fd3a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1016 ; free virtual = 7534

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: cdd998d1

Time (s): cpu = 00:01:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1018 ; free virtual = 7527

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 9b0dd8de

Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2985.719 ; gain = 155.133 ; free physical = 1016 ; free virtual = 7525

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: adac1fcc

Time (s): cpu = 00:02:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2993.707 ; gain = 163.121 ; free physical = 1000 ; free virtual = 7509
Phase 3 Detail Placement | Checksum: adac1fcc

Time (s): cpu = 00:02:06 ; elapsed = 00:00:45 . Memory (MB): peak = 2993.707 ; gain = 163.121 ; free physical = 938 ; free virtual = 7506

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1055ab5bb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.579 | TNS=-28.054 |
Phase 1 Physical Synthesis Initialization | Checksum: 128c53cce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3037.504 ; gain = 0.000 ; free physical = 920 ; free virtual = 7487
INFO: [Place 46-33] Processed net genblk1[15].u_lstm_unit/u_mac/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 128c53cce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3037.504 ; gain = 0.000 ; free physical = 920 ; free virtual = 7485
Phase 4.1.1.1 BUFG Insertion | Checksum: 1055ab5bb

Time (s): cpu = 00:02:24 ; elapsed = 00:00:50 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 919 ; free virtual = 7485

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.245. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a1a34634

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1037 ; free virtual = 7530

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1037 ; free virtual = 7530
Phase 4.1 Post Commit Optimization | Checksum: 1a1a34634

Time (s): cpu = 00:02:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1036 ; free virtual = 7529

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1a34634

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1036 ; free virtual = 7529

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a1a34634

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1036 ; free virtual = 7529
Phase 4.3 Placer Reporting | Checksum: 1a1a34634

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1034 ; free virtual = 7527

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3037.504 ; gain = 0.000 ; free physical = 1036 ; free virtual = 7529

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1036 ; free virtual = 7529
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aca5b563

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1036 ; free virtual = 7529
Ending Placer Task | Checksum: e9afa356

Time (s): cpu = 00:02:42 ; elapsed = 00:00:59 . Memory (MB): peak = 3037.504 ; gain = 206.918 ; free physical = 1041 ; free virtual = 7534
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:44 ; elapsed = 00:01:00 . Memory (MB): peak = 3037.504 ; gain = 222.926 ; free physical = 1041 ; free virtual = 7534
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3037.504 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7530
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3037.504 ; gain = 0.000 ; free physical = 1038 ; free virtual = 7531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3053.512 ; gain = 8.004 ; free physical = 1035 ; free virtual = 7568
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1011 ; free virtual = 7551
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 11.88s |  WALL: 2.43s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1011 ; free virtual = 7551

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-1.322 |
Phase 1 Physical Synthesis Initialization | Checksum: f2ced28b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1002 ; free virtual = 7542
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-1.322 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f2ced28b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1000 ; free virtual = 7541

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-1.322 |
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[0].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.150 | TNS=-0.768 |
INFO: [Physopt 32-702] Processed net genblk1[9].u_lstm_unit/u_mac/accu_bf_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[3].  Re-placed instance genblk1[9].u_lstm_unit/u_mac/weights_bf_2_reg[3]
INFO: [Physopt 32-735] Processed net genblk1[9].u_lstm_unit/u_mac/weights_bf_2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.338 |
INFO: [Physopt 32-81] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_2[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-0.273 |
INFO: [Physopt 32-663] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_1[1].  Re-placed instance genblk1[0].u_lstm_unit/u_mac/weights_bf_1_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.077 | TNS=-0.247 |
INFO: [Physopt 32-702] Processed net genblk1[5].u_lstm_unit/u_mac/accu_bf_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[5].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[5].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[5].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-0.113 |
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/weights_bf_2[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf[7]_i_43_n_0.  Re-placed instance genblk1[0].u_lstm_unit/u_mac/accu_bf[7]_i_43
INFO: [Physopt 32-735] Processed net genblk1[0].u_lstm_unit/u_mac/accu_bf[7]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.004 |
INFO: [Physopt 32-702] Processed net genblk1[6].u_lstm_unit/u_mac/accu_bf_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[6].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[6].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.001 | TNS=-0.001 |
INFO: [Physopt 32-702] Processed net genblk1[1].u_lstm_unit/u_mac/accu_bf_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net genblk1[1].u_lstm_unit/u_mac/weights_bf_2[1].  Re-placed instance genblk1[1].u_lstm_unit/u_mac/weights_bf_2_reg[1]
INFO: [Physopt 32-735] Processed net genblk1[1].u_lstm_unit/u_mac/weights_bf_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.022 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.022 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: f2ced28b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7540

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.022 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.022 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: f2ced28b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1001 ; free virtual = 7540
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1008 ; free virtual = 7547
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.022 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.267  |          1.322  |            1  |              0  |                     8  |           0  |           2  |  00:00:01  |
|  Total          |          0.267  |          1.322  |            1  |              0  |                     8  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1009 ; free virtual = 7549
Ending Physical Synthesis Task | Checksum: 12c227c41

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1008 ; free virtual = 7548
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3061.516 ; gain = 0.000 ; free physical = 1008 ; free virtual = 7548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.801 ; gain = 1.285 ; free physical = 953 ; free virtual = 7538
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b3e97f80 ConstDB: 0 ShapeSum: 41f14cc8 RouteDB: 0
Post Restoration Checksum: NetGraph: f7ffb5e6 | NumContArr: f087551a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 2019160ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3111.055 ; gain = 2.496 ; free physical = 906 ; free virtual = 7455

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2019160ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.055 ; gain = 3.496 ; free physical = 900 ; free virtual = 7449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2019160ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3112.055 ; gain = 3.496 ; free physical = 900 ; free virtual = 7449
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dc0c64a5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 3151.438 ; gain = 42.879 ; free physical = 908 ; free virtual = 7408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=-0.169 | THS=-194.094|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0175003 %
  Global Horizontal Routing Utilization  = 0.0185091 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38234
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37722
  Number of Partially Routed Nets     = 512
  Number of Node Overlaps             = 402

Phase 2 Router Initialization | Checksum: 164eeccab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3153.438 ; gain = 44.879 ; free physical = 918 ; free virtual = 7409

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 164eeccab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 3153.438 ; gain = 44.879 ; free physical = 918 ; free virtual = 7409
Phase 3 Initial Routing | Checksum: 1d5014259

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 887 ; free virtual = 7398
INFO: [Route 35-580] Design has 98 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                            |
+====================+===================+================================================+
| clk                | clk               | genblk1[9].u_lstm_unit/u_mac/accu_bf_reg[29]/D |
| clk                | clk               | genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[29]/D |
| clk                | clk               | genblk1[6].u_lstm_unit/u_mac/accu_bf_reg[29]/D |
| clk                | clk               | genblk1[3].u_lstm_unit/u_mac/accu_bf_reg[31]/D |
| clk                | clk               | genblk1[6].u_lstm_unit/u_mac/accu_bf_reg[31]/D |
+--------------------+-------------------+------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10238
 Number of Nodes with overlaps = 2663
 Number of Nodes with overlaps = 1136
 Number of Nodes with overlaps = 547
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-3.926 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 261ea087f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:14 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1371 ; free virtual = 7887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 604
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.070 | TNS=-0.306 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d2cd2112

Time (s): cpu = 00:02:36 ; elapsed = 00:01:24 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1419 ; free virtual = 7892

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 584
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.146 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 167fdb84a

Time (s): cpu = 00:02:52 ; elapsed = 00:01:33 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1463 ; free virtual = 7894
Phase 4 Rip-up And Reroute | Checksum: 167fdb84a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:34 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1463 ; free virtual = 7894

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156977e6d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1464 ; free virtual = 7896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 156977e6d

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1464 ; free virtual = 7896

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 156977e6d

Time (s): cpu = 00:02:57 ; elapsed = 00:01:35 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1463 ; free virtual = 7895
Phase 5 Delay and Skew Optimization | Checksum: 156977e6d

Time (s): cpu = 00:02:57 ; elapsed = 00:01:35 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1463 ; free virtual = 7895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 117df1c55

Time (s): cpu = 00:03:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1469 ; free virtual = 7900
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.074  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cfb44f92

Time (s): cpu = 00:03:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7900
Phase 6 Post Hold Fix | Checksum: cfb44f92

Time (s): cpu = 00:03:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7899

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.3179 %
  Global Horizontal Routing Utilization  = 12.7046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e01aa08

Time (s): cpu = 00:03:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1469 ; free virtual = 7900

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e01aa08

Time (s): cpu = 00:03:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1472 ; free virtual = 7903

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e132108f

Time (s): cpu = 00:03:05 ; elapsed = 00:01:38 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7899

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.074  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e132108f

Time (s): cpu = 00:03:09 ; elapsed = 00:01:39 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7899
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: d2c6855f

Time (s): cpu = 00:03:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7898

Time (s): cpu = 00:03:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3173.438 ; gain = 64.879 ; free physical = 1468 ; free virtual = 7898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:01:41 . Memory (MB): peak = 3173.438 ; gain = 102.633 ; free physical = 1467 ; free virtual = 7898
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3254.016 ; gain = 2.738 ; free physical = 1455 ; free virtual = 7867
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
157 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.863 ; gain = 71.848 ; free physical = 1392 ; free virtual = 7824
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3325.863 ; gain = 0.000 ; free physical = 1341 ; free virtual = 7816
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun May  5 21:28:11 2024...
