Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 16 17:54:19 2023
| Host         : DESKTOP-NG52DIC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ADC_SiTCP_V20_timing_summary_routed.rpt -pb ADC_SiTCP_V20_timing_summary_routed.pb -rpx ADC_SiTCP_V20_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_SiTCP_V20
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 337 register/latch pins with no clock driven by root clock pin: ETH_RX_CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH_TX_CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.061        0.000                      0                52315        0.049        0.000                      0                52275        0.264        0.000                       0                 35636  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ADC_DCO_P[1]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT                                                                               {0.000 2.083}        6.249           160.026         
ADC_DCO_P[2]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_1                                                                             {0.000 2.083}        6.249           160.026         
ADC_DCO_P[3]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_2                                                                             {0.000 2.083}        6.249           160.026         
CLK75mp                                                                                     {0.000 6.250}        12.500          80.000          
  clk_out1_SYSCLK0                                                                          {0.000 3.125}        6.250           160.000         
  clk_out2_SYSCLK0                                                                          {0.000 4.000}        8.000           125.000         
  clk_out3_SYSCLK0                                                                          {0.000 5.000}        10.000          100.000         
    clk_out1_SYSCLK2                                                                        {0.000 2.500}        5.000           200.000         
    clk_out2_SYSCLK2                                                                        {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[1]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[2]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[3]                                                                          {0.000 6.250}        12.500          80.000          
    clkfbout_SYSCLK2                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_SYSCLK0                                                                          {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DCO_P[1]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT                                                                                     0.638        0.000                      0                  434        0.069        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[2]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_1                                                                                   0.798        0.000                      0                  434        0.084        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[3]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_2                                                                                   0.645        0.000                      0                  434        0.050        0.000                      0                  434        1.583        0.000                       0                   185  
CLK75mp                                                                                                                                                                                                                                       3.250        0.000                       0                     1  
  clk_out1_SYSCLK0                                                                                0.061        0.000                      0                49166        0.049        0.000                      0                49166        1.875        0.000                       0                 34235  
  clk_out2_SYSCLK0                                                                                3.884        0.000                      0                  412        0.057        0.000                      0                  412        3.020        0.000                       0                   283  
  clk_out3_SYSCLK0                                                                                                                                                                                                                            3.000        0.000                       0                     3  
    clk_out1_SYSCLK2                                                                                                                                                                                                                          0.264        0.000                       0                     5  
    clk_out2_SYSCLK2                                                                                                                                                                                                                         10.345        0.000                       0                     5  
    clkfbout_SYSCLK2                                                                                                                                                                                                                          7.845        0.000                       0                     3  
  clkfbout_SYSCLK0                                                                                                                                                                                                                           10.345        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.476        0.000                      0                  928        0.083        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT                                                                                       0.748        0.000                      0                   60        0.150        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_1                                                                                     0.491        0.000                      0                   60        0.115        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_2                                                                                     0.178        0.000                      0                   60        0.055        0.000                      0                   56  
CLK_DIV_OUT                                                                                 clk_out1_SYSCLK0                                                                                  4.967        0.000                      0                    4                                                                        
CLK_DIV_OUT_1                                                                               clk_out1_SYSCLK0                                                                                  4.960        0.000                      0                    4                                                                        
CLK_DIV_OUT_2                                                                               clk_out1_SYSCLK0                                                                                  5.100        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_SYSCLK0                                                                                 31.451        0.000                      0                    8                                                                        
clk_out1_SYSCLK0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.984        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_DIV_OUT                                                                                 CLK_DIV_OUT                                                                                       4.487        0.000                      0                   23        0.431        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_1                                                                               CLK_DIV_OUT_1                                                                                     4.440        0.000                      0                   23        0.441        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_2                                                                               CLK_DIV_OUT_2                                                                                     4.484        0.000                      0                   23        0.406        0.000                      0                   23  
**async_default**                                                                           clk_out1_SYSCLK0                                                                            clk_out1_SYSCLK0                                                                                  3.264        0.000                      0                  130        0.312        0.000                      0                  130  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.422        0.000                      0                  100        0.247        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[1]
  To Clock:  ADC_DCO_P[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[1]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[2]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524     8.920    ADC1_IF/reg_ADC_Data5_reg[2]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data6_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[0]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524     8.920    ADC1_IF/reg_ADC_Data6_reg[0]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data6_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[4]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524     8.920    ADC1_IF/reg_ADC_Data6_reg[4]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data6_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[5]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X6Y35          FDRE (Setup_fdre_C_R)       -0.524     8.920    ADC1_IF/reg_ADC_Data6_reg[5]
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[0]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     9.015    ADC1_IF/reg_ADC_Data4_reg[0]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[1]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     9.015    ADC1_IF/reg_ADC_Data4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.456ns (9.270%)  route 4.463ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 9.330 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.463     8.282    ADC1_IF/DIV_RST[1]
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.757     9.330    ADC1_IF/CLK_DIV_OUT
    SLICE_X7Y35          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[5]/C
                         clock pessimism              0.149     9.479    
                         clock uncertainty           -0.035     9.444    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     9.015    ADC1_IF/reg_ADC_Data4_reg[5]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data6_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.456ns (9.844%)  route 4.176ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 9.328 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.176     7.995    ADC1_IF/DIV_RST[1]
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755     9.328    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[2]/C
                         clock pessimism              0.149     9.477    
                         clock uncertainty           -0.035     9.442    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.918    ADC1_IF/reg_ADC_Data6_reg[2]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data6_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.456ns (9.844%)  route 4.176ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 9.328 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.176     7.995    ADC1_IF/DIV_RST[1]
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755     9.328    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data6_reg[3]/C
                         clock pessimism              0.149     9.477    
                         clock uncertainty           -0.035     9.442    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.918    ADC1_IF/reg_ADC_Data6_reg[3]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data8_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.456ns (9.844%)  route 4.176ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 9.328 - 6.249 ) 
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.889     3.362    ADC1_IF/CLK_DIV_OUT
    SLICE_X28Y49         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     3.818 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.176     7.995    ADC1_IF/DIV_RST[1]
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755     9.328    ADC1_IF/CLK_DIV_OUT
    SLICE_X6Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[4]/C
                         clock pessimism              0.149     9.477    
                         clock uncertainty           -0.035     9.442    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524     8.918    ADC1_IF/reg_ADC_Data8_reg[4]
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  0.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data8_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.375%)  route 0.219ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.280     1.175    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148     1.323 r  ADC1_IF/reg_ADC_Data8_reg[10]/Q
                         net (fo=1, routed)           0.219     1.541    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X0Y8          RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.356     1.553    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y8          RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.230    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.242     1.472    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data7_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.801%)  route 0.224ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.279     1.174    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y22          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.322 r  ADC1_IF/reg_ADC_Data7_reg[11]/Q
                         net (fo=1, routed)           0.224     1.546    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X0Y8          RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.356     1.553    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y8          RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.230    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.472    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.056%)  route 0.344ns (70.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.155    ADC1_IF/CLK_DIV_OUT
    SLICE_X5Y37          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.296 r  ADC1_IF/reg_ADC_Data3_reg[0]/Q
                         net (fo=2, routed)           0.344     1.640    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[24]
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.353     1.550    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.248    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296     1.544    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.570%)  route 0.268ns (64.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.279     1.174    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y27          FDRE                                         r  ADC1_IF/reg_ADC_Data3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.148     1.322 r  ADC1_IF/reg_ADC_Data3_reg[6]/Q
                         net (fo=1, routed)           0.268     1.590    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[30]
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.353     1.550    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.227    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     1.470    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.324 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.380    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.336     1.183    
    SLICE_X21Y32         FDPE (Hold_fdpe_C_D)         0.075     1.258    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.059     1.380    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[1]
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X22Y29         FDCE (Hold_fdce_C_D)         0.076     1.256    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     1.380    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.076     1.256    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.221%)  route 0.377ns (72.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.258     1.153    ADC1_IF/CLK_DIV_OUT
    SLICE_X7Y33          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.294 r  ADC1_IF/reg_ADC_Data4_reg[3]/Q
                         net (fo=2, routed)           0.377     1.671    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.353     1.550    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.248    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.544    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058     1.379    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.071     1.251    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065     1.386    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.075     1.255    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC1_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X0Y8   ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X0Y5   ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y26  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y48  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y18  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y42  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y40  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y44  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y36  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y32  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y25   ADC1_IF/FCO_Data_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y25   ADC1_IF/FCO_Data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y25   ADC1_IF/FCO_Data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X1Y25   ADC1_IF/FCO_Data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X4Y49   ADC1_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y44   ADC1_IF/reg_ADC_Data1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y27   ADC1_IF/reg_ADC_Data1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y44   ADC1_IF/reg_ADC_Data1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y44   ADC1_IF/reg_ADC_Data1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X6Y44   ADC1_IF/reg_ADC_Data1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y28  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y32  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y32  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y32  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X24Y32  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[2]
  To Clock:  ADC_DCO_P[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[2]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[2] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data4_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.456ns (9.319%)  route 4.437ns (90.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.437     8.253    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[11]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data4_reg[11]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data4_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.456ns (9.319%)  route 4.437ns (90.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.437     8.253    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data4_reg[9]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data4_reg[9]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data5_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.456ns (9.319%)  route 4.437ns (90.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.437     8.253    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[10]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data5_reg[10]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data5_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.456ns (9.319%)  route 4.437ns (90.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.437     8.253    ADC2_IF/DIV_RST[1]
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data5_reg[8]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data5_reg[8]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.456ns (9.328%)  route 4.433ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.433     8.249    ADC2_IF/DIV_RST[1]
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[7]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X73Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.456ns (9.328%)  route 4.433ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.433     8.249    ADC2_IF/DIV_RST[1]
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[9]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X73Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data1_reg[9]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.456ns (9.328%)  route 4.433ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.433     8.249    ADC2_IF/DIV_RST[1]
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data2_reg[6]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X73Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.456ns (9.328%)  route 4.433ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.433     8.249    ADC2_IF/DIV_RST[1]
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X73Y56         FDRE                                         r  ADC2_IF/reg_ADC_Data3_reg[7]/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X73Y56         FDRE (Setup_fdre_C_R)       -0.429     9.051    ADC2_IF/reg_ADC_Data3_reg[7]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.456ns (9.539%)  route 4.324ns (90.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 9.351 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.324     8.141    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.351    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.500    
                         clock uncertainty           -0.035     9.465    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.948    ADC2_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.456ns (9.429%)  route 4.380ns (90.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 9.365 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.380     8.196    ADC2_IF/DIV_RST[1]
    SLICE_X72Y58         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.779     9.365    ADC2_IF/CLK_DIV_OUT
    SLICE_X72Y58         FDRE                                         r  ADC2_IF/reg_ADC_Data1_reg[10]/C
                         clock pessimism              0.149     9.514    
                         clock uncertainty           -0.035     9.479    
    SLICE_X72Y58         FDRE (Setup_fdre_C_R)       -0.429     9.050    ADC2_IF/reg_ADC_Data1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.596%)  route 0.297ns (64.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.179    ADC2_IF/CLK_DIV_OUT
    SLICE_X80Y59         FDRE                                         r  ADC2_IF/reg_ADC_Data3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y59         FDRE (Prop_fdre_C_Q)         0.164     1.343 r  ADC2_IF/reg_ADC_Data3_reg[2]/Q
                         net (fo=2, routed)           0.297     1.639    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[26]
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.560    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.259    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     1.555    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.366    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.335     1.170    
    SLICE_X75Y72         FDPE (Hold_fdpe_C_D)         0.075     1.245    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.141     1.311 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.077     1.388    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[0]
    SLICE_X74Y72         LUT5 (Prop_lut5_I2_O)        0.045     1.433 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000     1.433    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.322     1.183    
    SLICE_X74Y72         FDPE (Hold_fdpe_C_D)         0.121     1.304    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDCE (Prop_fdce_C_Q)         0.141     1.311 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/Q
                         net (fo=3, routed)           0.077     1.388    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[1]
    SLICE_X74Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.433 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.433    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.322     1.183    
    SLICE_X74Y72         FDPE (Hold_fdpe_C_D)         0.121     1.304    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data8_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.005%)  route 0.362ns (71.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/CLK_DIV_OUT
    SLICE_X82Y79         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDRE (Prop_fdre_C_Q)         0.141     1.309 r  ADC2_IF/reg_ADC_Data8_reg[5]/Q
                         net (fo=2, routed)           0.362     1.671    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y30         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.334     1.543    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y30         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.242    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     1.538    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.199%)  route 0.359ns (71.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.265     1.173    ADC2_IF/CLK_DIV_OUT
    SLICE_X82Y84         FDRE                                         r  ADC2_IF/reg_ADC_Data7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y84         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  ADC2_IF/reg_ADC_Data7_reg[1]/Q
                         net (fo=2, routed)           0.359     1.673    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X3Y30         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.334     1.543    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y30         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.242    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.538    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.511%)  route 0.356ns (68.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.267     1.175    ADC2_IF/CLK_DIV_OUT
    SLICE_X84Y60         FDRE                                         r  ADC2_IF/reg_ADC_Data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.164     1.339 r  ADC2_IF/reg_ADC_Data2_reg[5]/Q
                         net (fo=2, routed)           0.356     1.695    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[41]
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.560    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.259    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.555    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.311 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.079     1.390    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.506    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.336     1.170    
    SLICE_X73Y71         FDCE (Hold_fdce_C_D)         0.071     1.241    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.260     1.168    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y73         FDRE (Prop_fdre_C_Q)         0.164     1.332 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.387    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.294     1.503    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y73         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.335     1.168    
    SLICE_X74Y73         FDRE (Hold_fdre_C_D)         0.064     1.232    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.263     1.171    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y70         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y70         FDRE (Prop_fdre_C_Q)         0.164     1.335 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.390    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X74Y70         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.507    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y70         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.336     1.171    
    SLICE_X74Y70         FDRE (Hold_fdre_C_D)         0.060     1.231    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC2_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X3Y30  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X2Y11  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y74  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y56  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y60  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y64  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y78  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y86  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y90  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y96  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y56  ADC2_IF/reg_ADC_Data1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y56  ADC2_IF/reg_ADC_Data1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y56  ADC2_IF/reg_ADC_Data2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X73Y56  ADC2_IF/reg_ADC_Data3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data4_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data4_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data5_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X72Y56  ADC2_IF/reg_ADC_Data5_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X86Y73  ADC2_IF/BITSLIP_finished_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X89Y72  ADC2_IF/BITSLIP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X73Y64  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X74Y73  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y57  ADC2_IF/reg_ADC_Data1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[3]
  To Clock:  ADC_DCO_P[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[3]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[3] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.456ns (9.257%)  route 4.470ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.470     8.255    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.456ns (9.553%)  route 4.318ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.318     8.102    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y144        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 0.456ns (9.798%)  route 4.198ns (90.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 9.304 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.198     7.983    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.304    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y148        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.453    
                         clock uncertainty           -0.035     9.417    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.900    ADC3_IF/adc/inst/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.456ns (10.169%)  route 4.028ns (89.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.028     7.813    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.451    
                         clock uncertainty           -0.035     9.415    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.898    ADC3_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.323%)  route 3.961ns (89.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 9.298 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.961     7.746    ADC3_IF/DIV_RST[1]
    SLICE_X88Y126        FDRE                                         r  ADC3_IF/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.298    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y126        FDRE                                         r  ADC3_IF/counter_reg[0]/C
                         clock pessimism              0.149     9.447    
                         clock uncertainty           -0.035     9.411    
    SLICE_X88Y126        FDRE (Setup_fdre_C_R)       -0.524     8.887    ADC3_IF/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.456ns (10.323%)  route 3.961ns (89.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 9.298 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.961     7.746    ADC3_IF/DIV_RST[1]
    SLICE_X88Y126        FDRE                                         r  ADC3_IF/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.298    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y126        FDRE                                         r  ADC3_IF/counter_reg[1]/C
                         clock pessimism              0.149     9.447    
                         clock uncertainty           -0.035     9.411    
    SLICE_X88Y126        FDRE (Setup_fdre_C_R)       -0.524     8.887    ADC3_IF/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.456ns (10.652%)  route 3.825ns (89.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.825     7.610    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[10]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.456ns (10.652%)  route 3.825ns (89.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.825     7.610    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[11]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.456ns (10.652%)  route 3.825ns (89.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.825     7.610    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[6]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.456ns (10.652%)  route 3.825ns (89.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.891     3.329    ADC3_IF/CLK_DIV_OUT
    SLICE_X68Y107        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDRE (Prop_fdre_C_Q)         0.456     3.785 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.825     7.610    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[7]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data8_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.054%)  route 0.204ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.157    ADC3_IF/CLK_DIV_OUT
    SLICE_X62Y107        FDRE                                         r  ADC3_IF/reg_ADC_Data8_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.148     1.305 r  ADC3_IF/reg_ADC_Data8_reg[8]/Q
                         net (fo=1, routed)           0.204     1.509    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X1Y42         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.379     1.540    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.323     1.217    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.242     1.459    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.203%)  route 0.230ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y107        FDRE                                         r  ADC3_IF/reg_ADC_Data3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.148     1.278 r  ADC3_IF/reg_ADC_Data3_reg[10]/Q
                         net (fo=1, routed)           0.230     1.508    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[34]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.454    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.275%)  route 0.229ns (60.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.272     1.131    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y106        FDRE                                         r  ADC3_IF/reg_ADC_Data4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDRE (Prop_fdre_C_Q)         0.148     1.279 r  ADC3_IF/reg_ADC_Data4_reg[7]/Q
                         net (fo=1, routed)           0.229     1.508    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[19]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.242     1.453    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.043%)  route 0.291ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y109        FDRE                                         r  ADC3_IF/reg_ADC_Data3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDRE (Prop_fdre_C_Q)         0.164     1.294 r  ADC3_IF/reg_ADC_Data3_reg[6]/Q
                         net (fo=1, routed)           0.291     1.586    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[30]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.507    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.647%)  route 0.264ns (67.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.155    ADC3_IF/CLK_DIV_OUT
    SLICE_X71Y108        FDRE                                         r  ADC3_IF/reg_ADC_Data4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.128     1.283 r  ADC3_IF/reg_ADC_Data4_reg[8]/Q
                         net (fo=1, routed)           0.264     1.548    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[20]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.242     1.453    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.165%)  route 0.342ns (70.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.268     1.127    ADC3_IF/CLK_DIV_OUT
    SLICE_X77Y115        FDRE                                         r  ADC3_IF/reg_ADC_Data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y115        FDRE (Prop_fdre_C_Q)         0.141     1.268 r  ADC3_IF/reg_ADC_Data2_reg[0]/Q
                         net (fo=2, routed)           0.342     1.611    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[36]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.507    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.260%)  route 0.284ns (65.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.271     1.130    ADC3_IF/CLK_DIV_OUT
    SLICE_X76Y107        FDRE                                         r  ADC3_IF/reg_ADC_Data2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.148     1.278 r  ADC3_IF/reg_ADC_Data2_reg[9]/Q
                         net (fo=1, routed)           0.284     1.562    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[45]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.242     1.453    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.353    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.339     1.156    
    SLICE_X69Y104        FDPE (Hold_fdpe_C_D)         0.075     1.231    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.658%)  route 0.369ns (72.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.265     1.124    ADC3_IF/CLK_DIV_OUT
    SLICE_X79Y118        FDRE                                         r  ADC3_IF/reg_ADC_Data4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDRE (Prop_fdre_C_Q)         0.141     1.265 r  ADC3_IF/reg_ADC_Data4_reg[4]/Q
                         net (fo=2, routed)           0.369     1.634    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[16]
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.351     1.512    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.211    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     1.507    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDCE (Prop_fdce_C_Q)         0.141     1.297 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.067     1.364    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.339     1.156    
    SLICE_X69Y104        FDCE (Hold_fdce_C_D)         0.078     1.234    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_2
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC3_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X1Y42   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X2Y21   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y128  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y106  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y118  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y120  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y136  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y142  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y144  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y146  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X88Y107  ADC3_IF/en_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X88Y107  ADC3_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y116  ADC3_IF/eras_fifo_reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y116  ADC3_IF/frame_ok_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X77Y115  ADC3_IF/reg_ADC_Data2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y116  ADC3_IF/reg_ADC_Data2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y116  ADC3_IF/reg_ADC_Data2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X77Y115  ADC3_IF/reg_ADC_Data2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X77Y115  ADC3_IF/reg_ADC_Data3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y116  ADC3_IF/reg_ADC_Data3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X81Y117  ADC3_IF/BITSLIP_finished_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X89Y126  ADC3_IF/BITSLIP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y107  ADC3_IF/DIV_RST_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y107  ADC3_IF/DIV_RST_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X88Y126  ADC3_IF/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y103  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y103  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y104  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X68Y104  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK75mp
  To Clock:  CLK75mp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK75mp
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { CLK75mp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/sumQ13_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.468ns (23.794%)  route 4.702ns (76.206%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 4.237 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.630    -1.439    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X61Y93         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ13_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.983 r  ADC_SiTCP_RAW/ADC_INT/sumQ13_reg[1]/Q
                         net (fo=4, routed)           1.666     0.683    ADC_SiTCP_RAW/ADC_INT/sumQ13[1]
    SLICE_X74Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.807 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_281/O
                         net (fo=1, routed)           0.452     1.259    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_281_n_0
    SLICE_X74Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.383 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_141/O
                         net (fo=1, routed)           0.970     2.354    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_141_n_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.478 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_37/O
                         net (fo=1, routed)           0.000     2.478    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_37_n_0
    SLICE_X71Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     2.695 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_15/O
                         net (fo=1, routed)           0.831     3.525    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_15_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I1_O)        0.299     3.824 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_5/O
                         net (fo=1, routed)           0.782     4.607    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_5_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1/O
                         net (fo=1, routed)           0.000     4.731    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1_n_0
    SLICE_X58Y93         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.509     4.237    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X58Y93         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/C
                         clock pessimism              0.549     4.786    
                         clock uncertainty           -0.072     4.714    
    SLICE_X58Y93         FDRE (Setup_fdre_C_D)        0.077     4.791    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg
  -------------------------------------------------------------------
                         required time                          4.791    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.898ns (37.824%)  route 1.476ns (62.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.107 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.442ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.627    -1.442    LEDSet/clk_out1
    SLICE_X12Y138        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDCE (Prop_fdce_C_Q)         0.478    -0.964 r  LEDSet/MDC_CLK_counter_reg[3]/Q
                         net (fo=4, routed)           0.801    -0.164    LEDSet/MDC_CLK_counter_reg[3]
    SLICE_X15Y138        LUT6 (Prop_lut6_I1_O)        0.296     0.132 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.309     0.441    LEDSet/Count[5]_i_3_n_0
    SLICE_X13Y138        LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.367     0.932    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X14Y138        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.505     1.107    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X14Y138        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CLK  (IS_INVERTED)
                         clock pessimism              0.551     1.658    
                         clock uncertainty           -0.072     1.586    
    SLICE_X14Y138        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.074    LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.898ns (37.824%)  route 1.476ns (62.176%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 1.107 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.442ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.627    -1.442    LEDSet/clk_out1
    SLICE_X12Y138        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDCE (Prop_fdce_C_Q)         0.478    -0.964 r  LEDSet/MDC_CLK_counter_reg[3]/Q
                         net (fo=4, routed)           0.801    -0.164    LEDSet/MDC_CLK_counter_reg[3]
    SLICE_X15Y138        LUT6 (Prop_lut6_I1_O)        0.296     0.132 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.309     0.441    LEDSet/Count[5]_i_3_n_0
    SLICE_X13Y138        LUT2 (Prop_lut2_I0_O)        0.124     0.565 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.367     0.932    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X14Y138        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.505     1.107    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X14Y138        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CLK  (IS_INVERTED)
                         clock pessimism              0.551     1.658    
                         clock uncertainty           -0.072     1.586    
    SLICE_X14Y138        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.074    LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.456ns (8.540%)  route 4.884ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 4.229 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.624    -1.445    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X36Y104        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.989 r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/Q
                         net (fo=2989, routed)        4.884     3.894    ADC_SiTCP_RAW/ADC_INT/initADC_INT
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.501     4.229    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[10]/C
                         clock pessimism              0.453     4.682    
                         clock uncertainty           -0.072     4.610    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524     4.086    ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[10]
  -------------------------------------------------------------------
                         required time                          4.086    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.456ns (8.540%)  route 4.884ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 4.229 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.624    -1.445    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X36Y104        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.989 r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/Q
                         net (fo=2989, routed)        4.884     3.894    ADC_SiTCP_RAW/ADC_INT/initADC_INT
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.501     4.229    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[11]/C
                         clock pessimism              0.453     4.682    
                         clock uncertainty           -0.072     4.610    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524     4.086    ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[11]
  -------------------------------------------------------------------
                         required time                          4.086    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.456ns (8.540%)  route 4.884ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 4.229 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.624    -1.445    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X36Y104        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.989 r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/Q
                         net (fo=2989, routed)        4.884     3.894    ADC_SiTCP_RAW/ADC_INT/initADC_INT
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.501     4.229    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[8]/C
                         clock pessimism              0.453     4.682    
                         clock uncertainty           -0.072     4.610    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524     4.086    ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[8]
  -------------------------------------------------------------------
                         required time                          4.086    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.456ns (8.540%)  route 4.884ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 4.229 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.445ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.624    -1.445    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X36Y104        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.989 r  ADC_SiTCP_RAW/ADC_INT/initADC_INT_reg/Q
                         net (fo=2989, routed)        4.884     3.894    ADC_SiTCP_RAW/ADC_INT/initADC_INT
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.501     4.229    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X66Y79         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[9]/C
                         clock pessimism              0.453     4.682    
                         clock uncertainty           -0.072     4.610    
    SLICE_X66Y79         FDRE (Setup_fdre_C_R)       -0.524     4.086    ADC_SiTCP_RAW/ADC_INT/sumQ03_reg[9]
  -------------------------------------------------------------------
                         required time                          4.086    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[0]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 4.065ns (67.958%)  route 1.917ns (32.042%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 4.202 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.603    -1.466    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X56Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[0]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478    -0.988 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[0]_i_4_psdsp/Q
                         net (fo=1, routed)           0.501    -0.487    ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition_n_30
    SLICE_X57Y115        LUT2 (Prop_lut2_I1_O)        0.296    -0.191 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.191    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[0]_i_4_n_0
    SLICE_X57Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.359 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.359    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[0]_i_1_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.473 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.473    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[7]_i_2_n_0
    SLICE_X57Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.587 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.587    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[11]_i_2_n_0
    SLICE_X57Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.701 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.701    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[15]_i_2_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.815 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.815    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[19]_i_2_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.929 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.929    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[23]_i_2_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.043 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.043    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[27]_i_2_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.157 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.157    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[31]_i_2_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.271 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.271    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[35]_i_2_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.605 f  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[39]_i_2/O[1]
                         net (fo=2, routed)           0.620     2.225    ADC_SiTCP_RAW/ADC_INT/BeamWidSquare_0__0[37]
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.303     2.528 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[40]_i_6/O
                         net (fo=1, routed)           0.000     2.528    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[40]_i_6_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.060 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.069    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[40]_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.183 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.183    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[44]_i_2_n_0
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.405 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[47]_i_3/O[0]
                         net (fo=1, routed)           0.787     4.191    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare0[45]
    SLICE_X57Y127        LUT3 (Prop_lut3_I0_O)        0.324     4.515 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[45]_i_1/O
                         net (fo=1, routed)           0.000     4.515    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[45]
    SLICE_X57Y127        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.475     4.202    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X57Y127        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[45]/C
                         clock pessimism              0.533     4.735    
                         clock uncertainty           -0.072     4.663    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)        0.075     4.738    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[45]
  -------------------------------------------------------------------
                         required time                          4.738    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/irWd_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 0.478ns (8.347%)  route 5.248ns (91.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.852ns = ( 4.398 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.625    -1.444    SiTCP/SiTCP/CLK
    SLICE_X30Y143        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irWd_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.478    -0.966 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irWd_5/Q
                         net (fo=51, routed)          5.248     4.282    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irWd[5]
    SLICE_X23Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.671     4.398    SiTCP/SiTCP/CLK
    SLICE_X23Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5/C
                         clock pessimism              0.461     4.860    
                         clock uncertainty           -0.072     4.788    
    SLICE_X23Y169        FDCE (Setup_fdce_C_D)       -0.282     4.506    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_5
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/wa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.456ns (8.381%)  route 4.985ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 4.428 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.630    -1.439    ADC_SiTCP_RAW/SYSCLK
    SLICE_X28Y80         FDRE                                         r  ADC_SiTCP_RAW/wa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.983 r  ADC_SiTCP_RAW/wa_reg[11]/Q
                         net (fo=37, routed)          4.985     4.002    ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y5          RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.701     4.428    ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460     4.889    
                         clock uncertainty           -0.072     4.817    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     4.251    ADC_SiTCP_RAW/mem_generate[10].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.563    -0.470    SiTCP/SiTCP/CLK
    SLICE_X63Y148        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_10/Q
                         net (fo=1, routed)           0.149    -0.181    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa[10]
    RAMB18_X1Y58         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.875    -0.820    SiTCP/SiTCP/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.407    -0.413    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.230    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.700%)  route 0.188ns (42.300%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.630    -0.403    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y172        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.262 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=2, routed)           0.188    -0.074    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[39]
    SLICE_X50Y174        LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_i_1__18/O
                         net (fo=1, routed)           0.000    -0.029    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[40]
    SLICE_X50Y174        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.041 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[40].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.041    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[40]
    SLICE_X50Y174        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.899    -0.796    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y174        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.653    -0.143    
    SLICE_X50Y174        FDRE (Hold_fdre_C_D)         0.134    -0.009    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.686%)  route 0.183ns (55.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.628    -0.405    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y176        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_fdre_C_Q)         0.148    -0.257 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/Q
                         net (fo=2, routed)           0.183    -0.074    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[55]
    SLICE_X51Y176        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.900    -0.795    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X51Y176        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]/C
                         clock pessimism              0.653    -0.142    
    SLICE_X51Y176        FDRE (Hold_fdre_C_D)         0.018    -0.124    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[55]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[61].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.317%)  route 0.247ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.559    -0.474    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[61].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X47Y108        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[61].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[61].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.247    -0.086    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/D[4]
    SLICE_X52Y111        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.826    -0.870    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X52Y111        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.657    -0.213    
    SLICE_X52Y111        FDRE (Hold_fdre_C_D)         0.076    -0.137    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[62].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/Delayed_BeamPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.501%)  route 0.245ns (63.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.553    -0.480    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X48Y118        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]/Q
                         net (fo=3, routed)           0.245    -0.094    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition_n_61
    SLICE_X53Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/Delayed_BeamPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.822    -0.874    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X53Y115        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/Delayed_BeamPos_reg[3]/C
                         clock pessimism              0.657    -0.217    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.072    -0.145    ADC_SiTCP_RAW/ADC_INT/Delayed_BeamPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.290ns (64.684%)  route 0.158ns (35.316%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.634    -0.399    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y167        FDRE (Prop_fdre_C_Q)         0.128    -0.271 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.158    -0.113    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[14]
    SLICE_X50Y167        LUT3 (Prop_lut3_I0_O)        0.098    -0.015 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1__18/O
                         net (fo=1, routed)           0.000    -0.015    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[15]
    SLICE_X50Y167        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.049 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.049    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X50Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.907    -0.788    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X50Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.653    -0.135    
    SLICE_X50Y167        FDRE (Hold_fdre_C_D)         0.134    -0.001    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.270ns (50.081%)  route 0.269ns (49.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.559    -0.474    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X55Y149        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.269    -0.064    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][13]
    SLICE_X58Y152        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.065 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.065    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X58Y152        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.918    -0.777    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X58Y152        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.657    -0.120    
    SLICE_X58Y152        FDRE (Hold_fdre_C_D)         0.134     0.014    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.450%)  route 0.205ns (61.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.634    -0.399    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y167        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y167        FDRE (Prop_fdre_C_Q)         0.128    -0.271 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.205    -0.066    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[3]
    SLICE_X49Y168        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.908    -0.787    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y168        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.653    -0.134    
    SLICE_X49Y168        FDRE (Hold_fdre_C_D)         0.017    -0.117    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.872%)  route 0.210ns (62.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.555    -0.478    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X53Y112        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=2, routed)           0.210    -0.140    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[53]
    SLICE_X44Y111        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.830    -0.866    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X44Y111        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.657    -0.209    
    SLICE_X44Y111        FDRE (Hold_fdre_C_D)         0.017    -0.192    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.327%)  route 0.247ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.549    -0.484    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X57Y127        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[10]/Q
                         net (fo=1, routed)           0.247    -0.096    ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[10]
    SLICE_X49Y125        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.815    -0.881    ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X49Y125        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
                         clock pessimism              0.657    -0.224    
    SLICE_X49Y125        FDRE (Hold_fdre_C_D)         0.076    -0.148    ADC_SiTCP_RAW/ADC_INT/CalBeamWidth/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y64     SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X1Y58     SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y18     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y18     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y16     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y16     ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y155    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y156    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y156    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y156    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X30Y156    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y107     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK0
  To Clock:  clk_out2_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.733ns (21.634%)  route 2.655ns (78.366%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 6.240 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.705    -1.128    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.456    -0.672 f  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.113     0.441    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X5Y138         LUT4 (Prop_lut4_I1_O)        0.124     0.565 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.966     1.531    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X6Y138         LUT4 (Prop_lut4_I0_O)        0.153     1.684 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_313/O
                         net (fo=1, routed)           0.576     2.260    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_186
    RAMB18_X0Y55         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.539     6.240    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y55         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.545     6.785    
                         clock uncertainty           -0.074     6.711    
    RAMB18_X0Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.567     6.144    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.704ns (20.508%)  route 2.729ns (79.492%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 6.240 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.705    -1.128    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.456    -0.672 f  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           1.113     0.441    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X5Y138         LUT4 (Prop_lut4_I1_O)        0.124     0.565 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.985     1.550    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X6Y138         LUT4 (Prop_lut4_I0_O)        0.124     1.674 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_311/O
                         net (fo=1, routed)           0.630     2.304    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_185
    RAMB18_X0Y54         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.539     6.240    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y54         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.545     6.785    
                         clock uncertainty           -0.074     6.711    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     6.351    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.335ns (36.616%)  route 2.311ns (63.384%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.465 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.709    -1.124    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y148         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDSE (Prop_fdse_C_Q)         0.456    -0.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          2.311     1.643    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    SLICE_X4Y150         LUT3 (Prop_lut3_I0_O)        0.124     1.767 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     1.767    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.299 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.299    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X4Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.522 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.522    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.764     6.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.473     6.939    
                         clock uncertainty           -0.074     6.865    
    SLICE_X4Y151         FDCE (Setup_fdce_C_D)        0.062     6.927    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.024ns (28.717%)  route 2.542ns (71.283%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 6.283 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.132ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.701    -1.132    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y134         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDSE (Prop_fdse_C_Q)         0.456    -0.676 r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           1.173     0.497    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X5Y135         LUT5 (Prop_lut5_I2_O)        0.118     0.615 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.678     1.292    SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X6Y135         LUT5 (Prop_lut5_I4_O)        0.326     1.618 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.691     2.310    SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124     2.434 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>1/O
                         net (fo=1, routed)           0.000     2.434    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[9]
    SLICE_X6Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.582     6.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9/C
                         clock pessimism              0.562     6.845    
                         clock uncertainty           -0.074     6.771    
    SLICE_X6Y135         FDCE (Setup_fdce_C_D)        0.077     6.848    SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_9
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.024ns (28.797%)  route 2.532ns (71.203%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.717ns = ( 6.283 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.132ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.701    -1.132    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y134         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDSE (Prop_fdse_C_Q)         0.456    -0.676 r  SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           1.173     0.497    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X5Y135         LUT5 (Prop_lut5_I2_O)        0.118     0.615 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.678     1.292    SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X6Y135         LUT5 (Prop_lut5_I4_O)        0.326     1.618 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.681     2.300    SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X6Y135         LUT3 (Prop_lut3_I2_O)        0.124     2.424 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<10>11/O
                         net (fo=1, routed)           0.000     2.424    SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[10]
    SLICE_X6Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.582     6.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10/C
                         clock pessimism              0.562     6.845    
                         clock uncertainty           -0.074     6.771    
    SLICE_X6Y135         FDCE (Setup_fdce_C_D)        0.081     6.852    SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_10
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -2.424    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.805ns (29.686%)  route 1.907ns (70.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 6.245 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.705    -1.128    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.478    -0.650 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=3, routed)           1.331     0.681    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y146         LUT4 (Prop_lut4_I1_O)        0.327     1.008 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_307_LOPT_REMAP/O
                         net (fo=1, routed)           0.575     1.583    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_183
    RAMB18_X0Y58         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.544     6.245    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y58         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.545     6.790    
                         clock uncertainty           -0.074     6.716    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.646     6.070    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.070    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.186ns (33.915%)  route 2.311ns (66.085%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.465 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.709    -1.124    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y148         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDSE (Prop_fdse_C_Q)         0.456    -0.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          2.311     1.643    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    SLICE_X4Y150         LUT3 (Prop_lut3_I0_O)        0.124     1.767 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     1.767    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.373 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.373    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt7
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.764     6.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                         clock pessimism              0.473     6.939    
                         clock uncertainty           -0.074     6.865    
    SLICE_X4Y150         FDCE (Setup_fdce_C_D)        0.062     6.927    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.704ns (20.756%)  route 2.688ns (79.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 6.289 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.703    -1.130    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456    -0.674 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_0/Q
                         net (fo=4, routed)           1.705     1.030    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[0]
    SLICE_X2Y139         LUT6 (Prop_lut6_I4_O)        0.124     1.154 r  SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<0>_SW0/O
                         net (fo=1, routed)           0.983     2.137    SiTCP/SiTCP/N44
    SLICE_X2Y142         LUT5 (Prop_lut5_I0_O)        0.124     2.261 r  SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT<0>/O
                         net (fo=1, routed)           0.000     2.261    SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_169_OUT[0]
    SLICE_X2Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.588     6.289    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y142         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                         clock pessimism              0.545     6.834    
                         clock uncertainty           -0.074     6.760    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.077     6.837    SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 1.127ns (32.781%)  route 2.311ns (67.219%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.465 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.709    -1.124    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y148         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDSE (Prop_fdse_C_Q)         0.456    -0.668 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/Q
                         net (fo=12, routed)          2.311     1.643    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn[1]
    SLICE_X4Y150         LUT3 (Prop_lut3_I0_O)        0.124     1.767 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     1.767    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X4Y150         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.314 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.314    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt6
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.764     6.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/C
                         clock pessimism              0.473     6.939    
                         clock uncertainty           -0.074     6.865    
    SLICE_X4Y150         FDCE (Setup_fdce_C_D)        0.062     6.927    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -2.314    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.704ns (21.315%)  route 2.599ns (78.685%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns = ( 6.288 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.706    -1.127    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456    -0.671 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           1.014     0.343    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X3Y140         LUT2 (Prop_lut2_I1_O)        0.124     0.467 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.585     2.051    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X0Y139         LUT6 (Prop_lut6_I2_O)        0.124     2.175 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271/O
                         net (fo=1, routed)           0.000     2.175    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[4]
    SLICE_X0Y139         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.587     6.288    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y139         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/C
                         clock pessimism              0.545     6.833    
                         clock uncertainty           -0.074     6.759    
    SLICE_X0Y139         FDCE (Setup_fdce_C_D)        0.031     6.790    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
  -------------------------------------------------------------------
                         required time                          6.790    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  4.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.715%)  route 0.162ns (31.285%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.238 f  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/Q
                         net (fo=1, routed)           0.161    -0.078    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[3]
    SLICE_X4Y149         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<3>/O
                         net (fo=1, routed)           0.000    -0.033    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[3]
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.083    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.137 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.137    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt4
    SLICE_X4Y150         FDPE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDPE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
                         clock pessimism              0.651    -0.025    
    SLICE_X4Y150         FDPE (Hold_fdpe_C_D)         0.105     0.080    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.366ns (69.368%)  route 0.162ns (30.632%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.238 f  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/Q
                         net (fo=1, routed)           0.161    -0.078    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[3]
    SLICE_X4Y149         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<3>/O
                         net (fo=1, routed)           0.000    -0.033    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[3]
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.083    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.148 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.148    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt6
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/C
                         clock pessimism              0.651    -0.025    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     0.080    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.753%)  route 0.162ns (29.247%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.238 f  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/Q
                         net (fo=1, routed)           0.161    -0.078    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[3]
    SLICE_X4Y149         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<3>/O
                         net (fo=1, routed)           0.000    -0.033    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[3]
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.083    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.173 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.173    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.651    -0.025    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     0.080    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.753%)  route 0.162ns (29.247%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.238 f  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/Q
                         net (fo=1, routed)           0.161    -0.078    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[3]
    SLICE_X4Y149         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<3>/O
                         net (fo=1, routed)           0.000    -0.033    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[3]
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.083    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.173 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.173    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt7
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                         clock pessimism              0.651    -0.025    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.105     0.080    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.394ns (70.911%)  route 0.162ns (29.089%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDCE (Prop_fdce_C_Q)         0.141    -0.238 f  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/Q
                         net (fo=1, routed)           0.161    -0.078    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt[3]
    SLICE_X4Y149         LUT2 (Prop_lut2_I1_O)        0.045    -0.033 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<3>/O
                         net (fo=1, routed)           0.000    -0.033    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[3]
    SLICE_X4Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.082 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.083    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.122 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.122    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X4Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.176 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.176    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.957    -0.676    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.651    -0.025    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.105     0.080    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.597    -0.380    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y141         FDPE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDPE (Prop_fdpe_C_Q)         0.141    -0.239 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/Q
                         net (fo=2, routed)           0.066    -0.173    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[0]
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.045    -0.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311/O
                         net (fo=1, routed)           0.000    -0.128    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[8]
    SLICE_X2Y141         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.870    -0.764    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y141         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8/C
                         clock pessimism              0.396    -0.367    
    SLICE_X2Y141         FDCE (Hold_fdce_C_D)         0.121    -0.246    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.593    -0.384    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.243 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=1, routed)           0.056    -0.188    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X7Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.861    -0.772    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
                         clock pessimism              0.387    -0.384    
    SLICE_X7Y134         FDRE (Hold_fdre_C_D)         0.075    -0.309    SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.238 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/Q
                         net (fo=1, routed)           0.056    -0.183    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[0]
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.868    -0.765    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                         clock pessimism              0.385    -0.379    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.075    -0.304    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.382ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.595    -0.382    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.141    -0.241 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.068    -0.173    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.768    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                         clock pessimism              0.385    -0.382    
    SLICE_X5Y138         FDCE (Hold_fdce_C_D)         0.078    -0.304    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.598    -0.379    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.238 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/Q
                         net (fo=2, routed)           0.067    -0.171    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[4]
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.868    -0.765    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                         clock pessimism              0.385    -0.379    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.071    -0.308    SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y58     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y58     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y54     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y55     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   BUFGCTRL_CLK0/I1
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   SYSCLK0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y155    GMII_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y145     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y145     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X1Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y140     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_19/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y140     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y145     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y145     SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y134     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SYSCLK0
  To Clock:  clk_out3_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SYSCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   SYSCLK0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK2
  To Clock:  clk_out1_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SYSCLK2/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK2
  To Clock:  clk_out2_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK2
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    SYSCLK2/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X0Y16     ADC_CLK_ODDR_1/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y52     ADC_CLK_ODDR_2/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y108    ADC_CLK_ODDR_3/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK2
  To Clock:  clkfbout_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SYSCLK2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK0
  To Clock:  clkfbout_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.500      10.345     BUFGCTRL_X0Y20   SYSCLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.238ns (34.211%)  route 4.304ns (65.789%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.455 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.039    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.327    10.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.588    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.398    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.079    36.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 26.476    

Slack (MET) :             26.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.238ns (34.311%)  route 4.285ns (65.689%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.455 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.020    10.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.327    10.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.588    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.398    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.079    36.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 26.495    

Slack (MET) :             26.881ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 2.238ns (36.457%)  route 3.901ns (63.543%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.455 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.636     9.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.327    10.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.588    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.398    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.081    36.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.899    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 26.881    

Slack (MET) :             26.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.238ns (36.522%)  route 3.890ns (63.478%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 36.455 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.625     9.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.327    10.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.588    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y78          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.398    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.077    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 26.888    

Slack (MET) :             26.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 1.286ns (21.555%)  route 4.680ns (78.445%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.633     3.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X9Y102         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.419     4.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.887     5.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.299     5.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.256     6.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X9Y107         LUT5 (Prop_lut5_I4_O)        0.118     6.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           1.313     8.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.326     8.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           1.225     9.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X5Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X5Y86          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.301    36.763    
                         clock uncertainty           -0.035    36.728    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.029    36.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 26.990    

Slack (MET) :             27.056ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.238ns (37.547%)  route 3.723ns (62.453%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 36.456 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.458     9.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I2_O)        0.327     9.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X6Y79          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.589    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y79          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.398    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.077    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 27.056    

Slack (MET) :             27.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 2.238ns (38.067%)  route 3.641ns (61.933%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 36.456 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.376     9.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.327     9.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.589    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y80          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.398    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.029    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.848    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 27.089    

Slack (MET) :             27.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 2.238ns (38.582%)  route 3.563ns (61.418%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 36.456 - 33.000 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.711     3.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.478     4.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.411     5.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y78          LUT4 (Prop_lut4_I1_O)        0.323     6.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=2, routed)           0.978     7.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X3Y80          LUT6 (Prop_lut6_I4_O)        0.326     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.396    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.060 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.876     8.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.120     9.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.298     9.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.327     9.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.589    36.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y80          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.398    36.854    
                         clock uncertainty           -0.035    36.819    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.031    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 27.170    

Slack (MET) :             27.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.704ns (13.550%)  route 4.492ns (86.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 36.457 - 33.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     3.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     4.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.107     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124     6.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.214     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.171     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.590    36.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.396    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.285    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 27.212    

Slack (MET) :             27.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.704ns (13.550%)  route 4.492ns (86.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 36.457 - 33.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.709     3.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     4.333 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          2.107     6.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124     6.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.214     7.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X4Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.171     9.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.590    36.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.396    36.853    
                         clock uncertainty           -0.035    36.818    
    SLICE_X6Y105         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.285    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 27.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X3Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.259     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X5Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X5Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.134     1.726    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.091     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.599     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.111     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X6Y104         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y104         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.389     1.469    
    SLICE_X6Y104         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.599     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y105         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y105         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.392     1.466    
    SLICE_X6Y105         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X3Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.052     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.045     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.000     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y75          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -0.391     1.456    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X9Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.425    
    SLICE_X9Y104         FDCE (Hold_fdce_C_D)         0.075     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.405     1.454    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.075     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.454    
    SLICE_X5Y91          FDPE (Hold_fdpe_C_D)         0.075     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.890%)  route 0.212ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.212     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.134     1.723    
    SLICE_X5Y107         FDRE (Hold_fdre_C_CE)       -0.039     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.890%)  route 0.212ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.212     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                         clock pessimism             -0.134     1.723    
    SLICE_X5Y107         FDRE (Hold_fdre_C_CE)       -0.039     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.890%)  route 0.212ns (60.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.212     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X5Y107         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                         clock pessimism             -0.134     1.723    
    SLICE_X5Y107         FDRE (Hold_fdre_C_CE)       -0.039     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y95    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y95    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y97    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y98    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y98    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y96    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y104   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y104   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y105   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y104   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y104   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.586ns  (logic 0.419ns (4.880%)  route 8.167ns (95.120%))
  Logic Levels:           0  
  Clock Path Skew:        4.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6245.820 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 6236.038 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.607  6236.038    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.419  6236.457 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           8.167  6244.623    ADC1_IF/adc/inst/tap_2[4]
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.745  6245.820    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.820    
                         clock uncertainty           -0.172  6245.648    
    IDELAY_X0Y32         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.277  6245.371    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.372    
                         arrival time                       -6244.624    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.743ns  (logic 0.456ns (5.216%)  route 8.287ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        4.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X33Y125        FDCE                                         r  LOC_REG/x75_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x75_Reg_reg[0]/Q
                         net (fo=4, routed)           8.287  6244.779    ADC1_IF/adc/inst/tap_fco_1[0]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.779    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.742ns  (logic 0.518ns (5.925%)  route 8.224ns (94.075%))
  Logic Levels:           0  
  Clock Path Skew:        4.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 6245.828 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.457ns = ( 6236.042 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.612  6236.042    LOC_REG/CLK
    SLICE_X30Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.518  6236.561 r  LOC_REG/x7B_Reg_reg[3]/Q
                         net (fo=4, routed)           8.224  6244.785    ADC1_IF/adc/inst/tap_6[3]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752  6245.827    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.827    
                         clock uncertainty           -0.172  6245.655    
    IDELAY_X0Y42         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.553    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.553    
                         arrival time                       -6244.785    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.702ns  (logic 0.456ns (5.240%)  route 8.246ns (94.760%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.427ns = ( 6236.073 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.642  6236.073    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.456  6236.529 r  LOC_REG/x7D_Reg_reg[0]/Q
                         net (fo=4, routed)           8.246  6244.776    ADC1_IF/adc/inst/tap_8[0]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.776    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.690ns  (logic 0.456ns (5.248%)  route 8.234ns (94.752%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.427ns = ( 6236.073 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.642  6236.073    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.456  6236.529 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           8.234  6244.763    ADC1_IF/adc/inst/tap_8[2]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.763    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.664ns  (logic 0.456ns (5.263%)  route 8.208ns (94.737%))
  Logic Levels:           0  
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.427ns = ( 6236.073 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.642  6236.073    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.456  6236.529 r  LOC_REG/x7D_Reg_reg[4]/Q
                         net (fo=4, routed)           8.208  6244.737    ADC1_IF/adc/inst/tap_8[4]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.737    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.681ns  (logic 0.456ns (5.253%)  route 8.225ns (94.747%))
  Logic Levels:           0  
  Clock Path Skew:        4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6245.822 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.456ns = ( 6236.043 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.613  6236.043    LOC_REG/CLK
    SLICE_X28Y129        FDCE                                         r  LOC_REG/x76_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDCE (Prop_fdce_C_Q)         0.456  6236.500 r  LOC_REG/x76_Reg_reg[0]/Q
                         net (fo=4, routed)           8.225  6244.724    ADC1_IF/adc/inst/tap_1[0]
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.747  6245.822    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.822    
                         clock uncertainty           -0.172  6245.650    
    IDELAY_X0Y34         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.548    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.548    
                         arrival time                       -6244.724    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 6245.827 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X30Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.518  6236.554 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           8.172  6244.726    ADC1_IF/adc/inst/tap_5[1]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.751  6245.826    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.826    
                         clock uncertainty           -0.172  6245.654    
    IDELAY_X0Y40         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.552    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.552    
                         arrival time                       -6244.726    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.684ns  (logic 0.456ns (5.251%)  route 8.228ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6245.822 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.463ns = ( 6236.037 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.606  6236.037    LOC_REG/CLK
    SLICE_X28Y125        FDCE                                         r  LOC_REG/x76_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDCE (Prop_fdce_C_Q)         0.456  6236.493 r  LOC_REG/x76_Reg_reg[2]/Q
                         net (fo=4, routed)           8.228  6244.721    ADC1_IF/adc/inst/tap_1[2]
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.747  6245.822    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.822    
                         clock uncertainty           -0.172  6245.650    
    IDELAY_X0Y34         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.548    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.548    
                         arrival time                       -6244.721    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.659ns  (logic 0.456ns (5.266%)  route 8.203ns (94.734%))
  Logic Levels:           0  
  Clock Path Skew:        4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 6245.828 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.433ns = ( 6236.067 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.636  6236.067    LOC_REG/CLK
    SLICE_X31Y64         FDCE                                         r  LOC_REG/x7B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.456  6236.523 r  LOC_REG/x7B_Reg_reg[4]/Q
                         net (fo=4, routed)           8.203  6244.726    ADC1_IF/adc/inst/tap_6[4]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752  6245.827    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.827    
                         clock uncertainty           -0.172  6245.655    
    IDELAY_X0Y42         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.553    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.553    
                         arrival time                       -6244.726    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 0.367ns (6.385%)  route 5.381ns (93.615%))
  Logic Levels:           0  
  Clock Path Skew:        5.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.493    -2.030    LOC_REG/CLK
    SLICE_X31Y119        FDCE                                         r  LOC_REG/x7C_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.367    -1.663 r  LOC_REG/x7C_Reg_reg[2]/Q
                         net (fo=4, routed)           5.381     3.718    ADC1_IF/adc/inst/tap_7[2]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.784     3.257    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.172     3.430    
    IDELAY_X0Y18         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.568    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.418ns (7.212%)  route 5.378ns (92.788%))
  Logic Levels:           0  
  Clock Path Skew:        5.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.497    -2.026    LOC_REG/CLK
    SLICE_X30Y133        FDCE                                         r  LOC_REG/x78_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDCE (Prop_fdce_C_Q)         0.418    -1.608 r  LOC_REG/x78_Reg_reg[2]/Q
                         net (fo=4, routed)           5.378     3.770    ADC1_IF/adc/inst/tap_3[2]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.790     3.263    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.172     3.436    
    IDELAY_X0Y36         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.574    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.418ns (7.087%)  route 5.480ns (92.913%))
  Logic Levels:           0  
  Clock Path Skew:        5.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.487    -2.036    LOC_REG/CLK
    SLICE_X30Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.418    -1.618 r  LOC_REG/x7A_Reg_reg[2]/Q
                         net (fo=4, routed)           5.480     3.862    ADC1_IF/adc/inst/tap_5[2]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.577    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 0.418ns (7.058%)  route 5.504ns (92.942%))
  Logic Levels:           0  
  Clock Path Skew:        5.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.493    -2.030    LOC_REG/CLK
    SLICE_X30Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.418    -1.612 r  LOC_REG/x7B_Reg_reg[2]/Q
                         net (fo=4, routed)           5.504     3.892    ADC1_IF/adc/inst/tap_6[2]
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.794     3.267    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.172     3.440    
    IDELAY_X0Y42         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.578    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.418ns (7.035%)  route 5.524ns (92.965%))
  Logic Levels:           0  
  Clock Path Skew:        5.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.489    -2.034    LOC_REG/CLK
    SLICE_X30Y123        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.418    -1.616 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           5.524     3.908    ADC1_IF/adc/inst/tap_3[4]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.790     3.263    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.172     3.436    
    IDELAY_X0Y36         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.574    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.418ns (7.022%)  route 5.535ns (92.978%))
  Logic Levels:           0  
  Clock Path Skew:        5.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.490    -2.033    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.418    -1.615 r  LOC_REG/x79_Reg_reg[1]/Q
                         net (fo=4, routed)           5.535     3.920    ADC1_IF/adc/inst/tap_4[1]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.579    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.518ns (8.685%)  route 5.446ns (91.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.523    -1.999    ADC1_IF/clk_out1
    SLICE_X8Y57          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.418    -1.581 r  ADC1_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.037     0.455    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I2_O)        0.100     0.555 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.409     3.965    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.580    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 0.518ns (8.684%)  route 5.447ns (91.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.523    -1.999    ADC1_IF/clk_out1
    SLICE_X8Y57          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.418    -1.581 r  ADC1_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.037     0.455    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I2_O)        0.100     0.555 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.411     3.966    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.790     3.263    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.172     3.436    
    IDELAY_X0Y36         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.577    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[3].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.518ns (8.663%)  route 5.461ns (91.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    -1.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.523    -1.999    ADC1_IF/clk_out1
    SLICE_X8Y57          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.418    -1.581 r  ADC1_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.037     0.455    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X5Y57          LUT4 (Prop_lut4_I2_O)        0.100     0.555 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.425     3.980    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.794     3.267    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y42         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.267    
                         clock uncertainty            0.172     3.440    
    IDELAY_X0Y42         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.581    ADC1_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.418ns (6.942%)  route 5.604ns (93.058%))
  Logic Levels:           0  
  Clock Path Skew:        5.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.490    -2.033    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.418    -1.615 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           5.604     3.989    ADC1_IF/adc/inst/tap_4[2]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.579    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.948ns  (logic 0.642ns (7.175%)  route 8.306ns (92.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 6236.145 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.714  6236.145    ADC2_IF/clk_out1
    SLICE_X84Y105        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.518  6236.663 r  ADC2_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.745  6239.408    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X84Y105        LUT4 (Prop_lut4_I2_O)        0.124  6239.532 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.561  6245.092    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.583    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.584    
                         arrival time                       -6245.093    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.841ns  (logic 0.456ns (5.158%)  route 8.385ns (94.842%))
  Logic Levels:           0  
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.456ns = ( 6236.043 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.613  6236.043    LOC_REG/CLK
    SLICE_X31Y119        FDCE                                         r  LOC_REG/x7C_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.456  6236.500 r  LOC_REG/x7C_Reg_reg[2]/Q
                         net (fo=4, routed)           8.385  6244.885    ADC2_IF/adc/inst/tap_7[2]
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.885    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.798ns  (logic 0.518ns (5.888%)  route 8.280ns (94.112%))
  Logic Levels:           0  
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 6236.039 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.608  6236.039    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.518  6236.557 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           8.280  6244.837    ADC2_IF/adc/inst/tap_4[2]
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y86         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.573    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.574    
                         arrival time                       -6244.837    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.792ns  (logic 0.518ns (5.892%)  route 8.274ns (94.108%))
  Logic Levels:           0  
  Clock Path Skew:        4.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 6236.039 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.608  6236.039    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.518  6236.557 r  LOC_REG/x79_Reg_reg[1]/Q
                         net (fo=4, routed)           8.274  6244.831    ADC2_IF/adc/inst/tap_4[1]
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y86         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.573    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.574    
                         arrival time                       -6244.831    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.795ns  (logic 0.518ns (5.890%)  route 8.277ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        4.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 6236.038 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.607  6236.038    LOC_REG/CLK
    SLICE_X30Y123        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.518  6236.556 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           8.277  6244.833    ADC2_IF/adc/inst/tap_3[4]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y90         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.833    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.729ns  (logic 0.518ns (5.934%)  route 8.211ns (94.066%))
  Logic Levels:           0  
  Clock Path Skew:        4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.452ns = ( 6236.048 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.617  6236.048    LOC_REG/CLK
    SLICE_X30Y133        FDCE                                         r  LOC_REG/x78_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDCE (Prop_fdce_C_Q)         0.518  6236.566 r  LOC_REG/x78_Reg_reg[2]/Q
                         net (fo=4, routed)           8.211  6244.777    ADC2_IF/adc/inst/tap_3[2]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y90         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.777    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_ON_old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.618ns  (logic 0.642ns (7.449%)  route 7.976ns (92.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.355ns = ( 6236.145 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.714  6236.145    ADC2_IF/clk_out1
    SLICE_X84Y105        FDRE                                         r  ADC2_IF/in_delay_reset_ON_old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.518  6236.663 r  ADC2_IF/in_delay_reset_ON_old_reg[0]/Q
                         net (fo=2, routed)           2.745  6239.408    ADC2_IF/in_delay_reset_ON_old_reg_n_0_[0]
    SLICE_X84Y105        LUT4 (Prop_lut4_I2_O)        0.124  6239.532 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.231  6244.763    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.582    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.582    
                         arrival time                       -6244.763    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.673ns  (logic 0.456ns (5.258%)  route 8.217ns (94.742%))
  Logic Levels:           0  
  Clock Path Skew:        4.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.427ns = ( 6236.073 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.642  6236.073    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.456  6236.529 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           8.217  6244.746    ADC2_IF/adc/inst/tap_8[2]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.746    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.689ns  (logic 0.456ns (5.248%)  route 8.233ns (94.752%))
  Logic Levels:           0  
  Clock Path Skew:        4.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 6236.038 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.607  6236.038    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.494 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           8.233  6244.727    ADC2_IF/adc/inst/tap_2[1]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y96         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.727    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.673ns  (logic 0.518ns (5.973%)  route 8.155ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        4.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.457ns = ( 6236.042 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.612  6236.042    LOC_REG/CLK
    SLICE_X30Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.518  6236.561 r  LOC_REG/x7B_Reg_reg[0]/Q
                         net (fo=4, routed)           8.155  6244.715    ADC2_IF/adc/inst/tap_6[0]
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.573    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.574    
                         arrival time                       -6244.716    
  -------------------------------------------------------------------
                         slack                                  0.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 0.337ns (6.003%)  route 5.277ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.489    -2.034    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.337    -1.697 r  LOC_REG/x77_Reg_reg[4]/Q
                         net (fo=4, routed)           5.277     3.580    ADC2_IF/adc/inst/tap_2[4]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                     -0.003     3.464    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.367ns (6.376%)  route 5.389ns (93.624%))
  Logic Levels:           0  
  Clock Path Skew:        5.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.487    -2.036    LOC_REG/CLK
    SLICE_X31Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.367    -1.669 r  LOC_REG/x7A_Reg_reg[4]/Q
                         net (fo=4, routed)           5.389     3.720    ADC2_IF/adc/inst/tap_5[4]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.281    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.172     3.453    
    IDELAY_X1Y78         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.591    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.367ns (6.386%)  route 5.380ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        5.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.521    -2.001    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.634 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           5.380     3.745    ADC2_IF/adc/inst/tap_8[1]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y56         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.367ns (6.280%)  route 5.477ns (93.720%))
  Logic Levels:           0  
  Clock Path Skew:        5.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.489    -2.034    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.367    -1.667 r  LOC_REG/x77_Reg_reg[2]/Q
                         net (fo=4, routed)           5.477     3.810    ADC2_IF/adc/inst/tap_2[2]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 0.367ns (6.251%)  route 5.504ns (93.749%))
  Logic Levels:           0  
  Clock Path Skew:        5.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.488    -2.035    LOC_REG/CLK
    SLICE_X28Y125        FDCE                                         r  LOC_REG/x76_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDCE (Prop_fdce_C_Q)         0.367    -1.668 r  LOC_REG/x76_Reg_reg[3]/Q
                         net (fo=4, routed)           5.504     3.836    ADC2_IF/adc/inst/tap_1[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.606    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 LOC_REG/x71_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/DIV_RST_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.367ns (6.131%)  route 5.619ns (93.869%))
  Logic Levels:           0  
  Clock Path Skew:        5.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.492    -2.031    LOC_REG/CLK
    SLICE_X35Y120        FDPE                                         r  LOC_REG/x71_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDPE (Prop_fdpe_C_Q)         0.367    -1.664 r  LOC_REG/x71_Reg_reg[1]/Q
                         net (fo=4, routed)           5.619     3.955    ADC2_IF/D[0]
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.360    ADC2_IF/CLK_DIV_OUT
    SLICE_X68Y76         FDRE                                         r  ADC2_IF/DIV_RST_reg[0]/C
                         clock pessimism              0.000     3.360    
                         clock uncertainty            0.172     3.532    
    SLICE_X68Y76         FDRE (Hold_fdre_C_D)         0.192     3.724    ADC2_IF/DIV_RST_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 0.418ns (7.103%)  route 5.467ns (92.897%))
  Logic Levels:           0  
  Clock Path Skew:        5.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.487    -2.036    LOC_REG/CLK
    SLICE_X30Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.418    -1.618 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           5.467     3.849    ADC2_IF/adc/inst/tap_5[1]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.281    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.172     3.453    
    IDELAY_X1Y78         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.591    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 0.367ns (6.040%)  route 5.709ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        5.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.487    -2.036    LOC_REG/CLK
    SLICE_X32Y124        FDCE                                         r  LOC_REG/x75_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y124        FDCE (Prop_fdce_C_Q)         0.367    -1.669 r  LOC_REG/x75_Reg_reg[4]/Q
                         net (fo=4, routed)           5.709     4.040    ADC2_IF/adc/inst/tap_fco_1[4]
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.789     3.275    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.172     3.447    
    IDELAY_X1Y74         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.585    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 0.367ns (6.040%)  route 5.709ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        5.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.515    -2.007    LOC_REG/CLK
    SLICE_X31Y64         FDCE                                         r  LOC_REG/x7B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.367    -1.640 r  LOC_REG/x7B_Reg_reg[4]/Q
                         net (fo=4, routed)           5.709     4.069    ADC2_IF/adc/inst/tap_6[4]
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.290    
                         clock uncertainty            0.172     3.462    
    IDELAY_X1Y64         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.600    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           4.069    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.367ns (6.035%)  route 5.714ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        5.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.521    -2.001    LOC_REG/CLK
    SLICE_X29Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.634 r  LOC_REG/x7D_Reg_reg[3]/Q
                         net (fo=4, routed)           5.714     4.080    ADC2_IF/adc/inst/tap_8[3]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y56         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.312ns  (logic 0.518ns (5.563%)  route 8.794ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X30Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.518  6236.554 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           8.794  6245.348    ADC3_IF/adc/inst/tap_5[3]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6245.348    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.279ns  (logic 0.456ns (4.914%)  route 8.823ns (95.085%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.460ns = ( 6236.040 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.609  6236.040    LOC_REG/CLK
    SLICE_X29Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDCE (Prop_fdce_C_Q)         0.456  6236.496 r  LOC_REG/x79_Reg_reg[0]/Q
                         net (fo=4, routed)           8.823  6245.318    ADC3_IF/adc/inst/tap_4[0]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6245.319    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.196ns  (logic 0.456ns (4.959%)  route 8.740ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 6236.038 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.607  6236.038    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.456  6236.494 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           8.740  6245.234    ADC3_IF/adc/inst/tap_2[1]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6245.234    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.959ns  (logic 0.518ns (5.782%)  route 8.441ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 6236.039 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.608  6236.039    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.518  6236.557 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           8.441  6244.997    ADC3_IF/adc/inst/tap_4[2]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.998    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.872ns  (logic 0.518ns (5.838%)  route 8.354ns (94.162%))
  Logic Levels:           0  
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 6236.039 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.608  6236.039    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.518  6236.557 r  LOC_REG/x79_Reg_reg[3]/Q
                         net (fo=4, routed)           8.354  6244.911    ADC3_IF/adc/inst/tap_4[3]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.911    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 LOC_REG/x7B_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.836ns  (logic 0.518ns (5.862%)  route 8.318ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6245.794 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.457ns = ( 6236.042 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.612  6236.042    LOC_REG/CLK
    SLICE_X30Y120        FDCE                                         r  LOC_REG/x7B_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDCE (Prop_fdce_C_Q)         0.518  6236.561 r  LOC_REG/x7B_Reg_reg[0]/Q
                         net (fo=4, routed)           8.318  6244.879    ADC3_IF/adc/inst/tap_6[0]
    IDELAY_X1Y120        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.794    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y120        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.794    
                         clock uncertainty           -0.172  6245.622    
    IDELAY_X1Y120        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.520    ADC3_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.520    
                         arrival time                       -6244.879    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.844ns  (logic 0.456ns (5.156%)  route 8.388ns (94.844%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X31Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDCE (Prop_fdce_C_Q)         0.456  6236.492 r  LOC_REG/x7A_Reg_reg[0]/Q
                         net (fo=4, routed)           8.388  6244.880    ADC3_IF/adc/inst/tap_5[0]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.880    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.832ns  (logic 0.518ns (5.865%)  route 8.314ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.464ns = ( 6236.036 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.605  6236.036    LOC_REG/CLK
    SLICE_X30Y124        FDCE                                         r  LOC_REG/x7A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y124        FDCE (Prop_fdce_C_Q)         0.518  6236.554 r  LOC_REG/x7A_Reg_reg[2]/Q
                         net (fo=4, routed)           8.314  6244.868    ADC3_IF/adc/inst/tap_5[2]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.868    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.772ns  (logic 0.518ns (5.905%)  route 8.254ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.461ns = ( 6236.039 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.608  6236.039    LOC_REG/CLK
    SLICE_X30Y122        FDCE                                         r  LOC_REG/x79_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDCE (Prop_fdce_C_Q)         0.518  6236.557 r  LOC_REG/x79_Reg_reg[1]/Q
                         net (fo=4, routed)           8.254  6244.811    ADC3_IF/adc/inst/tap_4[1]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.811    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.772ns  (logic 0.518ns (5.905%)  route 8.254ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.462ns = ( 6236.038 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.607  6236.038    LOC_REG/CLK
    SLICE_X30Y123        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.518  6236.556 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           8.254  6244.810    ADC3_IF/adc/inst/tap_3[4]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y144        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.810    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.367ns (6.518%)  route 5.264ns (93.482%))
  Logic Levels:           0  
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.493    -2.030    LOC_REG/CLK
    SLICE_X31Y119        FDCE                                         r  LOC_REG/x7C_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.367    -1.663 r  LOC_REG/x7C_Reg_reg[2]/Q
                         net (fo=4, routed)           5.264     3.601    ADC3_IF/adc/inst/tap_7[2]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.546    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.418ns (7.363%)  route 5.259ns (92.637%))
  Logic Levels:           0  
  Clock Path Skew:        5.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.497    -2.026    LOC_REG/CLK
    SLICE_X30Y133        FDCE                                         r  LOC_REG/x78_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDCE (Prop_fdce_C_Q)         0.418    -1.608 r  LOC_REG/x78_Reg_reg[3]/Q
                         net (fo=4, routed)           5.259     3.651    ADC3_IF/adc/inst/tap_3[3]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y144        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.367ns (6.434%)  route 5.337ns (93.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X28Y129        FDCE                                         r  LOC_REG/x76_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDCE (Prop_fdce_C_Q)         0.367    -1.662 r  LOC_REG/x76_Reg_reg[0]/Q
                         net (fo=4, routed)           5.337     3.675    ADC3_IF/adc/inst/tap_1[0]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.248    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.172     3.420    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.558    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.418ns (7.321%)  route 5.292ns (92.679%))
  Logic Levels:           0  
  Clock Path Skew:        5.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.497    -2.026    LOC_REG/CLK
    SLICE_X30Y133        FDCE                                         r  LOC_REG/x78_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDCE (Prop_fdce_C_Q)         0.418    -1.608 r  LOC_REG/x78_Reg_reg[1]/Q
                         net (fo=4, routed)           5.292     3.684    ADC3_IF/adc/inst/tap_3[1]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y144        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.367ns (6.417%)  route 5.352ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.494    -2.029    LOC_REG/CLK
    SLICE_X28Y129        FDCE                                         r  LOC_REG/x76_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDCE (Prop_fdce_C_Q)         0.367    -1.662 r  LOC_REG/x76_Reg_reg[4]/Q
                         net (fo=4, routed)           5.352     3.690    ADC3_IF/adc/inst/tap_1[4]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.248    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.172     3.420    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.138     3.558    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.690    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 0.367ns (6.257%)  route 5.499ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        5.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.489    -2.034    LOC_REG/CLK
    SLICE_X33Y123        FDCE                                         r  LOC_REG/x77_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y123        FDCE (Prop_fdce_C_Q)         0.367    -1.667 r  LOC_REG/x77_Reg_reg[2]/Q
                         net (fo=4, routed)           5.499     3.832    ADC3_IF/adc/inst/tap_2[2]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 0.367ns (6.160%)  route 5.591ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.493    -2.030    LOC_REG/CLK
    SLICE_X31Y119        FDCE                                         r  LOC_REG/x7C_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.367    -1.663 r  LOC_REG/x7C_Reg_reg[0]/Q
                         net (fo=4, routed)           5.591     3.928    ADC3_IF/adc/inst/tap_7[0]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.236    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.172     3.408    
    IDELAY_X1Y118        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.546    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ADC3_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 0.623ns (10.473%)  route 5.325ns (89.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.588    -1.935    ADC3_IF/clk_out1
    SLICE_X88Y117        FDRE                                         r  ADC3_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.385    -1.550 r  ADC3_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.970     0.420    ADC3_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X88Y117        LUT4 (Prop_lut4_I3_O)        0.238     0.658 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.355     4.013    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.560    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.367ns (6.098%)  route 5.651ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.521    -2.001    LOC_REG/CLK
    SLICE_X28Y56         FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.634 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           5.651     4.017    ADC3_IF/adc/inst/tap_8[2]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.367ns (6.060%)  route 5.689ns (93.940%))
  Logic Levels:           0  
  Clock Path Skew:        5.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.515    -2.007    LOC_REG/CLK
    SLICE_X31Y64         FDCE                                         r  LOC_REG/x7B_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.367    -1.640 r  LOC_REG/x7B_Reg_reg[1]/Q
                         net (fo=4, routed)           5.689     4.048    ADC3_IF/adc/inst/tap_6[1]
    IDELAY_X1Y120        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.796     3.234    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y120        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.234    
                         clock uncertainty            0.172     3.406    
    IDELAY_X1Y120        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.544    ADC3_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.319%)  route 0.595ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.595     1.014    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X23Y29         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.268     5.981    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.857%)  route 0.441ns (49.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.441     0.897    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y29         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (50.999%)  route 0.438ns (49.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.438     0.894    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.435     0.891    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y27         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X26Y27         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  5.263    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.960ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.718%)  route 0.591ns (55.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y68         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.069    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X74Y66         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X74Y66         FDRE (Setup_fdre_C_D)       -0.220     6.029    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.985%)  route 0.605ns (57.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.605     1.061    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X72Y65         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X72Y65         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.180%)  route 0.456ns (46.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.456     0.974    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y66         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X74Y66         FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.662%)  route 0.447ns (46.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.965    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X74Y67         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X74Y67         FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  5.237    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.432%)  route 0.464ns (52.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.464     0.883    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X69Y103        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)       -0.266     5.983    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.319%)  route 0.488ns (51.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y105                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X71Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.488     0.944    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X71Y102        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.917ns  (logic 0.456ns (49.739%)  route 0.461ns (50.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.461     0.917    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X69Y102        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.892ns  (logic 0.456ns (51.112%)  route 0.436ns (48.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y104                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.436     0.892    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X69Y103        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  5.264    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack       31.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.272ns  (logic 0.478ns (37.590%)  route 0.794ns (62.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.794     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y103         FDCE (Setup_fdce_C_D)       -0.277    32.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.723    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                 31.451    

Slack (MET) :             31.532ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.363ns  (logic 0.518ns (37.994%)  route 0.845ns (62.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X8Y103         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.845     1.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y103         FDCE (Setup_fdce_C_D)       -0.105    32.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                 31.532    

Slack (MET) :             31.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.285ns  (logic 0.518ns (40.311%)  route 0.767ns (59.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.767     1.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X7Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y103         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 31.620    

Slack (MET) :             31.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.250ns  (logic 0.518ns (41.430%)  route 0.732ns (58.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.732     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X7Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y103         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 31.657    

Slack (MET) :             31.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.189%)  route 0.604ns (55.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.604     1.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)       -0.224    32.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.776    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 31.694    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.961ns  (logic 0.478ns (49.715%)  route 0.483ns (50.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X6Y103         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.483     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X7Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y103         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.974ns  (logic 0.478ns (49.079%)  route 0.496ns (50.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X8Y103         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.496     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 31.811    

Slack (MET) :             31.853ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.102ns  (logic 0.518ns (46.998%)  route 0.584ns (53.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y103         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.584     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y102         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y102         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 31.853    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.393%)  route 0.763ns (62.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.763     1.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X8Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)       -0.047     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.543%)  route 0.590ns (58.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.590     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)       -0.220     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.487%)  route 0.591ns (58.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.215     6.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.968ns  (logic 0.478ns (49.362%)  route 0.490ns (50.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y102         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.490     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X8Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X8Y103         FDCE (Setup_fdce_C_D)       -0.217     6.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.768%)  route 0.440ns (51.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)       -0.270     5.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.232%)  route 0.575ns (55.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X7Y103         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.575     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y103         FDCE (Setup_fdce_C_D)       -0.047     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.674%)  route 0.462ns (50.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.462     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X9Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X9Y104         FDCE (Setup_fdce_C_D)       -0.095     6.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.316%)  route 0.450ns (49.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.450     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)       -0.047     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  5.297    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.636%)  route 0.824ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 9.405 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.824     4.627    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.832     9.405    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.149     9.554    
                         clock uncertainty           -0.035     9.519    
    SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.114    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.129    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.456ns (35.636%)  route 0.824ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 9.405 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.824     4.627    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y29         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.832     9.405    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y29         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.149     9.554    
                         clock uncertainty           -0.035     9.519    
    SLICE_X25Y29         FDPE (Recov_fdpe_C_PRE)     -0.359     9.160    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.886%)  route 0.815ns (64.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.874     3.347    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.456     3.803 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.815     4.618    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y29         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X22Y29         FDPE (Recov_fdpe_C_PRE)     -0.359     9.175    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.175    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.482    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y32         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y32         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.322     1.197    
    SLICE_X23Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.051    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.482    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y32         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y32         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.322     1.197    
    SLICE_X23Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.051    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.482    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y32         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y32         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.322     1.197    
    SLICE_X23Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.051    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.849%)  route 0.171ns (57.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.482    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y32         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.322     1.197    
    SLICE_X23Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.486    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y32         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.322     1.197    
    SLICE_X22Y32         FDCE (Remov_fdce_C_CLR)     -0.146     1.051    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.486    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y32         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.322     1.197    
    SLICE_X22Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.486    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y32         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.322     1.197    
    SLICE_X22Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.486    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y32         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.322     1.197    
    SLICE_X22Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.234%)  route 0.175ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.311 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.486    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y32         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.323     1.519    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.322     1.197    
    SLICE_X22Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.970%)  route 0.221ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.183    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y32         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.324 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.221     1.545    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.322     1.195    
    SLICE_X22Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDCE (Recov_fdce_C_CLR)     -0.405     9.063    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.478ns (41.335%)  route 0.678ns (58.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 9.353 - 6.249 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.805     3.291    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.478     3.769 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.678     4.448    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.353    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.149     9.502    
                         clock uncertainty           -0.035     9.467    
    SLICE_X75Y72         FDCE (Recov_fdce_C_CLR)     -0.576     8.891    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.478ns (41.335%)  route 0.678ns (58.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 9.353 - 6.249 ) 
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.805     3.291    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.478     3.769 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.678     4.448    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X75Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.767     9.353    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.149     9.502    
                         clock uncertainty           -0.035     9.467    
    SLICE_X75Y72         FDCE (Recov_fdce_C_CLR)     -0.576     8.891    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDPE (Recov_fdpe_C_PRE)     -0.359     9.109    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.518ns (38.993%)  route 0.810ns (61.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 9.354 - 6.249 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.294    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.518     3.812 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.810     4.623    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y71         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.768     9.354    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y71         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.149     9.503    
                         clock uncertainty           -0.035     9.468    
    SLICE_X73Y71         FDPE (Recov_fdpe_C_PRE)     -0.359     9.109    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.298 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.495    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X73Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.204    
    SLICE_X73Y72         FDPE (Remov_fdpe_C_PRE)     -0.149     1.055    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.315%)  route 0.198ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDPE (Prop_fdpe_C_Q)         0.128     1.298 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.495    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X73Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X73Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.301     1.204    
    SLICE_X73Y72         FDPE (Remov_fdpe_C_PRE)     -0.149     1.055    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.148%)  route 0.250ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.318 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.250     1.568    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.301     1.204    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.120     1.084    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.148%)  route 0.250ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.318 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.250     1.568    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y72         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.301     1.204    
    SLICE_X74Y72         FDCE (Remov_fdce_C_CLR)     -0.120     1.084    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.148%)  route 0.250ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.318 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.250     1.568    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.301     1.204    
    SLICE_X74Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     1.080    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.148%)  route 0.250ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.318 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.250     1.568    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.301     1.204    
    SLICE_X74Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     1.080    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.148%)  route 0.250ns (62.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X78Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.318 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.250     1.568    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y72         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.296     1.505    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.301     1.204    
    SLICE_X74Y72         FDPE (Remov_fdpe_C_PRE)     -0.124     1.080    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.612%)  route 0.272ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.334 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.272     1.606    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.507    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.301     1.206    
    SLICE_X73Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.612%)  route 0.272ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.334 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.272     1.606    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.507    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.301     1.206    
    SLICE_X73Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.612%)  route 0.272ns (62.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.262     1.170    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X74Y72         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.334 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.272     1.606    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X73Y70         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.507    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y70         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.301     1.206    
    SLICE_X73Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.114    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        4.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.478ns (41.341%)  route 0.678ns (58.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.389 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.678     4.486    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y105        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.851     9.389    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y105        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.149     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X66Y105        FDPE (Recov_fdpe_C_PRE)     -0.532     8.970    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDCE (Recov_fdce_C_CLR)     -0.576     8.942    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDCE (Recov_fdce_C_CLR)     -0.576     8.942    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDCE (Recov_fdce_C_CLR)     -0.576     8.942    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDCE (Recov_fdce_C_CLR)     -0.576     8.942    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.530     8.988    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.530     8.988    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.530     8.988    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.270%)  route 0.512ns (51.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.388 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y104        FDPE (Prop_fdpe_C_Q)         0.478     3.808 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.512     4.320    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.388    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.166     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.530     8.988    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.409%)  route 0.672ns (59.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.389 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.456     3.786 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.672     4.458    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.851     9.389    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.149     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X66Y106        FDCE (Recov_fdce_C_CLR)     -0.361     9.141    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  4.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.083%)  route 0.191ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.476    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X66Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X66Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y104        FDPE (Remov_fdpe_C_PRE)     -0.125     1.069    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.083%)  route 0.191ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.476    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X66Y104        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X66Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y104        FDPE (Remov_fdpe_C_PRE)     -0.125     1.069    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.273     1.571    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.273     1.571    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.273     1.571    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.273     1.571    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.020%)  route 0.273ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.273     1.571    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X66Y106        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X66Y106        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.301     1.194    
    SLICE_X66Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.127    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.621%)  route 0.234ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.234     1.531    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y105        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y105        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.323     1.172    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.080    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.621%)  route 0.234ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.234     1.531    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y105        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y105        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.323     1.172    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.080    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.621%)  route 0.234ns (62.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.234     1.531    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y105        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y105        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.323     1.172    
    SLICE_X68Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.080    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.642ns (25.360%)  route 1.890ns (74.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 4.329 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.721    -1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDPE (Prop_fdpe_C_Q)         0.518    -0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.883     0.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.124     0.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.006     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y90          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.601     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.549     4.878    
                         clock uncertainty           -0.072     4.806    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.359     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.642ns (25.360%)  route 1.890ns (74.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 4.329 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.721    -1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDPE (Prop_fdpe_C_Q)         0.518    -0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.883     0.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.124     0.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.006     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y90          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.601     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.549     4.878    
                         clock uncertainty           -0.072     4.806    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.359     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.642ns (25.360%)  route 1.890ns (74.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 4.329 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.348ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.721    -1.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDPE (Prop_fdpe_C_Q)         0.518    -0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.883     0.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.124     0.177 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.006     1.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X7Y90          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.601     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.549     4.878    
                         clock uncertainty           -0.072     4.806    
    SLICE_X7Y90          FDPE (Recov_fdpe_C_PRE)     -0.359     4.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.580ns (25.951%)  route 1.655ns (74.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 4.315 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.360ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.709    -1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456    -0.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.811    -0.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.124     0.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.844     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y102         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.588     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.553     4.868    
                         clock uncertainty           -0.072     4.796    
    SLICE_X6Y102         FDPE (Recov_fdpe_C_PRE)     -0.361     4.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.580ns (25.951%)  route 1.655ns (74.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 4.315 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.360ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.709    -1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456    -0.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.811    -0.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.124     0.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.844     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y102         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.588     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.553     4.868    
                         clock uncertainty           -0.072     4.796    
    SLICE_X6Y102         FDPE (Recov_fdpe_C_PRE)     -0.361     4.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.580ns (25.951%)  route 1.655ns (74.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 4.315 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.360ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.709    -1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456    -0.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.811    -0.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X5Y102         LUT2 (Prop_lut2_I0_O)        0.124     0.031 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.844     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y102         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.588     4.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.553     4.868    
                         clock uncertainty           -0.072     4.796    
    SLICE_X6Y102         FDPE (Recov_fdpe_C_PRE)     -0.361     4.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.518ns (25.352%)  route 1.525ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.316 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.525     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.589     4.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.453     4.769    
                         clock uncertainty           -0.072     4.698    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.518ns (25.352%)  route 1.525ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.316 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.525     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.589     4.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.453     4.769    
                         clock uncertainty           -0.072     4.698    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.518ns (25.352%)  route 1.525ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.316 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.525     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.589     4.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.453     4.769    
                         clock uncertainty           -0.072     4.698    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.518ns (25.352%)  route 1.525ns (74.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 4.316 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.827 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.525     0.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       1.589     4.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.453     4.769    
                         clock uncertainty           -0.072     4.698    
    SLICE_X3Y103         FDCE (Recov_fdce_C_CLR)     -0.405     4.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.293    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.370%)  route 0.309ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.597    -0.437    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y96         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.289 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.309     0.021    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X76Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.862    -0.834    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.662    -0.172    
    SLICE_X76Y110        FDCE (Remov_fdce_C_CLR)     -0.120    -0.292    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.148ns (32.370%)  route 0.309ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.597    -0.437    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y96         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.289 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.309     0.021    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X76Y110        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.862    -0.834    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y110        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.662    -0.172    
    SLICE_X76Y110        FDCE (Remov_fdce_C_CLR)     -0.120    -0.292    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.749%)  route 0.387ns (70.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.598    -0.436    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y97         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.272 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.387     0.116    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X76Y103        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.864    -0.832    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X76Y103        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.662    -0.170    
    SLICE_X76Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.241    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.749%)  route 0.387ns (70.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.598    -0.436    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y97         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.272 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.387     0.116    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X76Y103        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.864    -0.832    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X76Y103        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.662    -0.170    
    SLICE_X76Y103        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.241    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.598    -0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y101         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y102         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.868    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y102         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.407    -0.419    
    SLICE_X7Y102         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.917%)  route 0.403ns (71.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.603    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.403     0.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.662    -0.162    
    SLICE_X1Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.917%)  route 0.403ns (71.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.603    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.403     0.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y101         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.662    -0.162    
    SLICE_X1Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.851%)  route 0.137ns (48.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.597    -0.437    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y96         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDPE (Prop_fdpe_C_Q)         0.148    -0.289 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137    -0.151    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X76Y97         FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.871    -0.825    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y97         FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.405    -0.420    
    SLICE_X76Y97         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.544    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.917%)  route 0.403ns (71.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.603    -0.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X6Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.403     0.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X1Y101         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X1Y101         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.662    -0.162    
    SLICE_X1Y101         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.239%)  route 0.168ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.601    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.128    -0.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.168    -0.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y88          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34233, routed)       0.872    -0.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.407    -0.417    
    SLICE_X6Y88          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.073%)  route 3.297ns (79.927%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y85          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.398    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X5Y85          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 28.422    

Slack (MET) :             28.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.073%)  route 3.297ns (79.927%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.631     7.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y85          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.398    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X5Y85          FDCE (Recov_fdce_C_CLR)     -0.405    36.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.420    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 28.422    

Slack (MET) :             28.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.828ns (20.760%)  route 3.160ns (79.240%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     7.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X4Y84          FDCE (Recov_fdce_C_CLR)     -0.405    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                 28.557    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.783%)  route 3.156ns (79.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X5Y84          FDCE (Recov_fdce_C_CLR)     -0.405    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.783%)  route 3.156ns (79.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X5Y84          FDCE (Recov_fdce_C_CLR)     -0.405    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.783%)  route 3.156ns (79.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X5Y84          FDCE (Recov_fdce_C_CLR)     -0.405    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.783%)  route 3.156ns (79.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.491     7.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X5Y84          FDCE (Recov_fdce_C_CLR)     -0.405    36.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.419    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             28.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.481%)  route 3.027ns (78.519%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.361     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X6Y84          FDCE (Recov_fdce_C_CLR)     -0.319    36.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 28.777    

Slack (MET) :             28.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.481%)  route 3.027ns (78.519%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.361     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X6Y84          FDCE (Recov_fdce_C_CLR)     -0.319    36.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 28.777    

Slack (MET) :             28.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.481%)  route 3.027ns (78.519%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 36.461 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.820     5.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     5.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.024     6.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.822     7.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     7.367 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.361     7.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y84          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.594    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.398    36.859    
                         clock uncertainty           -0.035    36.824    
    SLICE_X6Y84          FDCE (Recov_fdce_C_CLR)     -0.319    36.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.505    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                 28.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.282     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X5Y104         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X5Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.282     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X5Y104         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X5Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X7Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.597 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.282     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X5Y104         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y104         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X5Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.748%)  route 0.295ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.295     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X6Y103         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.869     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X6Y103         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.134     1.724    
    SLICE_X6Y103         FDCE (Remov_fdce_C_CLR)     -0.067     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.312%)  route 0.288ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164     1.620 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.288     1.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X7Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.134     1.725    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.275    





