$date
	Sun Oct  6 19:03:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! G $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var reg 1 & ACD_and $end
$var reg 1 ' BC_and $end
$var reg 1 ! G $end
$var reg 1 ( not_A $end
$var reg 1 ) not_C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
1%
1$
1#
0"
x!
$end
#1
0)
1(
#2
1'
#3
0&
#4
1!
#10
0$
#11
1)
#12
0'
#13
1&
#14
0!
#15
1!
#60
