<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="vadd" language="c" vlnv="xilinx.com:hls:vadd:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /home/zohra/MyWorkspace/host_python_demo/sorting_big_data_kernels/src -I /home/zohra/Vitis_Libraries-2022.1/database/L1/include/sw -I /home/zohra/Vitis_Libraries-2022.1/database/L1/include/hw -I /home/zohra/Vitis_Libraries-2022.1/utils" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x38" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="in1" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="order" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
      <arg name="size" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
