# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/tools/Xilinx/Vitis/2021.1
SSH_CONNECTION=172.29.220.104 49406 172.28.136.202 22
LESSCLOSE=/usr/bin/lesspipe %s %s
XILINXVERSION=2019.1
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
LANG=en_US.UTF-8
RDI_INSTALLROOT=/tools/Xilinx
OLDPWD=/tools/Xilinx/Vitis/2021.1/bin
COLORTERM=truecolor
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2021.1/bin
MAKE_TERMOUT=/dev/pts/65
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
FAKETIME=-24613436
MFLAGS=-j --jobserver-fds=5,6
XILINX_XRT=/opt/xilinx/xrt
S_COLORS=auto
XILINX_VIVADO=/tools/Xilinx/Vivado/2021.1
XILINX_SDK=/tools/Xilinx/Vitis/2021.1
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2021.1
XDG_SESSION_ID=10715
USER=aee38
XILINXD_LICENSE_FILE=/licenses/xilinx.lic
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_INSTALLVER=2021.1
RDI_JAVA_VERSION=11.0.2
PWD=/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.1
HOME=/home/aee38
BROWSER=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/node
TERM_PROGRAM=vscode
SSH_CLIENT=172.29.220.104 49406 22
TERM_PROGRAM_VERSION=1.72.0
TCL_LIBRARY=/tools/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2021.1
RDI_APPROOT=/tools/Xilinx/Vitis/2021.1
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2021.1/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2021.1/tps/isl
VSCODE_IPC_HOOK_CLI=/run/user/1007/vscode-ipc-3d9ff6c7-43b8-429d-b34e-eb4a3e238763.sock
RDI_PLATFORM=lnx64
RDI_BINROOT=/tools/Xilinx/Vitis/2021.1/bin
RDI_PROG=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/tools/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/tools/Xilinx/Vitis/2021.1/data
SYNTH_COMMON=/tools/Xilinx/Vitis/2021.1/scripts/rt/data
MAIL=/var/mail/aee38
VSCODE_GIT_ASKPASS_MAIN=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/extensions/git/dist/askpass-main.js
EDGE_COMMON_SW=/home//xilinx-versal-common-v2021.1
SHELL=/bin/bash
TERM=xterm-256color
MAKEOVERRIDES=${-*-command-variables-*-}
PLATFORM=xilinx_u2_gen3x4_xdma_gc_2_202110_1
MAKELEVEL=1
HDI_APPROOT=/tools/Xilinx/Vitis/2021.1
SHLVL=7
LANGUAGE=en_US:en
PYTHONPATH=/opt/xilinx/xrt/python:
GHDL_PREFIX=/home/aee38/Documents/eeng428-spring2022-project-5-2/FOMU/fomu-toolchain-Linux//lib/ghdl
MAKE_TERMERR=/dev/pts/65
VSCODE_GIT_IPC_HANDLE=/run/user/1007/vscode-git-4d232c7083.sock
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
TARGET=hw
LOGNAME=aee38
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1007/bus
GIT_ASKPASS=/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/1007
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/tools/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/tools/Xilinx/Vivado/2021.1/bin:/tools/Xilinx/Vitis_HLS/2021.1/bin:/tools/Xilinx/Model_Composer/2021.1/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.1/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.1/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.1/aietools/bin:/tools/Xilinx/DocNav:/opt/xilinx/xrt/bin:/tools/Xilinx/Vivado/2019.1/bin:/tools/Xilinx/Vitis/2019.1/bin:/home/aee38/Documents/eeng428-spring2022-project-5-2/FOMU/fomu-toolchain-Linux/bin:/home/aee38/.vscode-server/bin/64bbfbf67ada9953918d72e1df2f4d8e537d340e/bin/remote-cli:/home/aee38/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/tools/ccf
RDI_JAVA_PLATFORM=
MAKEFLAGS= -j --jobserver-fds=5,6 -- EDGE_COMMON_SW=/home//xilinx-versal-common-v2021.1 PLATFORM=xilinx_u2_gen3x4_xdma_gc_2_202110_1 TARGET=hw
LD_PRELOAD=/usr/$LIB/faketime/libfaketime.so.1
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu/18:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.1/lib/lnx64.o
FAKETIME_SHARED=/faketime_sem_28369 /faketime_shm_28369
LESSOPEN=| /usr/bin/lesspipe %s
_=/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39905
XILINX_CD_SESSION=32915d0f-0844-4d7d-9633-a0295ab9a8ef
XILINX_RS_PORT=43777
XILINX_RS_SESSION=8e8129f9-c9cd-4a63-bc41-d989090caba6


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 --save-temps -l --temp_dir ./_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1 -o./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin _x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo 

FINAL PROGRAM OPTIONS
--input_files _x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo
--link
--optimize 0
--output ./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin
--platform xilinx_u2_gen3x4_xdma_gc_2_202110_1
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u2_gen3x4_xdma_gc_2_202110_1 
--save-temps 
-l 
--temp_dir ./_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1 
-o./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin 
_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 31 Dec 2021 12:00:36
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 31 Dec 2021 12:00:36
output: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link.xml
------------------------------------------
step: running system_link
timestamp: 31 Dec 2021 12:00:36
cmd: /tools/Xilinx/Vitis/2021.1/bin/system_link --xo /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm --target hw --output_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int --temp_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 31 Dec 2021 12:00:47
cmd: /tools/Xilinx/Vitis/2021.1/bin/cf2sw -sdsl /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/sdsl.dat -rtd /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/cf2sw.rtd -nofilter /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/cf2sw_full.rtd -xclbin /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xclbin_orig.xml -o /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 31 Dec 2021 12:00:49
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 31 Dec 2021 12:00:49
cmd: /tools/Xilinx/Vitis/2021.1/bin/vpl -t hw -f xilinx_u2_gen3x4_xdma_gc_2_202110_1 --remote_ip_cache /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/.ipcache -s --output_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int --log_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/logs/link --report_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/reports/link --config /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/vplConfig.ini -k /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link --no-info --iprepo /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0 --messageDb /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/run_link/vpl.pb /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/dr.bd.tcl
Vivado Log File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro
misc=BinaryName=ro.link
[connectivity]
nk=krnl_ro_rtl:1:krnl_ro_rtl_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=ro.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro
--config /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/vplConfig.ini
--connectivity.nk krnl_ro_rtl:1:krnl_ro_rtl_1
--input_file /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/dr.bd.tcl
--iprepo /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0
--kernels /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/kernel_info.dat
--log_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/logs/link
--messageDb /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/run_link/vpl.pb
--no-info
--output_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int
--platform xilinx_u2_gen3x4_xdma_gc_2_202110_1
--remote_ip_cache /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/.ipcache
--report_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/reports/link
--save_temps
--target hw
--temp_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u2_gen3x4_xdma_gc_2_202110_1 
--remote_ip_cache /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/.ipcache 
-s 
--output_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int 
--log_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/logs/link 
--report_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/reports/link 
--config /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/vplConfig.ini 
-k /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link 
--no-info 
--iprepo /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_krnl_ro_rtl_int_1_0 
--messageDb /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/run_link/vpl.pb 
/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro 
advanced.misc BinaryName=ro.link 
connectivity.nk krnl_ro_rtl:1:krnl_ro_rtl_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 31 Dec 2021 12:00:55
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 31 December 2021 12:01:03
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 31 December 2021 12:01:03
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 31 December 2021 12:01:03
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1177
   timestamp: 31 December 2021 12:01:03
   -----------------------
   VPL internal step: create_project -part xcku15p-ffva1156-2LV-e -force prj prj
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:787
   timestamp: 31 December 2021 12:01:03
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 31 December 2021 12:01:04
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 31 December 2021 12:01:04
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 31 December 2021 12:01:04
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 31 December 2021 12:01:04
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2288
   timestamp: 31 December 2021 12:01:04
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/.ipcache
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2298
   timestamp: 31 December 2021 12:01:05
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202110_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:1960
   timestamp: 31 December 2021 12:01:05
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:193
   timestamp: 31 December 2021 12:01:31
   -----------------------
   VPL internal step: report locked IPs
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2981
   timestamp: 31 December 2021 12:01:39
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:216
   timestamp: 31 December 2021 12:01:39
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:233
   timestamp: 31 December 2021 12:01:40
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2604
   timestamp: 31 December 2021 12:01:40
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:279
   timestamp: 31 December 2021 12:01:40
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:291
   timestamp: 31 December 2021 12:01:40
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:301
   timestamp: 31 December 2021 12:01:40
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:305
   timestamp: 31 December 2021 12:01:40
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:331
   timestamp: 31 December 2021 12:01:40
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2136
   timestamp: 31 December 2021 12:02:03
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2364
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: add_files /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2368
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: move_files [get_files /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2383
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: read_xdc /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/dont_partition.xdc
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:4175
   timestamp: 31 December 2021 12:02:04
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:3561
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:385
   timestamp: 31 December 2021 12:02:04
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:438
   timestamp: 31 December 2021 12:02:09
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:482
   timestamp: 31 December 2021 12:02:09
   -----------------------
   VPL internal step: generating resource usage report '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/resource.json'
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:4938
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2841
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_gate_pr_data_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_gate_pr_ddrmem_1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_gate_pr_kernel_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_gate_pr_kernel2_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_ii_level0_wire_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_bram_ctrl_0_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_bram_ctrl_0_bram_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_0_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_0_p_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_ddr1_clk_bufg_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_ddr1_clk_ibufds_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_ddrmem_1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_ddrmem_n_1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_regslice_periph_null_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_user_debug_bridge_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_debug_bridge_xsdbm_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_fpga_dna_module_0_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_protocol_convert_0_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_cdc_data_static_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_cdc_data_static1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_mgntpf_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_data_static_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_axi_vip_data_static1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_freq_counter_0_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_regslice_control_mgntpf_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_regslice_data_static_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_regslice_data_static1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_logic_reset_op_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_psreset_gate_pr_control_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_xbar_3_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_xbar_2_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s02_regslice_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s03_regslice_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_us_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_rs_w_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_cc_2_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s03_mmu_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run bd_0349_lut_buffer_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run bd_9997_bs_switch_1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run bd_9997_axi_jtag_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s01_regslice_2_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_21_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_xbar_4_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_xbar_5_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run bd_0349_xsdbm_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run bd_9997_bsip_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_krnl_ro_rtl_1_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_20_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_us_cc_df_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s01_regslice_1_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_19_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_cc_1_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_22_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_0_synth_1
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:2864
   timestamp: 31 December 2021 12:13:04
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:552
   timestamp: 31 December 2021 12:13:04
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:898
   timestamp: 31 December 2021 12:52:32
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/.local/ocl_util.tcl:1513
   timestamp: 31 December 2021 12:52:34
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 31 Dec 2021 12:52:35
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 31 Dec 2021 12:52:35
cmd: cf2sw -a /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/address_map.xml -sdsl /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/sdsl.dat -xclbin /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/xclbin_orig.xml -rtd /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link.rtd -o /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 31 Dec 2021 12:52:37
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 31 Dec 2021 12:52:37
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --add-section BITSTREAM:RAW:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link.rtd --append-section :JSON:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/ro.link.xml --add-section SYSTEM_METADATA:RAW:/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u2_gen3x4_xdma_gc_2_202110_1 --output /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 31 Dec 2021 12:52:38
cmd: /tools/Xilinx/Vitis/2021.1/bin/xclbinutil --quiet --force --info /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin.info --input /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.link.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 31 Dec 2021 12:52:38
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 31 Dec 2021 12:52:38
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 31 Dec 2021 12:52:38
output: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/reports/link/system_estimate_ro.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 31 Dec 2021 12:52:38
