

================================================================
== Vitis HLS Report for 'matrix_cyclic_block'
================================================================
* Date:           Mon Apr  7 11:33:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43|  0.430 us|  0.430 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90  |matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126  |matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2   |       22|       22|  0.220 us|  0.220 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1212|    704|    -|
|Memory           |        0|    -|     256|     16|    0|
|Multiplexer      |        -|    -|       0|    375|    -|
|Register         |        -|    -|      47|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1515|   1097|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-----+-----+
    |grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126  |matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2   |        0|  12|  1198|  558|    0|
    |grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90  |matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1  |        0|   0|    14|  146|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                                |                                                           |        0|  12|  1212|  704|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |A_1_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |A_2_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |A_3_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |B_U    |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |B_1_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |B_2_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    |B_3_U  |A_RAM_AUTO_1R1W  |        0|  32|   2|    0|     4|   32|     1|          128|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0| 256|  16|    0|    32|  256|     8|         1024|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_stream_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                  |          |   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_1_address0       |  14|          3|    2|          6|
    |A_1_ce0            |  14|          3|    1|          3|
    |A_1_we0            |   9|          2|    1|          2|
    |A_2_address0       |  14|          3|    2|          6|
    |A_2_ce0            |  14|          3|    1|          3|
    |A_2_we0            |   9|          2|    1|          2|
    |A_3_address0       |  14|          3|    2|          6|
    |A_3_ce0            |  14|          3|    1|          3|
    |A_3_we0            |   9|          2|    1|          2|
    |A_address0         |  14|          3|    2|          6|
    |A_ce0              |  14|          3|    1|          3|
    |A_we0              |   9|          2|    1|          2|
    |B_1_address0       |  14|          3|    2|          6|
    |B_1_ce0            |  14|          3|    1|          3|
    |B_1_we0            |   9|          2|    1|          2|
    |B_2_address0       |  14|          3|    2|          6|
    |B_2_ce0            |  14|          3|    1|          3|
    |B_2_we0            |   9|          2|    1|          2|
    |B_3_address0       |  14|          3|    2|          6|
    |B_3_ce0            |  14|          3|    1|          3|
    |B_3_we0            |   9|          2|    1|          2|
    |B_address0         |  14|          3|    2|          6|
    |B_ce0              |  14|          3|    1|          3|
    |B_we0              |   9|          2|    1|          2|
    |ap_NS_fsm          |  25|          5|    1|          5|
    |stream_in2_TREADY  |   9|          2|    1|          2|
    |stream_in_TREADY   |   9|          2|    1|          2|
    |stream_out_TDATA   |   9|          2|   32|         64|
    |stream_out_TKEEP   |   9|          2|    4|          8|
    |stream_out_TLAST   |   9|          2|    1|          2|
    |stream_out_TSTRB   |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 375|         81|   76|        179|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   4|   0|    4|          0|
    |grp_matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |stream_out_TDATA_reg                                                              |  32|   0|   32|          0|
    |stream_out_TKEEP_reg                                                              |   4|   0|    4|          0|
    |stream_out_TLAST_reg                                                              |   1|   0|    1|          0|
    |stream_out_TSTRB_reg                                                              |   4|   0|    4|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |  47|   0|   47|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_none|  matrix_cyclic_block|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_none|  matrix_cyclic_block|  return value|
|stream_in_TDATA    |   in|   32|          axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID   |   in|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TREADY   |  out|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST    |   in|    1|          axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP    |   in|    4|          axis|   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB    |   in|    4|          axis|   stream_in_V_strb_V|       pointer|
|stream_out_TDATA   |  out|   32|          axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID  |  out|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TREADY  |   in|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST   |  out|    1|          axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP   |  out|    4|          axis|  stream_out_V_keep_V|       pointer|
|stream_out_TSTRB   |  out|    4|          axis|  stream_out_V_strb_V|       pointer|
|stream_in2_TDATA   |   in|   32|          axis|  stream_in2_V_data_V|       pointer|
|stream_in2_TVALID  |   in|    1|          axis|  stream_in2_V_last_V|       pointer|
|stream_in2_TREADY  |  out|    1|          axis|  stream_in2_V_last_V|       pointer|
|stream_in2_TLAST   |   in|    1|          axis|  stream_in2_V_last_V|       pointer|
|stream_in2_TKEEP   |   in|    4|          axis|  stream_in2_V_keep_V|       pointer|
|stream_in2_TSTRB   |   in|    4|          axis|  stream_in2_V_strb_V|       pointer|
+-------------------+-----+-----+--------------+---------------------+--------------+

