Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8882e7d7fe646adae6530398db096eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_bcd_testbench_behav xil_defaultlib.sseg1_bcd_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv:84]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'num' [C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/dd11b.sv:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.dd11b
Compiling module xil_defaultlib.mux4_2b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_bcd
Compiling module xil_defaultlib.sseg1_bcd_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_bcd_testbench_behav
