{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 18:47:45 2024 " "Info: Processing started: Sat Jun 22 18:47:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~42 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~42\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~37 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~4 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~4\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~0 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~2 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~2\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register passwd_register:set_password4\|register:r3\|q\[0\] register error_counter:error_cnt\|error_count\[0\] 87.72 MHz 11.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 87.72 MHz between source register \"passwd_register:set_password4\|register:r3\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 11.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns + Longest register register " "Info: + Longest register to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password4\|register:r3\|q\[0\] 1 REG LC3_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_E5; Fanout = 1; REG Node = 'passwd_register:set_password4\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password4|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 1.500 ns res_tmp~1243 2 COMB LC8_E6 1 " "Info: 2: + IC(0.500 ns) + CELL(1.000 ns) = 1.500 ns; Loc. = LC8_E6; Fanout = 1; COMB Node = 'res_tmp~1243'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { passwd_register:set_password4|register:r3|q[0] res_tmp~1243 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.700 ns) 2.700 ns res_tmp~1417 3 COMB LC1_E2 1 " "Info: 3: + IC(0.500 ns) + CELL(0.700 ns) = 2.700 ns; Loc. = LC1_E2; Fanout = 1; COMB Node = 'res_tmp~1417'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { res_tmp~1243 res_tmp~1417 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.700 ns res_tmp~1353 4 COMB LC2_E2 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC2_E2; Fanout = 1; COMB Node = 'res_tmp~1353'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1417 res_tmp~1353 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.100 ns) 5.700 ns res_tmp~1201 5 COMB LC8_D7 3 " "Info: 5: + IC(0.900 ns) + CELL(1.100 ns) = 5.700 ns; Loc. = LC8_D7; Fanout = 3; COMB Node = 'res_tmp~1201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { res_tmp~1353 res_tmp~1201 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 6.400 ns error_counter:error_cnt\|error_count\[0\] 6 REG LC1_D7 4 " "Info: 6: + IC(0.100 ns) + CELL(0.600 ns) = 6.400 ns; Loc. = LC1_D7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 68.75 % ) " "Info: Total cell delay = 4.400 ns ( 68.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 31.25 % ) " "Info: Total interconnect delay = 2.000 ns ( 31.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.400 ns" { passwd_register:set_password4|register:r3|q[0] res_tmp~1243 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.400 ns" { passwd_register:set_password4|register:r3|q[0] res_tmp~1243 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } { 0.000ns 0.500ns 0.500ns 0.000ns 0.900ns 0.100ns } { 0.000ns 1.000ns 0.700ns 1.000ns 1.100ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.300 ns - Smallest " "Info: - Smallest clock skew is -4.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 34 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 34; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.000 ns) 4.300 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_D7 4 " "Info: 2: + IC(1.500 ns) + CELL(0.000 ns) = 4.300 ns; Loc. = LC1_D7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 65.12 % ) " "Info: Total cell delay = 2.800 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 34.88 % ) " "Info: Total interconnect delay = 1.500 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 34 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 34; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.000 ns) 5.300 ns passwd_register:set_password4\|comb~38 2 COMB LC6_D5 3 " "Info: 2: + IC(1.500 ns) + CELL(1.000 ns) = 5.300 ns; Loc. = LC6_D5; Fanout = 3; COMB Node = 'passwd_register:set_password4\|comb~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.500 ns" { clk passwd_register:set_password4|comb~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.800 ns) 7.200 ns passwd_register:set_password4\|comb~39 3 COMB LC4_D17 8 " "Info: 3: + IC(1.100 ns) + CELL(0.800 ns) = 7.200 ns; Loc. = LC4_D17; Fanout = 8; COMB Node = 'passwd_register:set_password4\|comb~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 8.600 ns passwd_register:set_password4\|register:r3\|q\[0\] 4 REG LC3_E5 1 " "Info: 4: + IC(1.400 ns) + CELL(0.000 ns) = 8.600 ns; Loc. = LC3_E5; Fanout = 1; REG Node = 'passwd_register:set_password4\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 53.49 % ) " "Info: Total cell delay = 4.600 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 46.51 % ) " "Info: Total interconnect delay = 4.000 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.600 ns" { clk passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.600 ns" { clk clk~out passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } { 0.000ns 0.000ns 1.500ns 1.100ns 1.400ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.600 ns" { clk passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.600 ns" { clk clk~out passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } { 0.000ns 0.000ns 1.500ns 1.100ns 1.400ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.400 ns" { passwd_register:set_password4|register:r3|q[0] res_tmp~1243 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.400 ns" { passwd_register:set_password4|register:r3|q[0] res_tmp~1243 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } { 0.000ns 0.500ns 0.500ns 0.000ns 0.900ns 0.100ns } { 0.000ns 1.000ns 0.700ns 1.000ns 1.100ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.600 ns" { clk passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.600 ns" { clk clk~out passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r3|q[0] } { 0.000ns 0.000ns 1.500ns 1.100ns 1.400ns } { 0.000ns 2.800ns 1.000ns 0.800ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register led_flasher:led_fls\|second_count\[0\] register led_flasher:led_fls\|second_count\[3\] 222.22 MHz 4.5 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 222.22 MHz between source register \"led_flasher:led_fls\|second_count\[0\]\" and destination register \"led_flasher:led_fls\|second_count\[3\]\" (period= 4.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.800 ns + Longest register register " "Info: + Longest register to register delay is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_flasher:led_fls\|second_count\[0\] 1 REG LC6_F36 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_F36; Fanout = 4; REG Node = 'led_flasher:led_fls\|second_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { led_flasher:led_fls|second_count[0] } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns led_flasher:led_fls\|led~48 2 COMB LC2_F36 3 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC2_F36; Fanout = 3; COMB Node = 'led_flasher:led_fls\|led~48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { led_flasher:led_fls|second_count[0] led_flasher:led_fls|led~48 } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.200 ns led_flasher:led_fls\|led~50 3 COMB LC1_F36 4 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.200 ns; Loc. = LC1_F36; Fanout = 4; COMB Node = 'led_flasher:led_fls\|led~50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { led_flasher:led_fls|led~48 led_flasher:led_fls|led~50 } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.300 ns led_flasher:led_fls\|second_count~461 4 COMB LC7_F36 4 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 3.300 ns; Loc. = LC7_F36; Fanout = 4; COMB Node = 'led_flasher:led_fls\|second_count~461'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.100 ns" { led_flasher:led_fls|led~50 led_flasher:led_fls|second_count~461 } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 3.800 ns led_flasher:led_fls\|second_count\[3\] 5 REG LC3_F36 3 " "Info: 5: + IC(0.100 ns) + CELL(0.400 ns) = 3.800 ns; Loc. = LC3_F36; Fanout = 3; REG Node = 'led_flasher:led_fls\|second_count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { led_flasher:led_fls|second_count~461 led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 89.47 % ) " "Info: Total cell delay = 3.400 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 10.53 % ) " "Info: Total interconnect delay = 0.400 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { led_flasher:led_fls|second_count[0] led_flasher:led_fls|led~48 led_flasher:led_fls|led~50 led_flasher:led_fls|second_count~461 led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.800 ns" { led_flasher:led_fls|second_count[0] led_flasher:led_fls|led~48 led_flasher:led_fls|led~50 led_flasher:led_fls|second_count~461 led_flasher:led_fls|second_count[3] } { 0.000ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 1.000ns 0.400ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 4.800 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 8; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 4.800 ns led_flasher:led_fls\|second_count\[3\] 2 REG LC3_F36 3 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 4.800 ns; Loc. = LC3_F36; Fanout = 3; REG Node = 'led_flasher:led_fls\|second_count\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { true_clk led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 58.33 % ) " "Info: Total cell delay = 2.800 ns ( 58.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 41.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 41.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[3] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 4.800 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns true_clk 1 CLK PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 8; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 4.800 ns led_flasher:led_fls\|second_count\[0\] 2 REG LC6_F36 4 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 4.800 ns; Loc. = LC6_F36; Fanout = 4; REG Node = 'led_flasher:led_fls\|second_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { true_clk led_flasher:led_fls|second_count[0] } "NODE_NAME" } } { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 58.33 % ) " "Info: Total cell delay = 2.800 ns ( 58.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 41.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 41.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[0] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[3] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[0] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "led_flasher.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/led_flasher.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.800 ns" { led_flasher:led_fls|second_count[0] led_flasher:led_fls|led~48 led_flasher:led_fls|led~50 led_flasher:led_fls|second_count~461 led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.800 ns" { led_flasher:led_fls|second_count[0] led_flasher:led_fls|led~48 led_flasher:led_fls|led~50 led_flasher:led_fls|second_count~461 led_flasher:led_fls|second_count[3] } { 0.000ns 0.100ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 1.000ns 0.400ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[3] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { true_clk led_flasher:led_fls|second_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { true_clk true_clk~out led_flasher:led_fls|second_count[0] } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a1 " "Info: No valid register-to-register data paths exist for clock \"a1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a0 " "Info: No valid register-to-register data paths exist for clock \"a0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "error_counter:error_cnt\|error_count\[0\] a0 clk 7.800 ns register " "Info: tsu for register \"error_counter:error_cnt\|error_count\[0\]\" (data pin = \"a0\", clock pin = \"clk\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.700 ns + Longest pin register " "Info: + Longest pin to register delay is 11.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns a0 1 CLK PIN_138 28 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_138; Fanout = 28; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.000 ns) 6.100 ns comb~134 2 COMB LC5_D17 6 " "Info: 2: + IC(2.300 ns) + CELL(1.000 ns) = 6.100 ns; Loc. = LC5_D17; Fanout = 6; COMB Node = 'comb~134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.300 ns" { a0 comb~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.600 ns) 8.000 ns res_tmp~1417 3 COMB LC1_E2 1 " "Info: 3: + IC(1.300 ns) + CELL(0.600 ns) = 8.000 ns; Loc. = LC1_E2; Fanout = 1; COMB Node = 'res_tmp~1417'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { comb~134 res_tmp~1417 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns res_tmp~1353 4 COMB LC2_E2 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC2_E2; Fanout = 1; COMB Node = 'res_tmp~1353'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.000 ns" { res_tmp~1417 res_tmp~1353 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.100 ns) 11.000 ns res_tmp~1201 5 COMB LC8_D7 3 " "Info: 5: + IC(0.900 ns) + CELL(1.100 ns) = 11.000 ns; Loc. = LC8_D7; Fanout = 3; COMB Node = 'res_tmp~1201'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { res_tmp~1353 res_tmp~1201 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 11.700 ns error_counter:error_cnt\|error_count\[0\] 6 REG LC1_D7 4 " "Info: 6: + IC(0.100 ns) + CELL(0.600 ns) = 11.700 ns; Loc. = LC1_D7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 60.68 % ) " "Info: Total cell delay = 7.100 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 39.32 % ) " "Info: Total interconnect delay = 4.600 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.700 ns" { a0 comb~134 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.700 ns" { a0 a0~out comb~134 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.300ns 1.300ns 0.000ns 0.900ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 1.100ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 34 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 34; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.000 ns) 4.300 ns error_counter:error_cnt\|error_count\[0\] 2 REG LC1_D7 4 " "Info: 2: + IC(1.500 ns) + CELL(0.000 ns) = 4.300 ns; Loc. = LC1_D7; Fanout = 4; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 65.12 % ) " "Info: Total cell delay = 2.800 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 34.88 % ) " "Info: Total interconnect delay = 1.500 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.700 ns" { a0 comb~134 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.700 ns" { a0 a0~out comb~134 res_tmp~1417 res_tmp~1353 res_tmp~1201 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.300ns 1.300ns 0.000ns 0.900ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.600ns 1.000ns 1.100ns 0.600ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { clk error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.300 ns" { clk clk~out error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out1\[3\] out1_reg\[3\] 10.600 ns register " "Info: tco from clock \"clk\" to destination pin \"out1\[3\]\" through register \"out1_reg\[3\]\" is 10.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_119 34 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 34; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.000 ns) 4.400 ns out1_reg\[3\] 2 REG LC6_E1 2 " "Info: 2: + IC(1.600 ns) + CELL(0.000 ns) = 4.400 ns; Loc. = LC6_E1; Fanout = 2; REG Node = 'out1_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.600 ns" { clk out1_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 63.64 % ) " "Info: Total cell delay = 2.800 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { clk out1_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.400 ns" { clk clk~out out1_reg[3] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register pin " "Info: + Longest register to pin delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out1_reg\[3\] 1 REG LC6_E1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E1; Fanout = 2; REG Node = 'out1_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { out1_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.800 ns) 5.900 ns out1\[3\] 2 PIN PIN_17 0 " "Info: 2: + IC(2.100 ns) + CELL(3.800 ns) = 5.900 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'out1\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[3] out1[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 64.41 % ) " "Info: Total cell delay = 3.800 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 35.59 % ) " "Info: Total interconnect delay = 2.100 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[3] out1[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.900 ns" { out1_reg[3] out1[3] } { 0.000ns 2.100ns } { 0.000ns 3.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { clk out1_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.400 ns" { clk clk~out out1_reg[3] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.900 ns" { out1_reg[3] out1[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.900 ns" { out1_reg[3] out1[3] } { 0.000ns 2.100ns } { 0.000ns 3.800ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password4\|register:r4\|q\[2\] inB\[2\] m 5.200 ns register " "Info: th for register \"passwd_register:set_password4\|register:r4\|q\[2\]\" (data pin = \"inB\[2\]\", clock pin = \"m\") is 5.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 9.300 ns + Longest register " "Info: + Longest clock path from clock \"m\" to destination register is 9.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns m 1 CLK PIN_38 13 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_38; Fanout = 13; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 6.200 ns passwd_register:set_password4\|comb~38 2 COMB LC6_D5 3 " "Info: 2: + IC(2.300 ns) + CELL(1.100 ns) = 6.200 ns; Loc. = LC6_D5; Fanout = 3; COMB Node = 'passwd_register:set_password4\|comb~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.400 ns" { m passwd_register:set_password4|comb~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.800 ns) 8.100 ns passwd_register:set_password4\|comb~39 3 COMB LC4_D17 8 " "Info: 3: + IC(1.100 ns) + CELL(0.800 ns) = 8.100 ns; Loc. = LC4_D17; Fanout = 8; COMB Node = 'passwd_register:set_password4\|comb~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 9.300 ns passwd_register:set_password4\|register:r4\|q\[2\] 4 REG LC5_E13 1 " "Info: 4: + IC(1.200 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = LC5_E13; Fanout = 1; REG Node = 'passwd_register:set_password4\|register:r4\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 50.54 % ) " "Info: Total cell delay = 4.700 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 49.46 % ) " "Info: Total interconnect delay = 4.600 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.300 ns" { m passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.300 ns" { m m~out passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r4|q[2] } { 0.000ns 0.000ns 2.300ns 1.100ns 1.200ns } { 0.000ns 2.800ns 1.100ns 0.800ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns inB\[2\] 1 PIN PIN_121 49 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_121; Fanout = 49; PIN Node = 'inB\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.400 ns) 4.800 ns passwd_register:set_password4\|register:r4\|q\[2\] 2 REG LC5_E13 1 " "Info: 2: + IC(1.600 ns) + CELL(0.400 ns) = 4.800 ns; Loc. = LC5_E13; Fanout = 1; REG Node = 'passwd_register:set_password4\|register:r4\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { inB[2] passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 66.67 % ) " "Info: Total cell delay = 3.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 1.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { inB[2] passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { inB[2] inB[2]~out passwd_register:set_password4|register:r4|q[2] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.300 ns" { m passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.300 ns" { m m~out passwd_register:set_password4|comb~38 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r4|q[2] } { 0.000ns 0.000ns 2.300ns 1.100ns 1.200ns } { 0.000ns 2.800ns 1.100ns 0.800ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { inB[2] passwd_register:set_password4|register:r4|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.800 ns" { inB[2] inB[2]~out passwd_register:set_password4|register:r4|q[2] } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 0.400ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 18:47:45 2024 " "Info: Processing ended: Sat Jun 22 18:47:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
