{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701777241082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701777241093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 17:24:00 2023 " "Processing started: Tue Dec 05 17:24:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701777241093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701777241093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul -c mul " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul -c mul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701777241093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701777241627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701777241628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701777251932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701777251932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul " "Elaborating entity \"mul\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701777251971 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "mul.v" "Mult0" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252073 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701777252073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701777252382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701777252384 ""}  } { { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701777252384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ujs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ujs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ujs " "Found entity 1: mult_ujs" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701777252484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701777252484 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le3a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252520 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252520 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[0\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252520 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le5a[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701777252520 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701777252520 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le3a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[1\] " "Synthesized away node \"lpm_mult:Mult0\|mult_ujs:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_ujs.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/db/mult_ujs.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mul.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/operators/rtl/mul.v" 2 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701777252523 "|mul|lpm_mult:Mult0|mult_ujs:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701777252523 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701777252523 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "16 " "Ignored 16 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701777252618 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701777252618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701777252683 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701777252683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701777252683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701777252683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701777252738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 17:24:12 2023 " "Processing ended: Tue Dec 05 17:24:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701777252738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701777252738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701777252738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701777252738 ""}
