module top
#(parameter param195 = ((~&(^(((8'h9f) ? (8'hbc) : (8'hbe)) ? (~&(8'hb0)) : ((7'h40) < (7'h43))))) >>> {((((8'ha1) >= (8'ha2)) ? ((8'ha0) ? (8'ha5) : (8'ha0)) : (!(8'hba))) ? (((8'hb1) ^~ (8'hb1)) <= {(8'ha0), (7'h41)}) : (((7'h44) >= (8'hba)) <<< {(8'ha0)}))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2d8):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire [(5'h15):(1'h0)] wire193;
  wire signed [(4'h8):(1'h0)] wire192;
  wire signed [(5'h15):(1'h0)] wire191;
  wire signed [(4'h9):(1'h0)] wire184;
  wire [(4'h9):(1'h0)] wire183;
  wire signed [(2'h2):(1'h0)] wire182;
  wire [(5'h14):(1'h0)] wire166;
  wire signed [(4'hc):(1'h0)] wire165;
  wire [(2'h2):(1'h0)] wire164;
  wire [(5'h13):(1'h0)] wire162;
  wire [(5'h12):(1'h0)] wire129;
  wire [(3'h7):(1'h0)] wire126;
  wire [(3'h7):(1'h0)] wire125;
  wire signed [(5'h13):(1'h0)] wire124;
  wire [(4'h9):(1'h0)] wire123;
  wire [(3'h7):(1'h0)] wire122;
  wire [(4'h8):(1'h0)] wire121;
  wire signed [(4'he):(1'h0)] wire101;
  wire signed [(5'h14):(1'h0)] wire4;
  reg signed [(3'h6):(1'h0)] reg190 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg189 = (1'h0);
  reg [(5'h14):(1'h0)] reg188 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg187 = (1'h0);
  reg [(2'h3):(1'h0)] reg186 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg185 = (1'h0);
  reg [(4'hd):(1'h0)] reg181 = (1'h0);
  reg [(5'h13):(1'h0)] reg180 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg179 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg178 = (1'h0);
  reg signed [(4'he):(1'h0)] reg177 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg176 = (1'h0);
  reg [(4'h8):(1'h0)] reg175 = (1'h0);
  reg [(4'hc):(1'h0)] reg174 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg173 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg172 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg171 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg170 = (1'h0);
  reg [(4'hf):(1'h0)] reg169 = (1'h0);
  reg [(5'h15):(1'h0)] reg168 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg167 = (1'h0);
  reg [(5'h14):(1'h0)] reg103 = (1'h0);
  reg [(5'h13):(1'h0)] reg104 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg105 = (1'h0);
  reg [(4'hd):(1'h0)] reg106 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg107 = (1'h0);
  reg [(4'he):(1'h0)] reg108 = (1'h0);
  reg signed [(4'he):(1'h0)] reg109 = (1'h0);
  reg [(3'h5):(1'h0)] reg110 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg111 = (1'h0);
  reg [(5'h10):(1'h0)] reg112 = (1'h0);
  reg [(4'hf):(1'h0)] reg113 = (1'h0);
  reg [(5'h14):(1'h0)] reg114 = (1'h0);
  reg [(4'hb):(1'h0)] reg115 = (1'h0);
  reg [(5'h10):(1'h0)] reg116 = (1'h0);
  reg [(5'h12):(1'h0)] reg117 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg118 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg119 = (1'h0);
  reg [(5'h15):(1'h0)] reg120 = (1'h0);
  reg [(2'h3):(1'h0)] reg127 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg128 = (1'h0);
  assign y = {wire193,
                 wire192,
                 wire191,
                 wire184,
                 wire183,
                 wire182,
                 wire166,
                 wire165,
                 wire164,
                 wire162,
                 wire129,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 wire122,
                 wire121,
                 wire101,
                 wire4,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 reg112,
                 reg113,
                 reg114,
                 reg115,
                 reg116,
                 reg117,
                 reg118,
                 reg119,
                 reg120,
                 reg127,
                 reg128,
                 (1'h0)};
  assign wire4 = wire1[(2'h2):(1'h0)];
  module5 #() modinst102 (wire101, clk, wire4, wire0, wire2, wire1);
  always
    @(posedge clk) begin
      reg103 <= $unsigned($signed($signed($signed(wire4[(3'h6):(2'h2)]))));
      if ((wire0 ?
          ((wire4[(3'h4):(3'h4)] && (|wire0[(3'h5):(2'h2)])) ?
              {(^~(wire2 ? wire0 : wire2)),
                  $unsigned((wire3 ?
                      wire3 : wire0))} : wire3[(4'he):(1'h0)]) : $signed(((~^(wire0 != reg103)) && wire0))))
        begin
          reg104 <= (($unsigned((wire3[(3'h7):(2'h2)] >= $signed(wire3))) ?
                  wire2[(4'hf):(4'h8)] : $unsigned(wire4[(2'h2):(1'h0)])) ?
              (wire0[(4'hf):(3'h7)] - $signed(((wire0 ? wire3 : wire3) ?
                  (wire101 ?
                      wire1 : wire1) : (wire1 && (8'hbd))))) : (^(($unsigned(wire1) & $unsigned(wire0)) - (wire101 <<< $signed(wire101)))));
          if (((-reg103) || $unsigned(wire4)))
            begin
              reg105 <= (($signed({wire1, wire3}) ?
                  wire1[(2'h2):(1'h1)] : (~|(^wire1))) & {wire2, (7'h41)});
              reg106 <= ({((reg103 ? (!wire2) : wire1) ?
                      ((wire101 * reg103) ?
                          (wire101 + (8'h9e)) : wire2[(4'ha):(1'h0)]) : ($unsigned(wire4) >>> wire2[(3'h6):(1'h0)])),
                  $unsigned(reg105)} > $signed($signed(wire0[(1'h0):(1'h0)])));
            end
          else
            begin
              reg105 <= reg105;
              reg106 <= (wire1[(3'h5):(3'h5)] ?
                  (~&((~^(reg103 ?
                      reg104 : wire101)) | wire3[(1'h0):(1'h0)])) : reg104);
            end
          reg107 <= (!(($signed($unsigned(wire0)) >>> (8'ha5)) ?
              (((-reg103) - wire101) | $signed($signed(wire2))) : (&$unsigned((reg104 ?
                  wire101 : (8'hbc))))));
          reg108 <= $signed($signed(reg103[(1'h1):(1'h1)]));
        end
      else
        begin
          if (wire101)
            begin
              reg104 <= $unsigned(wire101);
              reg105 <= wire1;
            end
          else
            begin
              reg104 <= wire101;
              reg105 <= wire4;
              reg106 <= wire101;
            end
          reg107 <= reg107;
          if ($signed((wire4[(4'h9):(3'h4)] ?
              ($signed(wire3[(2'h2):(1'h0)]) ?
                  ((wire3 == reg107) ?
                      (8'hba) : (!wire101)) : reg103) : $signed($signed($unsigned(wire1))))))
            begin
              reg108 <= {((((wire0 << reg108) == {reg104}) >>> $unsigned((wire1 & wire101))) ?
                      (-(8'hbe)) : ((+wire2) > (&wire1[(3'h6):(3'h5)]))),
                  {$signed(reg103)}};
              reg109 <= wire101[(4'hb):(1'h1)];
              reg110 <= ((((wire1 ?
                      $signed((8'ha2)) : wire2[(3'h5):(1'h0)]) & (&wire1)) ?
                  $signed(($unsigned(wire101) ?
                      {wire4,
                          reg105} : wire4[(4'h8):(2'h2)])) : (((wire1 - reg104) ?
                      {wire0} : $unsigned(reg109)) <= reg103[(3'h6):(3'h4)])) ~^ wire2);
              reg111 <= ($unsigned($unsigned((|reg106[(4'hb):(4'ha)]))) < $signed((~|reg103)));
            end
          else
            begin
              reg108 <= $unsigned($signed($unsigned(wire0)));
              reg109 <= ((8'ha0) * (~(&(^~{reg103, reg104}))));
              reg110 <= reg111[(5'h10):(1'h1)];
              reg111 <= ((-(~|$unsigned(wire101))) ^ (wire3 <= ($signed($signed((8'hbe))) ?
                  reg105 : $signed($signed(reg107)))));
            end
          reg112 <= ($unsigned(($unsigned($unsigned((8'hb7))) ?
              $unsigned((wire0 ?
                  reg107 : reg109)) : (^((8'hb0) - reg109)))) << $unsigned(reg104[(3'h5):(2'h3)]));
          reg113 <= reg112;
        end
      if ($unsigned($signed(reg113[(4'h8):(2'h2)])))
        begin
          if (reg105)
            begin
              reg114 <= (~&$unsigned(wire1));
            end
          else
            begin
              reg114 <= (reg105 * $signed(({$unsigned(reg114),
                      wire2[(4'he):(3'h6)]} ?
                  (8'hbb) : $signed($unsigned(reg107)))));
              reg115 <= reg112[(3'h4):(2'h3)];
            end
          if ($unsigned($unsigned({wire2})))
            begin
              reg116 <= $unsigned(wire0[(5'h14):(4'hd)]);
              reg117 <= $unsigned(((($unsigned(reg107) | {reg104, reg103}) ?
                      $signed((wire101 ?
                          (8'ha7) : wire3)) : ($signed(wire1) || $signed(wire0))) ?
                  $unsigned($unsigned((reg111 ?
                      reg104 : (8'ha7)))) : (~&$signed({reg106}))));
              reg118 <= ($unsigned((&{(reg115 ? reg104 : wire2),
                  $unsigned(reg109)})) >= {reg115,
                  ({(&reg112), $signed(reg115)} ?
                      $unsigned($unsigned(reg108)) : ($signed(reg112) ?
                          wire4 : (reg115 ? wire3 : (8'hac))))});
              reg119 <= reg104;
              reg120 <= $signed((reg115[(3'h6):(2'h2)] ?
                  (8'hae) : $signed((((8'hb0) << wire1) ?
                      (wire4 ? (8'ha3) : reg111) : (wire1 ?
                          reg109 : wire101)))));
            end
          else
            begin
              reg116 <= (8'hb4);
              reg117 <= ((!$unsigned((8'hbf))) == $unsigned(wire4));
              reg118 <= {wire2[(5'h11):(5'h10)]};
              reg119 <= $unsigned((|{reg117,
                  ((reg117 ? reg116 : reg113) ? (7'h43) : $signed(reg113))}));
            end
        end
      else
        begin
          reg114 <= $unsigned((reg114[(4'h9):(3'h7)] <<< reg103));
          if (reg103[(1'h1):(1'h0)])
            begin
              reg115 <= {wire2[(4'hb):(3'h5)], (^~reg111)};
              reg116 <= $signed($unsigned((~reg104[(3'h5):(1'h1)])));
              reg117 <= (({$unsigned((+reg112))} ^~ reg108) ?
                  ((reg108[(3'h7):(3'h4)] ?
                          reg113 : ((8'hac) ?
                              ((8'hb5) != wire1) : (&(8'had)))) ?
                      reg113 : ((wire101[(4'hc):(3'h4)] ~^ (reg112 ?
                              reg105 : wire2)) ?
                          $unsigned((reg110 == reg113)) : $signed((wire1 <<< reg111)))) : wire2);
              reg118 <= $signed((~^wire4));
            end
          else
            begin
              reg115 <= reg105[(2'h2):(2'h2)];
              reg116 <= reg103[(2'h2):(2'h2)];
              reg117 <= $signed((^(~&$signed(((8'haa) ? (8'h9c) : reg104)))));
            end
          if ($unsigned((~^$unsigned(reg110))))
            begin
              reg119 <= (|wire101);
              reg120 <= ($unsigned((((reg115 ?
                  (8'hae) : reg114) != reg105) && reg104[(4'hc):(4'hc)])) | (!$unsigned(reg119[(1'h1):(1'h1)])));
            end
          else
            begin
              reg119 <= $signed((wire3[(3'h6):(2'h3)] - reg107));
              reg120 <= reg114[(5'h12):(4'he)];
            end
        end
    end
  assign wire121 = ((!($signed($unsigned(wire4)) ?
                       $signed(((7'h40) ?
                           reg104 : reg105)) : reg114[(3'h6):(3'h6)])) <<< (wire3 && ((~|(|reg118)) ^~ $signed(reg120[(4'hc):(3'h5)]))));
  assign wire122 = (($signed({$unsigned(reg119), {reg118, wire4}}) ?
                           (|$signed($signed(reg104))) : (8'hb1)) ?
                       $unsigned({{$unsigned(wire0)},
                           (reg115 < (reg118 | (8'hac)))}) : ((({wire4,
                                       reg109} ?
                                   (reg118 > reg120) : (~&(8'ha1))) ?
                               (~|reg110[(2'h3):(1'h0)]) : reg108) ?
                           ((~$signed(wire121)) * reg103) : (^reg106[(2'h3):(2'h2)])));
  assign wire123 = $signed(reg111);
  assign wire124 = ((reg114 != ((reg106[(3'h7):(3'h4)] ?
                           (reg107 >= (8'h9c)) : {wire4}) | ((reg111 ?
                           reg113 : reg113) <<< reg113))) ?
                       $signed(wire101[(4'hd):(3'h5)]) : reg120[(5'h14):(4'hc)]);
  assign wire125 = ((-(~|reg114[(2'h3):(1'h1)])) ?
                       reg108[(4'hb):(3'h5)] : (reg118 && (!wire3)));
  assign wire126 = (&{reg118,
                       ($signed(reg105) ?
                           ($signed(wire4) ?
                               (~&reg119) : (~^reg109)) : ((reg116 ?
                                   (8'hb0) : wire124) ?
                               $signed(wire125) : reg113))});
  always
    @(posedge clk) begin
      reg127 <= ({({(~&wire0)} ?
              ($signed((8'hae)) ?
                  reg112[(4'ha):(3'h6)] : wire122) : (^~{wire124})),
          {((reg105 ? wire0 : wire124) ? {reg105} : (&reg114))}} - (^reg112));
      reg128 <= wire121;
    end
  assign wire129 = wire124;
  module130 #() modinst163 (wire162, clk, reg118, wire0, wire129, reg104, reg112);
  assign wire164 = {{(8'hb7)}};
  assign wire165 = reg116;
  assign wire166 = $signed(reg106);
  always
    @(posedge clk) begin
      reg167 <= $unsigned({wire165});
      if ((({wire101[(3'h7):(2'h2)], reg119} ?
          (~^$signed(wire101)) : (wire122 ?
              ((-wire122) + reg107[(4'h8):(3'h7)]) : ({reg117,
                  wire162} > $signed(reg109)))) + $signed(($signed($signed(reg104)) ?
          reg103 : reg106))))
        begin
          reg168 <= reg119[(1'h0):(1'h0)];
          if ($unsigned(wire162))
            begin
              reg169 <= $unsigned($unsigned($signed(wire1[(4'h8):(2'h3)])));
              reg170 <= reg103;
              reg171 <= wire121;
              reg172 <= (~|$signed($unsigned($unsigned((wire0 ?
                  reg127 : wire123)))));
              reg173 <= (|$signed($signed(wire162[(4'h9):(4'h8)])));
            end
          else
            begin
              reg169 <= (|(^~wire0));
            end
          if ((reg112[(3'h5):(1'h0)] ?
              reg104 : {(~^(|(reg171 ? reg108 : wire164))), reg127}))
            begin
              reg174 <= ((reg168 ?
                  {$unsigned({reg104}),
                      $unsigned((wire162 ^~ reg170))} : (reg108 << {reg172})) || (~$signed($unsigned(wire121))));
              reg175 <= ((8'ha2) || ((reg104[(5'h11):(4'h8)] ~^ $unsigned((wire166 ^~ reg106))) ?
                  (reg120[(4'hb):(4'h9)] ?
                      wire3 : $signed((~wire126))) : (8'hbc)));
              reg176 <= reg173;
              reg177 <= (+((!{{(7'h43), wire165}, wire164}) ?
                  ($signed((reg128 ? reg176 : reg113)) | ($unsigned(wire129) ?
                      (8'haa) : $signed((8'ha1)))) : ($signed(reg103) ?
                      wire165 : wire122)));
              reg178 <= reg117;
            end
          else
            begin
              reg174 <= ((wire164 ?
                  {$signed((~^reg110))} : (($signed(reg127) ?
                          wire162 : $unsigned(wire0)) ?
                      {(^~reg104)} : ({reg176, wire121} ^ (reg173 ?
                          reg127 : reg173)))) * (~|reg118[(3'h5):(1'h1)]));
            end
          reg179 <= $signed({$unsigned((^~reg127))});
          reg180 <= ($signed({((~^wire123) ~^ ((8'hb4) ? reg116 : wire1))}) ?
              $unsigned(((wire1[(3'h6):(2'h2)] - (reg177 ? wire2 : wire166)) ?
                  ((+(8'hac)) << (^~reg174)) : $signed((reg168 ?
                      reg108 : reg117)))) : wire166[(5'h12):(4'hf)]);
        end
      else
        begin
          if (((wire101[(4'hb):(3'h7)] ?
              (~&(8'hb3)) : $unsigned((^~((7'h44) && reg103)))) || reg109[(4'he):(4'h8)]))
            begin
              reg168 <= $unsigned($signed($signed(reg171)));
            end
          else
            begin
              reg168 <= (&(reg114[(5'h10):(4'hc)] <= reg112));
              reg169 <= reg179[(4'h9):(3'h7)];
            end
        end
      reg181 <= {($signed((((8'hab) == (8'ha5)) ^~ {wire122})) ?
              reg128 : (!$signed(reg111[(5'h13):(1'h1)])))};
    end
  assign wire182 = ({(^~((reg179 >>> (8'ha0)) ?
                           (wire101 <= reg168) : reg172[(2'h2):(2'h2)]))} ^~ ((reg111 < reg127[(2'h3):(2'h3)]) ?
                       $signed(((wire122 + reg120) ?
                           (reg115 ?
                               (8'h9d) : wire3) : {reg120})) : reg170[(1'h0):(1'h0)]));
  assign wire183 = ($unsigned(($unsigned((8'ha3)) & (wire126[(2'h3):(1'h0)] ?
                           $signed(reg127) : $unsigned(reg127)))) ?
                       (-$signed(((8'hb1) ?
                           $unsigned(reg172) : (wire122 ?
                               reg171 : reg107)))) : (^$signed(reg110)));
  assign wire184 = ({reg127, reg171[(1'h0):(1'h0)]} ?
                       {wire101, wire0} : wire129[(1'h1):(1'h0)]);
  always
    @(posedge clk) begin
      reg185 <= ($unsigned(wire162) - $unsigned(((reg118 ?
          ((8'ha2) ?
              wire182 : wire164) : $signed(reg111)) > (+(reg171 != reg112)))));
      reg186 <= (wire126[(3'h5):(3'h5)] ?
          (~reg107[(4'ha):(3'h7)]) : $unsigned((7'h43)));
      reg187 <= $signed(reg178);
      if (reg177)
        begin
          reg188 <= {reg119};
          reg189 <= reg119[(1'h1):(1'h1)];
          reg190 <= (~($signed(reg105) ?
              $unsigned({$signed((8'hbf)),
                  (wire124 ? reg175 : reg185)}) : $unsigned((~^{(8'h9c),
                  reg127}))));
        end
      else
        begin
          reg188 <= (wire0 ^~ reg172[(2'h2):(1'h0)]);
          reg189 <= (!($unsigned((reg180[(3'h7):(3'h6)] && (reg104 & wire125))) ^~ (8'ha5)));
        end
    end
  assign wire191 = ((~|$signed(($signed(wire3) & reg169[(4'ha):(3'h4)]))) ?
                       wire0[(4'hb):(3'h4)] : $signed($signed($unsigned($unsigned((8'hab))))));
  assign wire192 = reg187[(4'ha):(3'h5)];
  module5 #() modinst194 (wire193, clk, reg103, reg120, wire162, wire2);
endmodule

module module130
#(parameter param160 = (~((!{((7'h44) ? (8'hae) : (8'hb7)), ((8'ha2) ? (8'hb9) : (8'hb6))}) ? ({(-(8'hb6)), ((8'hbe) <<< (8'ha9))} != ((|(8'hb2)) & {(7'h41)})) : {((~^(8'hb1)) < ((8'hac) ? (8'ha6) : (8'hb0))), (~(~&(8'hbe)))})), 
parameter param161 = (((({param160, param160} >> param160) * param160) >>> {({(8'hb0)} ~^ param160), (~^(param160 ? param160 : param160))}) ? (param160 ~^ param160) : (~^param160)))
(y, clk, wire131, wire132, wire133, wire134, wire135);
  output wire [(32'h6f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire131;
  input wire signed [(4'hb):(1'h0)] wire132;
  input wire [(4'hc):(1'h0)] wire133;
  input wire signed [(4'h9):(1'h0)] wire134;
  input wire signed [(5'h10):(1'h0)] wire135;
  wire [(5'h14):(1'h0)] wire159;
  wire [(3'h7):(1'h0)] wire158;
  wire [(5'h11):(1'h0)] wire157;
  wire [(3'h4):(1'h0)] wire156;
  wire signed [(4'he):(1'h0)] wire155;
  wire signed [(3'h7):(1'h0)] wire154;
  wire signed [(4'ha):(1'h0)] wire136;
  wire [(5'h10):(1'h0)] wire137;
  wire [(4'hf):(1'h0)] wire152;
  assign y = {wire159,
                 wire158,
                 wire157,
                 wire156,
                 wire155,
                 wire154,
                 wire136,
                 wire137,
                 wire152,
                 (1'h0)};
  assign wire136 = ((~|(wire133[(4'h9):(1'h0)] - $signed((+wire131)))) + {$signed(wire132[(4'h8):(3'h4)]),
                       (wire133 * wire131)});
  assign wire137 = (~|$unsigned((wire131[(3'h6):(1'h0)] ?
                       (wire131[(3'h7):(2'h3)] * {wire132}) : wire134[(3'h6):(2'h3)])));
  module138 #() modinst153 (.wire142(wire135), .wire139(wire133), .wire140(wire136), .wire143(wire137), .y(wire152), .clk(clk), .wire141(wire131));
  assign wire154 = ((((wire152 * $unsigned(wire133)) ?
                           (wire152[(3'h4):(1'h0)] == (wire136 | wire133)) : {$signed(wire132),
                               (wire135 ? wire133 : wire135)}) ?
                       (((~^wire135) ?
                               wire131[(1'h0):(1'h0)] : $signed(wire132)) ?
                           (wire132[(3'h6):(2'h3)] >= $unsigned(wire135)) : $signed((!wire132))) : wire134) || (^~((wire133 ?
                       (~^wire131) : {wire137}) + ($unsigned(wire131) >= (~&wire131)))));
  assign wire155 = $unsigned(wire154[(1'h0):(1'h0)]);
  assign wire156 = $signed($signed({($signed(wire134) ^~ wire134),
                       ((wire136 | wire154) ?
                           $signed((8'had)) : (~^wire137))}));
  assign wire157 = {(^(8'h9c)), wire137[(4'hf):(3'h7)]};
  assign wire158 = wire137;
  assign wire159 = (({$signed($signed(wire136)),
                           $signed((~^wire157))} * (^~(~(8'ha3)))) ?
                       ($signed(((^~wire137) ?
                               (wire152 ?
                                   wire137 : wire154) : $signed(wire135))) ?
                           (+wire156[(3'h4):(1'h0)]) : (wire137[(3'h4):(2'h2)] ?
                               wire132 : ($unsigned((8'hb8)) & wire131[(4'hd):(4'h9)]))) : $signed(($signed((wire132 ?
                           wire135 : wire137)) & (^~(~&wire152)))));
endmodule

module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h11f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire9;
  input wire signed [(4'hf):(1'h0)] wire8;
  input wire [(5'h13):(1'h0)] wire7;
  input wire [(4'h9):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire100;
  wire signed [(2'h2):(1'h0)] wire99;
  wire [(4'h8):(1'h0)] wire98;
  wire signed [(2'h3):(1'h0)] wire93;
  wire signed [(4'hf):(1'h0)] wire92;
  wire [(5'h15):(1'h0)] wire91;
  wire [(4'he):(1'h0)] wire90;
  wire [(5'h11):(1'h0)] wire89;
  wire [(5'h15):(1'h0)] wire88;
  wire signed [(4'h8):(1'h0)] wire87;
  wire [(5'h10):(1'h0)] wire86;
  wire [(4'hc):(1'h0)] wire85;
  wire [(3'h4):(1'h0)] wire83;
  wire signed [(4'he):(1'h0)] wire31;
  wire signed [(4'ha):(1'h0)] wire30;
  wire [(5'h10):(1'h0)] wire28;
  wire signed [(5'h15):(1'h0)] wire13;
  wire signed [(4'h9):(1'h0)] wire12;
  wire [(5'h15):(1'h0)] wire10;
  reg signed [(3'h7):(1'h0)] reg97 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg96 = (1'h0);
  reg [(4'ha):(1'h0)] reg95 = (1'h0);
  reg [(4'h9):(1'h0)] reg94 = (1'h0);
  reg [(5'h13):(1'h0)] reg11 = (1'h0);
  assign y = {wire100,
                 wire99,
                 wire98,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire87,
                 wire86,
                 wire85,
                 wire83,
                 wire31,
                 wire30,
                 wire28,
                 wire13,
                 wire12,
                 wire10,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg11,
                 (1'h0)};
  assign wire10 = (^((wire9[(4'ha):(1'h0)] - {(~^wire6)}) != wire7[(4'ha):(1'h1)]));
  always
    @(posedge clk) begin
      reg11 <= wire9;
    end
  assign wire12 = wire6[(2'h2):(1'h1)];
  assign wire13 = $unsigned({wire10[(1'h1):(1'h1)]});
  module14 #() modinst29 (wire28, clk, wire13, wire10, wire9, wire7);
  assign wire30 = $unsigned(wire9[(4'hc):(3'h4)]);
  assign wire31 = $signed((!$unsigned(($signed(wire7) ? (-wire9) : wire10))));
  module32 #() modinst84 (wire83, clk, wire7, wire10, wire6, wire31);
  assign wire85 = (~|(^~(((wire6 ?
                      wire6 : wire12) - (wire8 ^ wire12)) << (!(wire12 & wire7)))));
  assign wire86 = $signed($unsigned((((8'hb1) ?
                          $signed(wire7) : $unsigned(wire6)) ?
                      ({(8'h9e),
                          reg11} >> $signed(wire85)) : $signed(reg11[(5'h13):(4'h9)]))));
  assign wire87 = wire28;
  assign wire88 = (($signed($unsigned(reg11)) ?
                          wire86 : $unsigned($signed((^wire7)))) ?
                      ((reg11[(2'h2):(1'h0)] ? (8'hab) : wire86) ?
                          wire13 : wire8[(4'ha):(1'h1)]) : $unsigned($signed($unsigned($signed(wire87)))));
  assign wire89 = wire28;
  assign wire90 = wire85;
  assign wire91 = wire30[(4'ha):(3'h4)];
  assign wire92 = (|(wire28[(1'h0):(1'h0)] ? wire87 : wire28[(3'h5):(3'h4)]));
  assign wire93 = $signed(wire90[(4'he):(3'h5)]);
  always
    @(posedge clk) begin
      reg94 <= (~|$signed(wire30));
      reg95 <= $unsigned(wire10);
      reg96 <= wire86;
      reg97 <= ($signed(($signed($signed(wire83)) * $signed((wire8 - (8'hb8))))) ?
          (wire12 & (wire13[(3'h7):(2'h3)] <<< (~|(~|reg94)))) : ((~&wire88[(3'h7):(3'h6)]) - (wire12 ?
              (~|{reg95}) : (8'h9e))));
    end
  assign wire98 = $unsigned((^~$unsigned($unsigned((wire13 ?
                      (8'hb7) : wire28)))));
  assign wire99 = wire9[(5'h10):(3'h4)];
  assign wire100 = ($unsigned(((-$unsigned(wire9)) <= (&wire9))) ?
                       $unsigned(reg97) : $signed(($signed($signed(reg95)) * (wire98 ^ (wire30 ^ wire91)))));
endmodule

module module32
#(parameter param81 = ({(~^(((8'h9f) ? (7'h40) : (8'ha1)) ? (+(8'h9f)) : ((8'hb3) && (7'h43)))), (|{{(8'ha6), (8'hbd)}})} ? (^((^~((8'had) ? (8'hae) : (8'hbb))) <<< (^((7'h43) - (8'hb5))))) : (8'haa)), 
parameter param82 = (-(~&((^((8'had) >> param81)) ? (((8'hbe) ? param81 : param81) && {param81, (8'h9c)}) : (~^param81)))))
(y, clk, wire36, wire35, wire34, wire33);
  output wire [(32'h1ed):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire36;
  input wire [(4'hb):(1'h0)] wire35;
  input wire signed [(3'h4):(1'h0)] wire34;
  input wire signed [(3'h5):(1'h0)] wire33;
  wire signed [(5'h13):(1'h0)] wire80;
  wire signed [(4'hc):(1'h0)] wire79;
  wire signed [(4'hf):(1'h0)] wire78;
  wire [(4'h9):(1'h0)] wire77;
  wire [(5'h11):(1'h0)] wire76;
  wire signed [(5'h10):(1'h0)] wire66;
  wire [(4'h8):(1'h0)] wire65;
  wire signed [(2'h3):(1'h0)] wire64;
  wire [(3'h6):(1'h0)] wire63;
  wire signed [(5'h14):(1'h0)] wire40;
  wire signed [(3'h5):(1'h0)] wire39;
  wire [(3'h5):(1'h0)] wire38;
  wire [(4'ha):(1'h0)] wire37;
  reg [(2'h2):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg74 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg73 = (1'h0);
  reg [(3'h7):(1'h0)] reg72 = (1'h0);
  reg [(5'h13):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg70 = (1'h0);
  reg [(4'ha):(1'h0)] reg69 = (1'h0);
  reg [(4'hf):(1'h0)] reg68 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg67 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg62 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg61 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg59 = (1'h0);
  reg [(2'h3):(1'h0)] reg58 = (1'h0);
  reg [(4'h8):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg56 = (1'h0);
  reg [(3'h4):(1'h0)] reg55 = (1'h0);
  reg [(5'h13):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg53 = (1'h0);
  reg [(4'hb):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg51 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg50 = (1'h0);
  reg [(5'h13):(1'h0)] reg49 = (1'h0);
  reg [(2'h2):(1'h0)] reg48 = (1'h0);
  reg [(5'h10):(1'h0)] reg47 = (1'h0);
  reg [(5'h14):(1'h0)] reg46 = (1'h0);
  reg [(4'h9):(1'h0)] reg45 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg43 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg42 = (1'h0);
  reg [(3'h5):(1'h0)] reg41 = (1'h0);
  assign y = {wire80,
                 wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 (1'h0)};
  assign wire37 = (~^wire33[(1'h1):(1'h1)]);
  assign wire38 = ((^wire33) > ((^((!wire36) ?
                          wire34[(1'h1):(1'h0)] : (wire36 ?
                              wire36 : (8'ha5)))) ?
                      (~$unsigned((wire37 ?
                          (7'h42) : wire36))) : (wire35 <<< $unsigned((~wire36)))));
  assign wire39 = (^~$signed(wire35[(4'h8):(3'h6)]));
  assign wire40 = (wire35 >= $unsigned((wire39[(2'h2):(1'h0)] & wire37[(4'ha):(4'h8)])));
  always
    @(posedge clk) begin
      reg41 <= wire34[(3'h4):(1'h0)];
      reg42 <= ((8'hbf) & ($unsigned(wire35[(1'h0):(1'h0)]) * (~($unsigned(wire38) ?
          ((8'ha1) | wire36) : ((8'hbc) << wire33)))));
      if (((~^$unsigned($signed(wire39))) >= {wire34[(3'h4):(2'h2)]}))
        begin
          reg43 <= $signed($unsigned($signed($signed(wire33))));
          reg44 <= (({wire39,
                  ({reg42, wire37} ?
                      (reg41 ?
                          wire35 : wire34) : (8'hb6))} | (wire33[(3'h4):(2'h3)] >>> (reg42[(3'h4):(1'h1)] != wire33))) ?
              wire37[(2'h2):(2'h2)] : ($signed($signed((wire34 | wire39))) < {((-wire39) >> wire39)}));
          if ($signed(wire38[(1'h1):(1'h0)]))
            begin
              reg45 <= ((wire36[(1'h0):(1'h0)] + $signed(wire40)) | (^~$unsigned((8'hab))));
            end
          else
            begin
              reg45 <= $signed($signed({($unsigned(reg41) ?
                      $signed(wire35) : (&reg42))}));
            end
          reg46 <= ((($unsigned($signed((8'h9f))) ?
                  reg45[(3'h5):(3'h4)] : reg45[(3'h4):(3'h4)]) ^~ (~^{(reg43 >> reg43),
                  $unsigned(wire37)})) ?
              (^~$signed($signed((reg41 ?
                  wire40 : (8'ha8))))) : $signed($unsigned($unsigned({reg45}))));
          if ((!$signed(($signed($signed((8'ha4))) ?
              reg46[(3'h6):(2'h3)] : (8'ha9)))))
            begin
              reg47 <= {(wire39[(3'h4):(2'h3)] ?
                      ({$signed(reg42), wire36[(3'h7):(1'h0)]} ?
                          ({wire35} <<< (|reg44)) : (!$signed(wire33))) : wire34[(1'h1):(1'h1)])};
              reg48 <= (~&reg47[(4'hf):(3'h4)]);
              reg49 <= reg44[(3'h6):(2'h2)];
            end
          else
            begin
              reg47 <= (&((reg45 ?
                      (wire39[(2'h2):(1'h0)] ?
                          (wire40 ? (8'hbd) : wire34) : reg49) : reg41) ?
                  (+$signed((8'hae))) : (-reg45)));
              reg48 <= ((-(!$unsigned(wire38))) ?
                  ((|(~^wire34)) ?
                      (^~$signed($unsigned(reg49))) : (wire40[(5'h13):(5'h12)] ?
                          {wire40} : reg41[(1'h1):(1'h1)])) : reg45[(1'h1):(1'h1)]);
            end
        end
      else
        begin
          if ((($unsigned(wire37) ^~ $unsigned((~^((8'hb8) & wire35)))) ?
              wire38[(3'h5):(2'h2)] : (8'hb1)))
            begin
              reg43 <= $signed($unsigned(((^(wire35 == (8'hbc))) > {reg44,
                  (wire34 && reg43)})));
            end
          else
            begin
              reg43 <= {(((^$unsigned(wire39)) ? wire36 : reg43) > ({(reg41 ?
                              wire37 : (8'haf)),
                          $signed(reg45)} ?
                      (((8'had) ? reg49 : reg47) ?
                          (~reg44) : (reg45 ? reg49 : wire36)) : {wire35,
                          wire36[(4'h8):(2'h2)]})),
                  wire33[(1'h0):(1'h0)]};
              reg44 <= ({{((!(7'h40)) ? wire33 : wire37[(1'h1):(1'h1)]),
                      (~&{wire35, wire37})},
                  (~|$unsigned($unsigned((8'hbe))))} ^ (8'ha2));
              reg45 <= (8'hae);
            end
          if (((wire33 ?
              $unsigned(({reg46,
                  wire37} ^ (wire33 - reg42))) : reg48[(1'h1):(1'h1)]) == $unsigned((reg43 & $signed($signed(wire33))))))
            begin
              reg46 <= (-(-$signed($unsigned({reg47, wire37}))));
              reg47 <= (~^$signed((~&wire36[(2'h3):(1'h1)])));
              reg48 <= reg44[(1'h1):(1'h1)];
              reg49 <= reg49[(3'h7):(1'h0)];
              reg50 <= (~|$unsigned(((~&(wire33 ?
                  reg44 : reg46)) ^ ((wire34 ^ wire33) ?
                  (reg48 ? wire39 : wire39) : $unsigned(wire38)))));
            end
          else
            begin
              reg46 <= wire34;
              reg47 <= reg46[(4'hb):(4'ha)];
              reg48 <= wire38[(1'h0):(1'h0)];
              reg49 <= ($signed((wire38[(2'h2):(1'h0)] ?
                      reg45[(1'h0):(1'h0)] : reg42)) ?
                  (&wire37) : (^wire36));
              reg50 <= wire39[(1'h0):(1'h0)];
            end
          if ($unsigned((($unsigned(reg41[(2'h3):(2'h3)]) | (~(reg41 ?
              reg49 : reg46))) == $signed(reg41))))
            begin
              reg51 <= (8'hb3);
              reg52 <= $signed(wire37[(4'h8):(4'h8)]);
              reg53 <= (((((wire37 ? reg48 : reg50) - {reg43}) ~^ ((~&wire38) ?
                          (+wire39) : reg42)) ?
                      (~^((~reg43) ?
                          reg42 : (reg46 ?
                              reg41 : wire35))) : (~|$unsigned((reg45 ~^ (8'ha9))))) ?
                  $unsigned(((reg48[(1'h0):(1'h0)] ?
                          reg46[(4'h9):(3'h5)] : $unsigned((8'hbf))) ?
                      (^~reg46[(4'hc):(2'h2)]) : (8'hb1))) : (reg49[(3'h7):(3'h5)] != (wire40[(4'hb):(3'h6)] >>> ((reg43 != reg43) && $unsigned(reg44)))));
            end
          else
            begin
              reg51 <= ((wire39[(1'h1):(1'h1)] ?
                  ({reg43[(2'h2):(1'h0)], $signed(reg46)} ?
                      $unsigned({reg45,
                          reg45}) : reg50[(2'h2):(2'h2)]) : ($signed($signed((8'hb1))) ?
                      wire35 : wire35)) && (^$signed((8'hab))));
            end
        end
      if ((reg52[(3'h5):(2'h2)] <<< reg42[(3'h5):(2'h2)]))
        begin
          reg54 <= reg45[(2'h2):(1'h1)];
          reg55 <= ((8'hb8) ?
              ((((wire39 ? (8'ha4) : reg51) <<< (wire35 == reg41)) ~^ (!{reg49,
                      reg52})) ?
                  $unsigned(reg47[(1'h0):(1'h0)]) : {reg48[(1'h1):(1'h0)]}) : wire34[(3'h4):(2'h2)]);
        end
      else
        begin
          reg54 <= (($unsigned((reg52[(1'h0):(1'h0)] == (8'ha5))) << wire34) >> reg49[(3'h7):(1'h1)]);
          reg55 <= (!$signed($signed((8'hbd))));
          if ((~|reg42[(1'h1):(1'h1)]))
            begin
              reg56 <= reg41[(2'h3):(2'h2)];
              reg57 <= $signed(wire39[(1'h0):(1'h0)]);
              reg58 <= $signed((wire36[(1'h0):(1'h0)] + $signed(reg52)));
            end
          else
            begin
              reg56 <= (~(!(((reg44 >= reg53) > reg47[(3'h6):(1'h1)]) ?
                  (~^reg58[(2'h2):(2'h2)]) : $unsigned((~|reg51)))));
              reg57 <= $unsigned(reg47);
              reg58 <= reg53[(4'h8):(3'h5)];
            end
        end
      if ((((8'hab) ^~ (|((wire38 ^~ (8'hba)) ? $signed((8'h9d)) : wire33))) ?
          $signed(reg53) : (reg53[(3'h7):(2'h3)] ?
              (($signed(wire38) ? reg56 : (reg45 ? reg45 : reg49)) ?
                  {$unsigned(reg43)} : ({(7'h44)} | ((8'hae) - reg47))) : (8'hbc))))
        begin
          reg59 <= ((~|(((reg58 ? (8'hbd) : reg48) ?
                  (~&wire37) : $unsigned(reg56)) ?
              reg58[(2'h2):(1'h1)] : (!reg56))) <<< (^(+(((8'ha1) ?
                  reg41 : wire34) ?
              reg56 : reg56))));
          reg60 <= ((((reg55 ? {wire35} : (8'ha7)) ?
                  {((8'hb3) > reg50),
                      reg54[(4'h8):(3'h6)]} : ($unsigned(reg43) ?
                      reg44 : $unsigned(wire40))) | $unsigned(reg41)) ?
              (~&{reg55[(3'h4):(2'h3)]}) : wire35[(3'h6):(3'h5)]);
          reg61 <= $unsigned(reg44);
          reg62 <= $unsigned((~$signed((((7'h42) ? wire38 : wire36) ?
              (reg44 * reg42) : $unsigned(reg56)))));
        end
      else
        begin
          reg59 <= wire33;
        end
    end
  assign wire63 = $signed(((8'hb9) - ((reg50 | $signed(wire35)) ?
                      (wire39[(3'h5):(1'h1)] ?
                          wire38 : (reg50 ? reg52 : reg57)) : reg50)));
  assign wire64 = (reg42 != ((($signed(reg50) ?
                          (reg60 ? reg44 : reg47) : wire33) < reg41) ?
                      (~^$unsigned((reg43 ?
                          reg51 : wire40))) : $signed(reg49[(3'h6):(3'h5)])));
  assign wire65 = wire39[(3'h4):(2'h3)];
  assign wire66 = $signed($signed(reg61[(3'h6):(2'h2)]));
  always
    @(posedge clk) begin
      if (reg43[(2'h2):(1'h1)])
        begin
          reg67 <= wire40[(1'h1):(1'h0)];
          reg68 <= ({$signed(reg55)} != wire37);
          reg69 <= ($signed((((wire36 ? reg67 : reg55) ?
              (reg51 >= reg59) : (reg68 ^~ wire64)) << wire38[(2'h3):(2'h2)])) < wire66);
        end
      else
        begin
          reg67 <= reg42;
          reg68 <= wire33[(3'h4):(2'h2)];
          if (((!reg68[(3'h5):(3'h4)]) - reg43[(1'h1):(1'h1)]))
            begin
              reg69 <= $unsigned(reg56[(2'h3):(2'h3)]);
              reg70 <= $unsigned((wire34 ?
                  wire34 : (~$signed((reg67 || wire38)))));
              reg71 <= (($unsigned({$signed(wire35)}) != (&$unsigned(reg52[(3'h5):(1'h0)]))) && ((((wire39 * reg58) ?
                  wire34[(2'h2):(1'h0)] : (wire65 == reg49)) <<< ((reg43 ?
                  wire65 : reg47) && (^~wire64))) ^~ $signed(($unsigned(reg42) ?
                  (reg70 ? reg68 : reg53) : $unsigned((8'hbd))))));
              reg72 <= ($signed($signed((~(~^(8'hb0))))) >>> (-reg62));
              reg73 <= reg50;
            end
          else
            begin
              reg69 <= (($signed(reg49) ?
                  $signed(reg55) : $unsigned($signed($signed(reg69)))) + {reg50[(1'h1):(1'h1)],
                  reg48[(2'h2):(2'h2)]});
              reg70 <= (((reg41 ^ {(wire38 && reg67), wire39}) - reg60) ?
                  (|($signed((~reg49)) ?
                      reg50[(1'h1):(1'h0)] : (wire64 * $unsigned(reg41)))) : (|reg46[(4'ha):(4'h9)]));
              reg71 <= $unsigned(reg41);
              reg72 <= (8'hb4);
            end
        end
      reg74 <= reg61[(1'h1):(1'h1)];
      reg75 <= (-($signed(((reg68 - reg45) < wire39)) ?
          $unsigned(reg69[(2'h3):(2'h2)]) : (((reg70 ^ reg58) ?
              $unsigned(reg54) : $signed((8'ha2))) * $signed((~^(8'hbe))))));
    end
  assign wire76 = wire39[(1'h0):(1'h0)];
  assign wire77 = reg60[(5'h11):(1'h1)];
  assign wire78 = $signed(((|((-reg56) ?
                          $unsigned(wire39) : reg67[(4'h8):(3'h7)])) ?
                      ({$unsigned(reg43)} ?
                          reg47 : {wire35[(3'h5):(1'h1)], {reg41}}) : wire33));
  assign wire79 = (8'hb8);
  assign wire80 = reg45;
endmodule

module module14
#(parameter param26 = (^{{(|((8'hb9) ? (8'hbc) : (8'hac)))}}), 
parameter param27 = ((+(|param26)) ? (+(((8'ha4) >>> (^~param26)) >= (((8'ha5) ? param26 : param26) >> (param26 & param26)))) : (param26 ? (^((param26 ~^ param26) <= (8'hb7))) : param26)))
(y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h52):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire18;
  input wire signed [(5'h13):(1'h0)] wire17;
  input wire signed [(5'h14):(1'h0)] wire16;
  input wire signed [(3'h6):(1'h0)] wire15;
  wire [(4'ha):(1'h0)] wire25;
  wire signed [(4'he):(1'h0)] wire24;
  wire signed [(5'h11):(1'h0)] wire23;
  wire signed [(4'ha):(1'h0)] wire21;
  wire signed [(4'hf):(1'h0)] wire20;
  wire [(4'hc):(1'h0)] wire19;
  reg signed [(2'h3):(1'h0)] reg22 = (1'h0);
  assign y = {wire25, wire24, wire23, wire21, wire20, wire19, reg22, (1'h0)};
  assign wire19 = $signed(((~$signed((wire18 ?
                      wire16 : wire16))) ^~ ($signed(wire17) - ({wire17} & (^~wire15)))));
  assign wire20 = ((~|$unsigned({wire17,
                      $signed(wire19)})) - wire16[(4'h9):(2'h3)]);
  assign wire21 = wire16[(3'h5):(3'h5)];
  always
    @(posedge clk) begin
      reg22 <= $signed({wire18});
    end
  assign wire23 = ({((~&(reg22 ?
                          wire15 : (7'h42))) || $unsigned((~^wire19)))} ^~ $unsigned($unsigned(wire20)));
  assign wire24 = (~|wire15);
  assign wire25 = wire17[(5'h12):(4'hd)];
endmodule

module module138
#(parameter param150 = {((~|(((8'hb4) ? (8'h9d) : (8'hb2)) ? ((8'hbe) ? (8'ha2) : (8'ha6)) : (~(8'hb1)))) ? (~^((~^(8'hb9)) - ((8'hbe) - (8'ha7)))) : (~&({(8'hb6)} ? {(8'hbd), (8'hbd)} : ((8'h9c) ? (8'hbd) : (8'ha8))))), {(-{(-(8'ha9))})}}, 
parameter param151 = (({(-(param150 || param150))} << (~&{param150})) ^~ (~&param150)))
(y, clk, wire143, wire142, wire141, wire140, wire139);
  output wire [(32'h38):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire143;
  input wire [(5'h10):(1'h0)] wire142;
  input wire signed [(5'h11):(1'h0)] wire141;
  input wire signed [(3'h5):(1'h0)] wire140;
  input wire signed [(3'h6):(1'h0)] wire139;
  wire [(5'h14):(1'h0)] wire149;
  wire signed [(2'h3):(1'h0)] wire148;
  wire [(3'h4):(1'h0)] wire147;
  wire signed [(2'h2):(1'h0)] wire145;
  wire [(4'hb):(1'h0)] wire144;
  reg [(4'hf):(1'h0)] reg146 = (1'h0);
  assign y = {wire149, wire148, wire147, wire145, wire144, reg146, (1'h0)};
  assign wire144 = $signed((!(wire140[(3'h5):(2'h2)] ^ wire143[(1'h0):(1'h0)])));
  assign wire145 = wire143[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg146 <= (wire139[(3'h5):(3'h4)] <= wire140[(3'h5):(1'h1)]);
    end
  assign wire147 = $unsigned(reg146);
  assign wire148 = $unsigned($unsigned(($unsigned(wire144) ?
                       {{wire143}} : $unsigned(wire141))));
  assign wire149 = reg146[(2'h3):(2'h3)];
endmodule
