{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z007sclg225-1",
      "gen_directory": "../../../../RISCV32I_ZYNQCORE.gen/sim_1/bd/zynq_simulation_design",
      "name": "zynq_simulation_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "RISCVCOREZYNQ_0": "",
      "axi_smc": "",
      "controlsubsystemIP_0": "",
      "datamemIP_0": "",
      "instructionmemIP_0": "",
      "registerIP_0": "",
      "rst_ps7_0_50M": ""
    },
    "components": {
      "RISCVCOREZYNQ_0": {
        "vlnv": "xilinx.com:module_ref:RISCVCOREZYNQ:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_simulation_design_RISCVCOREZYNQ_0_2",
        "xci_path": "ip\\zynq_simulation_design_RISCVCOREZYNQ_0_2\\zynq_simulation_design_RISCVCOREZYNQ_0_2.xci",
        "inst_hier_path": "RISCVCOREZYNQ_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RISCVCOREZYNQ",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "resetbar": {
            "direction": "I"
          },
          "pc_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "instruction_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write": {
            "direction": "O"
          },
          "rs1_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rs2_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rd_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "write_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg1_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg2_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mem_read": {
            "direction": "O"
          },
          "mem_write": {
            "direction": "O"
          },
          "mem_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mem_write_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mem_read_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "zynq_simulation_design_axi_smc_1",
        "xci_path": "ip\\zynq_simulation_design_axi_smc_1\\zynq_simulation_design_axi_smc_1.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "controlsubsystemIP_0": {
        "vlnv": "xilinx.com:user:controlsubsystemIP:1.0",
        "ip_revision": "2",
        "xci_name": "zynq_simulation_design_controlsubsystemIP_0_2",
        "xci_path": "ip\\zynq_simulation_design_controlsubsystemIP_0_2\\zynq_simulation_design_controlsubsystemIP_0_2.xci",
        "inst_hier_path": "controlsubsystemIP_0"
      },
      "datamemIP_0": {
        "vlnv": "xilinx.com:user:datamemIP:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_simulation_design_datamemIP_0_2",
        "xci_path": "ip\\zynq_simulation_design_datamemIP_0_2\\zynq_simulation_design_datamemIP_0_2.xci",
        "inst_hier_path": "datamemIP_0"
      },
      "instructionmemIP_0": {
        "vlnv": "xilinx.com:user:instructionmemIP:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_simulation_design_instructionmemIP_0_2",
        "xci_path": "ip\\zynq_simulation_design_instructionmemIP_0_2\\zynq_simulation_design_instructionmemIP_0_2.xci",
        "inst_hier_path": "instructionmemIP_0"
      },
      "registerIP_0": {
        "vlnv": "xilinx.com:user:registerIP:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_simulation_design_registerIP_0_2",
        "xci_path": "ip\\zynq_simulation_design_registerIP_0_2\\zynq_simulation_design_registerIP_0_2.xci",
        "inst_hier_path": "registerIP_0"
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "zynq_simulation_design_rst_ps7_0_50M_1",
        "xci_path": "ip\\zynq_simulation_design_rst_ps7_0_50M_1\\zynq_simulation_design_rst_ps7_0_50M_1.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "controlsubsystemIP_0/S05_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "datamemIP_0/S02_AXI"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "instructionmemIP_0/S00_AXI"
        ]
      },
      "axi_smc_M03_AXI": {
        "interface_ports": [
          "axi_smc/M03_AXI",
          "registerIP_0/S01_AXI"
        ]
      }
    },
    "nets": {
      "RISCVCOREZYNQ_0_mem_addr": {
        "ports": [
          "RISCVCOREZYNQ_0/mem_addr",
          "datamemIP_0/address"
        ]
      },
      "RISCVCOREZYNQ_0_mem_read": {
        "ports": [
          "RISCVCOREZYNQ_0/mem_read",
          "datamemIP_0/memread"
        ]
      },
      "RISCVCOREZYNQ_0_mem_write": {
        "ports": [
          "RISCVCOREZYNQ_0/mem_write",
          "datamemIP_0/memwrite"
        ]
      },
      "RISCVCOREZYNQ_0_mem_write_data": {
        "ports": [
          "RISCVCOREZYNQ_0/mem_write_data",
          "datamemIP_0/writedata"
        ]
      },
      "RISCVCOREZYNQ_0_pc_out": {
        "ports": [
          "RISCVCOREZYNQ_0/pc_out",
          "instructionmemIP_0/pc_address"
        ]
      },
      "RISCVCOREZYNQ_0_rd_addr": {
        "ports": [
          "RISCVCOREZYNQ_0/rd_addr",
          "registerIP_0/writeregisteraddress"
        ]
      },
      "RISCVCOREZYNQ_0_reg_write": {
        "ports": [
          "RISCVCOREZYNQ_0/reg_write",
          "registerIP_0/regwrite"
        ]
      },
      "RISCVCOREZYNQ_0_rs1_addr": {
        "ports": [
          "RISCVCOREZYNQ_0/rs1_addr",
          "registerIP_0/readregister1"
        ]
      },
      "RISCVCOREZYNQ_0_rs2_addr": {
        "ports": [
          "RISCVCOREZYNQ_0/rs2_addr",
          "registerIP_0/readregister2"
        ]
      },
      "RISCVCOREZYNQ_0_write_data": {
        "ports": [
          "RISCVCOREZYNQ_0/write_data",
          "registerIP_0/writedata"
        ]
      },
      "controlsubsystemIP_0_riscv_clk_enable": {
        "ports": [
          "controlsubsystemIP_0/riscv_clk_enable",
          "RISCVCOREZYNQ_0/clock",
          "datamemIP_0/clk"
        ]
      },
      "controlsubsystemIP_0_riscv_resetbar": {
        "ports": [
          "controlsubsystemIP_0/riscv_resetbar",
          "RISCVCOREZYNQ_0/resetbar",
          "registerIP_0/resetbar",
          "datamemIP_0/reset"
        ]
      },
      "datamemIP_0_readdata": {
        "ports": [
          "datamemIP_0/readdata",
          "RISCVCOREZYNQ_0/mem_read_data"
        ]
      },
      "instructionmemIP_0_instruction": {
        "ports": [
          "instructionmemIP_0/instruction",
          "RISCVCOREZYNQ_0/instruction_in"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_smc/aclk",
          "controlsubsystemIP_0/s05_axi_aclk",
          "registerIP_0/s01_axi_aclk",
          "datamemIP_0/s02_axi_aclk",
          "instructionmemIP_0/s00_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "registerIP_0_readdata1": {
        "ports": [
          "registerIP_0/readdata1",
          "RISCVCOREZYNQ_0/reg1_data"
        ]
      },
      "registerIP_0_readdata2": {
        "ports": [
          "registerIP_0/readdata2",
          "RISCVCOREZYNQ_0/reg2_data"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_smc/aresetn",
          "controlsubsystemIP_0/s05_axi_aresetn",
          "registerIP_0/s01_axi_aresetn",
          "datamemIP_0/s02_axi_aresetn",
          "instructionmemIP_0/s00_axi_aresetn"
        ]
      }
    }
  }
}