(DATABASE_VERSION 23)
(DESIGN_FILE
  (OBID "libca310b10acf6da068ad4447dc8f1cf76")
  (PROPERTIES
    (PROPERTY "OUTPUT_DIR" "%l.hdl")
    (PROPERTY "OUTPUT_FILE" "design.v")
    (PROPERTY "STAMP_PLATFORM" "PC")
    (PROPERTY "STAMP_REVISION" "Revision 4")
    (PROPERTY "STAMP_TIME" "Mon Jun 07 15:39:05 2021")
    (PROPERTY "STAMP_TOOL" "Ease")
    (PROPERTY "STAMP_VERSION" "8.4")
    (PROPERTY "UseProjectHdlSettings" "yes")
    (PROPERTY "VERILOG_VERSION" "Verilog 2001")
    (PROPERTY "VHDL_VERSION" "VHDL 93")
  )
  (NAME "design")
  (ENTITY "Toplevel" "entca310b10acf6da068ad4447de8f1cf76")
  (ENTITY "AES_Decryptor" "entca310b105ff6da068ad4447d1af1cf76")
  (ENTITY "AES_Encryptor" "entca310b100ef6da068ad4447da9f1cf76")
  (ENTITY "Controller" "entca310b104007da068ad4447d8af1cf76")
  (ENTITY "Key_Scheduler" "entca310b107ac7da068ad4447d42b2cf76")
  (ENTITY "Key_Selector" "entca9100106a1f0b064e80447d2a321970")
  (ENTITY "LogicReset" "ent0c8a0110f228eb06ce65447d0c10c406")
  (ENTITY "OutputSelector" "entca310b103407da068ad4447dcbf1cf76")
  (ENTITY "Serial" "entca310b102df6da068ad4447d49f1cf76")
  (ENTITY "Top" "entca310b102197da068ad4447d6842cf76")
)
(END_OF_FILE)
