
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_a16bce12a4854e9fa517a58391bb2271 + Eco2C1G5T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_a16bce12a4854e9fa517a58391bb2271
verilog: temp_a16bce12a4854e9fa517a58391bb2271.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_a16bce12a4854e9fa517a58391bb2271.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_a16bce12a4854e9fa517a58391bb2271



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////



∫ *** DEBUG *** ∫ Ports [2, 3, 4, '0', '0'] not used in any cell (gate).



∫ *** DEBUG *** ∫ Ports [2, 3, 4, '0', '0'] not used in any cell (gate).

Cello object deleted...

Archivo Verilog temporal eliminado: temp_a16bce12a4854e9fa517a58391bb2271.v
Archivo Verilog temporal creado: temp_8b93c6dc809c436085e1463463829ddd.v
