<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="in_lvds::work"/><component name="roc_dcm::work"/><device die="IT14X14M4" family="ProASIC3E" package="fg896"/><component name="roc_block::work"/><SmartGen version="8.0"/></workspace>