Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct  6 00:45:49 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Lab3_main_timing_summary_routed.rpt -pb Lab3_main_timing_summary_routed.pb -rpx Lab3_main_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab3_main
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.188        0.000                      0                  280        0.088        0.000                      0                  280        2.750        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.188        0.000                      0                  280        0.088        0.000                      0                  280        2.750        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.890ns (21.057%)  route 3.337ns (78.943%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.984     9.615    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  db_write/ticks_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.576    14.934    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  db_write/ticks_reg[24]/C
                         clock pessimism              0.428    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    14.803    db_write/ticks_reg[24]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.890ns (21.180%)  route 3.312ns (78.820%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.755     5.389    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.907 f  db_write/ticks_reg[3]/Q
                         net (fo=2, routed)           1.075     6.982    db_write/ticks_reg[3]
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.067    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.483    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.607 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.984     9.591    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[20]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[20]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.890ns (21.180%)  route 3.312ns (78.820%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.755     5.389    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.907 f  db_write/ticks_reg[3]/Q
                         net (fo=2, routed)           1.075     6.982    db_write/ticks_reg[3]
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.067    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.483    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.607 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.984     9.591    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[21]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[21]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.890ns (21.180%)  route 3.312ns (78.820%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.755     5.389    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.907 f  db_write/ticks_reg[3]/Q
                         net (fo=2, routed)           1.075     6.982    db_write/ticks_reg[3]
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.067    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.483    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.607 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.984     9.591    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[22]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.890ns (21.180%)  route 3.312ns (78.820%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.755     5.389    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.907 f  db_write/ticks_reg[3]/Q
                         net (fo=2, routed)           1.075     6.982    db_write/ticks_reg[3]
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.067    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.483    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.607 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.984     9.591    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[23]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y8          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[23]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.790%)  route 3.194ns (78.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.842     9.473    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[16]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[16]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.790%)  route 3.194ns (78.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.842     9.473    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[17]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[17]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.790%)  route 3.194ns (78.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.842     9.473    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[18]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[18]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.790%)  route 3.194ns (78.210%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.842     9.473    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577    14.935    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  db_write/ticks_reg[19]/C
                         clock pessimism              0.428    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X38Y7          FDRE (Setup_fdre_C_R)       -0.524    14.804    db_write/ticks_reg[19]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 db_write/ticks_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            db_write/ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.890ns (22.650%)  route 3.039ns (77.350%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.754     5.388    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y8          FDRE                                         r  db_write/ticks_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDRE (Prop_fdre_C_Q)         0.518     5.906 r  db_write/ticks_reg[22]/Q
                         net (fo=2, routed)           1.099     7.006    db_write/ticks_reg[22]
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.130 r  db_write/ticks[0]_i_7/O
                         net (fo=2, routed)           0.961     8.090    db_write/ticks[0]_i_7_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  db_write/ticks[0]_i_3/O
                         net (fo=1, routed)           0.292     8.506    db_write/p_0_in
    SLICE_X39Y4          LUT3 (Prop_lut3_I1_O)        0.124     8.630 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.687     9.318    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  db_write/ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.578    14.936    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y4          FDRE                                         r  db_write/ticks_reg[4]/C
                         clock pessimism              0.428    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X38Y4          FDRE (Setup_fdre_C_R)       -0.524    14.805    db_write/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DATA_reg[0]/Q
                         net (fo=1, routed)           0.110     1.722    fifo_inst/fifo_buffer_reg_0_15_0_5/DIA0
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.634    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DATA_reg[2]/Q
                         net (fo=1, routed)           0.110     1.722    fifo_inst/fifo_buffer_reg_0_15_0_5/DIB0
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.633    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DATA_reg[4]/Q
                         net (fo=1, routed)           0.110     1.722    fifo_inst/fifo_buffer_reg_0_15_0_5/DIC0
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.503     1.484    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.628    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/wr_index_reg[0]/Q
                         net (fo=22, routed)          0.301     1.913    fifo_inst/fifo_buffer_reg_0_15_6_7/A0
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_inst/fifo_buffer_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/wr_index_reg[0]/Q
                         net (fo=22, routed)          0.301     1.913    fifo_inst/fifo_buffer_reg_0_15_6_7/A0
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_inst/fifo_buffer_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/wr_index_reg[0]/Q
                         net (fo=22, routed)          0.301     1.913    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A0
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_inst/fifo_buffer_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/wr_index_reg[0]/Q
                         net (fo=22, routed)          0.301     1.913    fifo_inst/fifo_buffer_reg_0_15_6_7__0/A0
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_6_7__0/WCLK
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_inst/fifo_buffer_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DATA_reg[5]/Q
                         net (fo=1, routed)           0.110     1.722    fifo_inst/fifo_buffer_reg_0_15_0_5/DIC1
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.601    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.935%)  route 0.125ns (47.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DATA_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    fifo_inst/fifo_buffer_reg_0_15_6_7/D
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_6_7/WCLK
    SLICE_X42Y7          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121     1.608    fifo_inst/fifo_buffer_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.674%)  route 0.289ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.289     1.888    fifo_inst/fifo_buffer_reg_0_15_0_5/ADDRD1
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    fifo_inst/fifo_buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y8          RAMD32                                       r  fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.743    fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y10    CLEAR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y9     DATA_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y11    DATA_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y9     DATA_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y12    DATA_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y8     DATA_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y9     DATA_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y9     DATA_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y10    DATA_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         6.000       4.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y8     fifo_inst/fifo_buffer_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 4.154ns (52.177%)  route 3.808ns (47.823%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    CLK100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  MODE_reg/Q
                         net (fo=8, routed)           0.913     6.759    fifo_inst/MODE
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.883 r  fifo_inst/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.895     9.778    LED_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    13.352 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.352    LED[5]
    U13                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.460ns (56.260%)  route 3.467ns (43.740%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  fifo_inst/rd_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  fifo_inst/rd_index_reg[2]/Q
                         net (fo=13, routed)          1.280     7.127    fifo_inst/rd_index_reg[2]
    SLICE_X42Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.251 r  fifo_inst/RGB0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.493     7.744    fifo_inst/RGB0_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.150     7.894 r  fifo_inst/RGB0_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.694     9.588    RGB0_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.730    13.317 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.317    RGB0[0]
    W18                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/wr_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 4.336ns (54.792%)  route 3.577ns (45.208%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  fifo_inst/wr_index_reg[0]/Q
                         net (fo=22, routed)          1.651     7.497    fifo_inst/wr_index_reg[0]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  fifo_inst/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.927     9.575    LED_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.728    13.303 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.303    LED[4]
    T19                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.331ns (55.023%)  route 3.540ns (44.977%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  fifo_inst/rd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.868 r  fifo_inst/rd_data_reg[2]/Q
                         net (fo=1, routed)           0.718     6.587    fifo_inst/rd_data[2]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.301     6.888 r  fifo_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.822     9.710    LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    13.262 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.262    LED[2]
    R19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 4.359ns (58.672%)  route 3.070ns (41.328%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          1.004     6.850    fifo_inst/rd_index_reg[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.152     7.002 r  fifo_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.066     9.069    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.751    12.819 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.819    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.362ns (59.399%)  route 2.981ns (40.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    CLK100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  MODE_reg/Q
                         net (fo=8, routed)           0.918     6.764    fifo_inst/MODE
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.149     6.913 r  fifo_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.977    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.757    12.733 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.733    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 4.370ns (59.516%)  route 2.972ns (40.484%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.419     5.809 r  fifo_inst/wr_index_reg[1]/Q
                         net (fo=21, routed)          0.836     6.645    fifo_inst/wr_index_reg[1]
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.296     6.941 r  fifo_inst/RGB0_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.263     7.204    fifo_inst/RGB0_OBUF[1]_inst_i_2_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  fifo_inst/RGB0_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.874     9.202    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    12.733 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.733    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 4.321ns (59.809%)  route 2.903ns (40.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  fifo_inst/rd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.478     5.868 r  fifo_inst/rd_data_reg[7]/Q
                         net (fo=1, routed)           0.847     6.716    fifo_inst/rd_data[7]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.296     7.012 r  fifo_inst/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.056     9.068    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547    12.614 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.614    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.252ns (60.405%)  route 2.787ns (39.595%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  fifo_inst/rd_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.419     5.809 r  fifo_inst/rd_index_reg[3]/Q
                         net (fo=12, routed)          0.870     6.680    fifo_inst/rd_index_reg[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.296     6.976 r  fifo_inst/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.893    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.537    12.430 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.430    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_read/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 4.354ns (62.096%)  route 2.658ns (37.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.756     5.390    db_read/CLK100_IBUF_BUFG
    SLICE_X41Y8          FDRE                                         r  db_read/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  db_read/button_out_reg/Q
                         net (fo=8, routed)           0.627     6.473    db_read/WRITE
    SLICE_X39Y8          LUT2 (Prop_lut2_I0_O)        0.150     6.623 r  db_read/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.031     8.654    LED_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         3.748    12.402 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.402    LED[9]
    Y19                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_inst/overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.395ns (74.629%)  route 0.474ns (25.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.469    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X39Y8          FDRE                                         r  fifo_inst/overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fifo_inst/overflow_reg/Q
                         net (fo=1, routed)           0.474     2.084    RGB0_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.254     3.338 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.338    RGB0[2]
    Y18                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.447ns (71.351%)  route 0.581ns (28.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  fifo_inst/rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  fifo_inst/rd_data_reg[3]/Q
                         net (fo=1, routed)           0.135     1.770    fifo_inst/rd_data[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  fifo_inst/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.446     2.261    LED_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.499 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.499    LED[3]
    T20                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ed_read/prev_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.413ns (68.942%)  route 0.637ns (31.058%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.470    ed_read/CLK100_IBUF_BUFG
    SLICE_X39Y6          FDRE                                         r  ed_read/prev_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  ed_read/prev_signal_reg/Q
                         net (fo=2, routed)           0.234     1.845    db_write/prev_signal
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  db_write/LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.402     2.293    LED_OBUF[8]
    W19                  OBUF (Prop_obuf_I_O)         1.227     3.520 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.520    LED[8]
    W19                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.458ns (70.916%)  route 0.598ns (29.084%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  fifo_inst/rd_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  fifo_inst/rd_index_reg[3]/Q
                         net (fo=12, routed)          0.169     1.768    fifo_inst/rd_index_reg[3]
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.098     1.866 r  fifo_inst/RGB0_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.429     2.295    RGB0_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.527 r  RGB0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.527    RGB0[1]
    W16                                                               r  RGB0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/wr_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.431ns (67.976%)  route 0.674ns (32.024%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X41Y7          FDRE                                         r  fifo_inst/wr_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/wr_index_reg[2]/Q
                         net (fo=20, routed)          0.233     1.845    fifo_inst/wr_index_reg[2]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.045     1.890 r  fifo_inst/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.331    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     3.577 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.577    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.524ns (72.071%)  route 0.590ns (27.929%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  fifo_inst/rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  fifo_inst/rd_data_reg[1]/Q
                         net (fo=1, routed)           0.082     1.717    fifo_inst/rd_data[1]
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.048     1.765 r  fifo_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.273    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.312     3.585 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.585    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            RGB0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.519ns (71.706%)  route 0.599ns (28.294%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    fifo_inst/CLK100_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  fifo_inst/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  fifo_inst/rd_index_reg[1]/Q
                         net (fo=14, routed)          0.099     1.711    fifo_inst/rd_index_reg[1]
    SLICE_X42Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.756 r  fifo_inst/RGB0_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.156     1.913    fifo_inst/RGB0_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.042     1.955 r  fifo_inst/RGB0_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.344     2.298    RGB0_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.291     3.589 r  RGB0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.589    RGB0[0]
    W18                                                               r  RGB0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.478ns (69.359%)  route 0.653ns (30.641%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MODE_reg/Q
                         net (fo=8, routed)           0.201     1.813    fifo_inst/MODE
    SLICE_X43Y8          LUT3 (Prop_lut3_I1_O)        0.049     1.862 r  fifo_inst/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.314    LED_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.288     3.601 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.601    LED[4]
    T19                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.433ns (66.961%)  route 0.707ns (33.039%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.471    CLK100_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MODE_reg/Q
                         net (fo=8, routed)           0.211     1.823    fifo_inst/MODE
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  fifo_inst/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.364    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.247     3.612 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.612    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ed_write/prev_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.498ns (69.817%)  route 0.648ns (30.183%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.469    ed_write/CLK100_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  ed_write/prev_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ed_write/prev_signal_reg/Q
                         net (fo=6, routed)           0.170     1.780    db_read/prev_signal
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.048     1.828 r  db_read/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.306    LED_OBUF[9]
    Y19                  OBUF (Prop_obuf_I_O)         1.309     3.615 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.615    LED[9]
    Y19                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.600ns (34.529%)  route 3.034ns (65.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.834     4.635    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[0]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.600ns (34.529%)  route 3.034ns (65.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.834     4.635    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[1]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.600ns (34.529%)  route 3.034ns (65.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.834     4.635    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[2]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.600ns (34.529%)  route 3.034ns (65.471%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.834     4.635    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  db_read/ticks_reg[3]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.600ns (35.612%)  route 2.894ns (64.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.694     4.494    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[4]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.600ns (35.612%)  route 2.894ns (64.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.694     4.494    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[5]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.600ns (35.612%)  route 2.894ns (64.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.694     4.494    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[6]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.600ns (35.612%)  route 2.894ns (64.388%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.694     4.494    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.579     4.937    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  db_read/ticks_reg[7]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.600ns (35.953%)  route 2.851ns (64.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.651     4.451    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y9          FDRE                                         r  db_read/ticks_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  db_read/ticks_reg[20]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            db_read/ticks_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.600ns (35.953%)  route 2.851ns (64.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=3, routed)           2.200     3.676    db_read/PB_IBUF[0]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.800 r  db_read/ticks[0]_i_1__0/O
                         net (fo=25, routed)          0.651     4.451    db_read/ticks[0]_i_1__0_n_0
    SLICE_X40Y9          FDRE                                         r  db_read/ticks_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.577     4.935    db_read/CLK100_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  db_read/ticks_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.219ns (38.526%)  route 0.350ns (61.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.350     0.569    SW_IBUF[2]
    SLICE_X42Y11         FDRE                                         r  pre_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    CLK100_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  pre_data_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.215ns (37.668%)  route 0.356ns (62.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.571    SW_IBUF[0]
    SLICE_X42Y9          FDRE                                         r  pre_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  pre_data_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            pre_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.247ns (36.061%)  route 0.437ns (63.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.437     0.684    SW_IBUF[1]
    SLICE_X43Y12         FDRE                                         r  pre_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     1.984    CLK100_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  pre_data_reg[1]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/debounceMode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.261ns (35.965%)  route 0.464ns (64.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.464     0.683    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.042     0.725 r  db_write/debounceMode_i_1/O
                         net (fo=1, routed)           0.000     0.725    db_write/debounceMode_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  db_write/debounceMode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  db_write/debounceMode_reg/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.264ns (36.229%)  route 0.464ns (63.771%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.464     0.683    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I2_O)        0.045     0.728 r  db_write/button_out_i_1/O
                         net (fo=1, routed)           0.000     0.728    db_write/button_out_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  db_write/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  db_write/button_out_reg/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/ticks_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.264ns (30.729%)  route 0.595ns (69.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.466     0.685    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.730 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.128     0.859    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[0]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/ticks_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.264ns (30.729%)  route 0.595ns (69.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.466     0.685    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.730 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.128     0.859    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[1]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/ticks_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.264ns (30.729%)  route 0.595ns (69.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.466     0.685    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.730 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.128     0.859    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[2]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/ticks_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.264ns (30.729%)  route 0.595ns (69.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.466     0.685    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.730 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.128     0.859    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  db_write/ticks_reg[3]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            db_write/ticks_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.264ns (28.009%)  route 0.678ns (71.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.466     0.685    db_write/PB_IBUF[0]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.730 r  db_write/ticks[0]_i_1/O
                         net (fo=25, routed)          0.212     0.942    db_write/ticks[0]_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  db_write/ticks_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.986    db_write/CLK100_IBUF_BUFG
    SLICE_X38Y5          FDRE                                         r  db_write/ticks_reg[10]/C





