

================================================================
== Vivado HLS Report for 'BLOCK0'
================================================================
* Date:           Fri Apr  9 19:18:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.923 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|     81|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |dout0_V_V_din                     |     +    |      0|  0|  13|           4|           4|
    |dout1_V_V_din                     |     -    |      0|  0|  13|           4|           4|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  30|          10|          10|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm  |  15|          3|    2|          6|
    |din0_V_V_blk_n   |   9|          2|    1|          2|
    |din1_V_V_blk_n   |   9|          2|    1|          2|
    |dout0_V_V_blk_n  |   9|          2|    1|          2|
    |dout1_V_V_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  51|         11|    6|         14|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_iter0_fsm  |  1|   0|    1|          0|
    |ap_CS_iter1_fsm  |  2|   0|    2|          0|
    |tmp_V_6_reg_64   |  4|   0|    4|          0|
    |tmp_V_7_reg_70   |  4|   0|    4|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 11|   0|   11|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    BLOCK0    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    BLOCK0    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    BLOCK0    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|din0_V_V_blk_n    | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|din1_V_V_blk_n    | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|dout0_V_V_blk_n   | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|dout1_V_V_blk_n   | out |    1| ap_ctrl_hs |    BLOCK0    | return value |
|din0_V_V_dout     |  in |    4|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_empty_n  |  in |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_read     | out |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din1_V_V_dout     |  in |    4|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_empty_n  |  in |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_read     | out |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|dout0_V_V_din     | out |    4|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout0_V_V_full_n  |  in |    1|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout0_V_V_write   | out |    1|   ap_fifo  |   dout0_V_V  |    pointer   |
|dout1_V_V_din     | out |    4|   ap_fifo  |   dout1_V_V  |    pointer   |
|dout1_V_V_full_n  |  in |    1|   ap_fifo  |   dout1_V_V  |    pointer   |
|dout1_V_V_write   | out |    1|   ap_fifo  |   dout1_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

