INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Main_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Program_counter_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_counter_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/Single_Cycle_Core_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Core_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/OneDrive/Desktop/CPU/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
