
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015048  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020d4  08015228  08015228  00016228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080172fc  080172fc  00019368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080172fc  080172fc  000182fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017304  08017304  00019368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017304  08017304  00018304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017308  08017308  00018308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801730c  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033f4  20000368  08017674  00019368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000375c  08017674  0001975c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002af26  00000000  00000000  00019398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006e8c  00000000  00000000  000442be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002120  00000000  00000000  0004b150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000190c  00000000  00000000  0004d270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cf3d  00000000  00000000  0004eb7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00032d62  00000000  00000000  0007bab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de1cd  00000000  00000000  000ae81b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018c9e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009800  00000000  00000000  0018ca2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0019622c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015210 	.word	0x08015210

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08015210 	.word	0x08015210

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb8c 	bl	8002678 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fc30 	bl	80027cc <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fcb2 	bl	80028dc <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fd64 	bl	8002a4c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fe31 	bl	8002bfc <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fe26 	bl	8002bfc <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fb59 	bl	80026b8 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fc84 	bl	800291c <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fe2d 	bl	8002c7c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fe26 	bl	8002c7c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f992 	bl	80014ec <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 fe8f 	bl	8013072 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 fe9c 	bl	80130a6 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd9b 	bl	8001f02 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fd7d 	bl	8001f02 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 fe97 	bl	80131a6 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fbcc 	bl	8004c20 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fd2f 	bl	8001f02 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fc1a 	bl	8002cfc <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_load_rules>:

bool automation_load_rules(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014f2:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001500:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001504:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001508:	2202      	movs	r2, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fd11 	bl	8001f32 <EEPROM_LoadBlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <automation_load_rules+0x34>
		return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e0cd      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 8001520:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001524:	2b20      	cmp	r3, #32
 8001526:	d901      	bls.n	800152c <automation_load_rules+0x40>
		return false;
 8001528:	2300      	movs	r3, #0
 800152a:	e0c7      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 800152c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001530:	3302      	adds	r3, #2
 8001532:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001536:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153a:	2b00      	cmp	r3, #0
 800153c:	d12d      	bne.n	800159a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800153e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001542:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800154a:	1cb9      	adds	r1, r7, #2
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	2202      	movs	r2, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fced 	bl	8001f32 <EEPROM_LoadBlock>
 8001558:	4603      	mov	r3, r0
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <automation_load_rules+0x7c>
			return false;
 8001564:	2300      	movs	r3, #0
 8001566:	e0a9      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001568:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f003 fb56 	bl	8004c20 <modbus_crc16>
 8001574:	4603      	mov	r3, r0
 8001576:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 800157a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800157e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <automation_load_rules+0xa4>
			return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e095      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <automation_load_rules+0x1dc>)
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
		return true;
 8001596:	2301      	movs	r3, #1
 8001598:	e090      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800159a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800159e:	461a      	mov	r2, r3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	441a      	add	r2, r3
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015b0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fcbc 	bl	8001f32 <EEPROM_LoadBlock>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <automation_load_rules+0xde>
		return false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e078      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 80015ca:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ce:	461a      	mov	r2, r3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	441a      	add	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	4413      	add	r3, r2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ea:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015f2:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015f6:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015fa:	2202      	movs	r2, #2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc98 	bl	8001f32 <EEPROM_LoadBlock>
 8001602:	4603      	mov	r3, r0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <automation_load_rules+0x126>
		return false;
 800160e:	2300      	movs	r3, #0
 8001610:	e054      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001612:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001616:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800161a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800161e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	3302      	adds	r3, #2
 8001624:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001628:	4611      	mov	r1, r2
 800162a:	2216      	movs	r2, #22
 800162c:	fb01 f202 	mul.w	r2, r1, r2
 8001630:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001634:	4618      	mov	r0, r3
 8001636:	f011 fdb6 	bl	80131a6 <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800163a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800163e:	461a      	mov	r2, r3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	441a      	add	r2, r3
 8001644:	0052      	lsls	r2, r2, #1
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	3302      	adds	r3, #2
 800164e:	b29a      	uxth	r2, r3
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f003 fae3 	bl	8004c20 <modbus_crc16>
 800165a:	4603      	mov	r3, r0
 800165c:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 8001660:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001664:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <automation_load_rules+0x18a>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e022      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 8001676:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800167a:	3302      	adds	r3, #2
 800167c:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	2316      	movs	r3, #22
 8001688:	fb03 f202 	mul.w	r2, r3, r2
 800168c:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001690:	4619      	mov	r1, r3
 8001692:	480e      	ldr	r0, [pc, #56]	@ (80016cc <automation_load_rules+0x1e0>)
 8001694:	f011 fd87 	bl	80131a6 <memcpy>
	rule_count = saved_count;
 8001698:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <automation_load_rules+0x1dc>)
 800169e:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016a0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 fbc7 	bl	8002e38 <io_virtual_load>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <automation_load_rules+0x1ce>
		return false;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	return true;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000644 	.word	0x20000644
 80016cc:	20000384 	.word	0x20000384

080016d0 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80016d4:	f000 fd7c 	bl	80021d0 <ssd1306_Init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <display_Boot>:

void display_Boot(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fdde 	bl	80022a4 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016e8:	2114      	movs	r1, #20
 80016ea:	200a      	movs	r0, #10
 80016ec:	f000 ff26 	bl	800253c <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <display_Boot+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <display_Boot+0x48>)
 80016fa:	f000 fef9 	bl	80024f0 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016fe:	212d      	movs	r1, #45	@ 0x2d
 8001700:	2019      	movs	r0, #25
 8001702:	f000 ff1b 	bl	800253c <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <display_Boot+0x4c>)
 8001708:	2201      	movs	r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800170e:	4807      	ldr	r0, [pc, #28]	@ (800172c <display_Boot+0x50>)
 8001710:	f000 feee 	bl	80024f0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001714:	f000 fdde 	bl	80022d4 <ssd1306_UpdateScreen>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	08016f38 	.word	0x08016f38
 8001724:	08015228 	.word	0x08015228
 8001728:	08016f2c 	.word	0x08016f2c
 800172c:	08015234 	.word	0x08015234

08001730 <display_StatusPage>:

void display_StatusPage(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001736:	4bbf      	ldr	r3, [pc, #764]	@ (8001a34 <display_StatusPage+0x304>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b06      	cmp	r3, #6
 800173c:	f200 82e4 	bhi.w	8001d08 <display_StatusPage+0x5d8>
 8001740:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <display_StatusPage+0x18>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001765 	.word	0x08001765
 800174c:	08001849 	.word	0x08001849
 8001750:	0800193f 	.word	0x0800193f
 8001754:	08001a79 	.word	0x08001a79
 8001758:	08001af3 	.word	0x08001af3
 800175c:	08001bc9 	.word	0x08001bc9
 8001760:	08001c83 	.word	0x08001c83
		case 0:
			ssd1306_Fill(Black);
 8001764:	2000      	movs	r0, #0
 8001766:	f000 fd9d 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800176a:	2100      	movs	r1, #0
 800176c:	2019      	movs	r0, #25
 800176e:	f000 fee5 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8001772:	4bb1      	ldr	r3, [pc, #708]	@ (8001a38 <display_StatusPage+0x308>)
 8001774:	2201      	movs	r2, #1
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	cb0e      	ldmia	r3, {r1, r2, r3}
 800177a:	48b0      	ldr	r0, [pc, #704]	@ (8001a3c <display_StatusPage+0x30c>)
 800177c:	f000 feb8 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001780:	2119      	movs	r1, #25
 8001782:	2002      	movs	r0, #2
 8001784:	f000 feda 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001788:	f003 fade 	bl	8004d48 <modbusGetSlaveAddress>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	49aa      	ldr	r1, [pc, #680]	@ (8001a40 <display_StatusPage+0x310>)
 8001796:	4618      	mov	r0, r3
 8001798:	f011 fc06 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800179c:	4ba9      	ldr	r3, [pc, #676]	@ (8001a44 <display_StatusPage+0x314>)
 800179e:	f107 000c 	add.w	r0, r7, #12
 80017a2:	2201      	movs	r2, #1
 80017a4:	9200      	str	r2, [sp, #0]
 80017a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a8:	f000 fea2 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017ac:	2128      	movs	r1, #40	@ 0x28
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 fec4 	bl	800253c <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017b4:	f000 fc9e 	bl	80020f4 <INA226_ReadBusVoltage>
 80017b8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	dd0a      	ble.n	80017e4 <display_StatusPage+0xb4>
 80017ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017d0:	f7fe fee2 	bl	8000598 <__aeabi_f2d>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	f107 000c 	add.w	r0, r7, #12
 80017dc:	499a      	ldr	r1, [pc, #616]	@ (8001a48 <display_StatusPage+0x318>)
 80017de:	f011 fbe3 	bl	8012fa8 <siprintf>
 80017e2:	e009      	b.n	80017f8 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80017e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017e6:	f7fe fed7 	bl	8000598 <__aeabi_f2d>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	f107 000c 	add.w	r0, r7, #12
 80017f2:	4996      	ldr	r1, [pc, #600]	@ (8001a4c <display_StatusPage+0x31c>)
 80017f4:	f011 fbd8 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f8:	4b92      	ldr	r3, [pc, #584]	@ (8001a44 <display_StatusPage+0x314>)
 80017fa:	f107 000c 	add.w	r0, r7, #12
 80017fe:	2201      	movs	r2, #1
 8001800:	9200      	str	r2, [sp, #0]
 8001802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001804:	f000 fe74 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001808:	2137      	movs	r1, #55	@ 0x37
 800180a:	2002      	movs	r0, #2
 800180c:	f000 fe96 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001810:	f000 fc90 	bl	8002134 <INA226_ReadCurrent>
 8001814:	eef0 7a40 	vmov.f32	s15, s0
 8001818:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a50 <display_StatusPage+0x320>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	ee17 0a90 	vmov	r0, s15
 8001824:	f7fe feb8 	bl	8000598 <__aeabi_f2d>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	f107 000c 	add.w	r0, r7, #12
 8001830:	4988      	ldr	r1, [pc, #544]	@ (8001a54 <display_StatusPage+0x324>)
 8001832:	f011 fbb9 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001836:	4b83      	ldr	r3, [pc, #524]	@ (8001a44 <display_StatusPage+0x314>)
 8001838:	f107 000c 	add.w	r0, r7, #12
 800183c:	2201      	movs	r2, #1
 800183e:	9200      	str	r2, [sp, #0]
 8001840:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001842:	f000 fe55 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001846:	e25f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 8001848:	2000      	movs	r0, #0
 800184a:	f000 fd2b 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800184e:	2100      	movs	r1, #0
 8001850:	201e      	movs	r0, #30
 8001852:	f000 fe73 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001856:	4b78      	ldr	r3, [pc, #480]	@ (8001a38 <display_StatusPage+0x308>)
 8001858:	2201      	movs	r2, #1
 800185a:	9200      	str	r2, [sp, #0]
 800185c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185e:	487e      	ldr	r0, [pc, #504]	@ (8001a58 <display_StatusPage+0x328>)
 8001860:	f000 fe46 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001864:	2119      	movs	r1, #25
 8001866:	2002      	movs	r0, #2
 8001868:	f000 fe68 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800186c:	2000      	movs	r0, #0
 800186e:	f000 ff03 	bl	8002678 <io_coil_read>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <display_StatusPage+0x14c>
 8001878:	4a78      	ldr	r2, [pc, #480]	@ (8001a5c <display_StatusPage+0x32c>)
 800187a:	e000      	b.n	800187e <display_StatusPage+0x14e>
 800187c:	4a78      	ldr	r2, [pc, #480]	@ (8001a60 <display_StatusPage+0x330>)
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	4978      	ldr	r1, [pc, #480]	@ (8001a64 <display_StatusPage+0x334>)
 8001884:	4618      	mov	r0, r3
 8001886:	f011 fb8f 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800188a:	4b6e      	ldr	r3, [pc, #440]	@ (8001a44 <display_StatusPage+0x314>)
 800188c:	f107 000c 	add.w	r0, r7, #12
 8001890:	2201      	movs	r2, #1
 8001892:	9200      	str	r2, [sp, #0]
 8001894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001896:	f000 fe2b 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800189a:	2128      	movs	r1, #40	@ 0x28
 800189c:	2002      	movs	r0, #2
 800189e:	f000 fe4d 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018a2:	2001      	movs	r0, #1
 80018a4:	f000 fee8 	bl	8002678 <io_coil_read>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <display_StatusPage+0x182>
 80018ae:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <display_StatusPage+0x32c>)
 80018b0:	e000      	b.n	80018b4 <display_StatusPage+0x184>
 80018b2:	4a6b      	ldr	r2, [pc, #428]	@ (8001a60 <display_StatusPage+0x330>)
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	496b      	ldr	r1, [pc, #428]	@ (8001a68 <display_StatusPage+0x338>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f011 fb74 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018c0:	4b60      	ldr	r3, [pc, #384]	@ (8001a44 <display_StatusPage+0x314>)
 80018c2:	f107 000c 	add.w	r0, r7, #12
 80018c6:	2201      	movs	r2, #1
 80018c8:	9200      	str	r2, [sp, #0]
 80018ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018cc:	f000 fe10 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018d0:	2119      	movs	r1, #25
 80018d2:	203c      	movs	r0, #60	@ 0x3c
 80018d4:	f000 fe32 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80018d8:	2002      	movs	r0, #2
 80018da:	f000 fecd 	bl	8002678 <io_coil_read>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <display_StatusPage+0x1b8>
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <display_StatusPage+0x32c>)
 80018e6:	e000      	b.n	80018ea <display_StatusPage+0x1ba>
 80018e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001a60 <display_StatusPage+0x330>)
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	495f      	ldr	r1, [pc, #380]	@ (8001a6c <display_StatusPage+0x33c>)
 80018f0:	4618      	mov	r0, r3
 80018f2:	f011 fb59 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018f6:	4b53      	ldr	r3, [pc, #332]	@ (8001a44 <display_StatusPage+0x314>)
 80018f8:	f107 000c 	add.w	r0, r7, #12
 80018fc:	2201      	movs	r2, #1
 80018fe:	9200      	str	r2, [sp, #0]
 8001900:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001902:	f000 fdf5 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001906:	2128      	movs	r1, #40	@ 0x28
 8001908:	203c      	movs	r0, #60	@ 0x3c
 800190a:	f000 fe17 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800190e:	2003      	movs	r0, #3
 8001910:	f000 feb2 	bl	8002678 <io_coil_read>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <display_StatusPage+0x1ee>
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <display_StatusPage+0x32c>)
 800191c:	e000      	b.n	8001920 <display_StatusPage+0x1f0>
 800191e:	4a50      	ldr	r2, [pc, #320]	@ (8001a60 <display_StatusPage+0x330>)
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	4952      	ldr	r1, [pc, #328]	@ (8001a70 <display_StatusPage+0x340>)
 8001926:	4618      	mov	r0, r3
 8001928:	f011 fb3e 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800192c:	4b45      	ldr	r3, [pc, #276]	@ (8001a44 <display_StatusPage+0x314>)
 800192e:	f107 000c 	add.w	r0, r7, #12
 8001932:	2201      	movs	r2, #1
 8001934:	9200      	str	r2, [sp, #0]
 8001936:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001938:	f000 fdda 	bl	80024f0 <ssd1306_WriteString>
			break;
 800193c:	e1e4      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 800193e:	2000      	movs	r0, #0
 8001940:	f000 fcb0 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001944:	2100      	movs	r1, #0
 8001946:	2004      	movs	r0, #4
 8001948:	f000 fdf8 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800194c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a38 <display_StatusPage+0x308>)
 800194e:	2201      	movs	r2, #1
 8001950:	9200      	str	r2, [sp, #0]
 8001952:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001954:	4847      	ldr	r0, [pc, #284]	@ (8001a74 <display_StatusPage+0x344>)
 8001956:	f000 fdcb 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800195a:	2119      	movs	r1, #25
 800195c:	2002      	movs	r0, #2
 800195e:	f000 fded 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001962:	2000      	movs	r0, #0
 8001964:	f000 ff32 	bl	80027cc <io_discrete_in_read>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <display_StatusPage+0x242>
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <display_StatusPage+0x32c>)
 8001970:	e000      	b.n	8001974 <display_StatusPage+0x244>
 8001972:	4a3b      	ldr	r2, [pc, #236]	@ (8001a60 <display_StatusPage+0x330>)
 8001974:	f107 030c 	add.w	r3, r7, #12
 8001978:	493a      	ldr	r1, [pc, #232]	@ (8001a64 <display_StatusPage+0x334>)
 800197a:	4618      	mov	r0, r3
 800197c:	f011 fb14 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001980:	4b30      	ldr	r3, [pc, #192]	@ (8001a44 <display_StatusPage+0x314>)
 8001982:	f107 000c 	add.w	r0, r7, #12
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f000 fdb0 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001990:	2128      	movs	r1, #40	@ 0x28
 8001992:	2002      	movs	r0, #2
 8001994:	f000 fdd2 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001998:	2001      	movs	r0, #1
 800199a:	f000 ff17 	bl	80027cc <io_discrete_in_read>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <display_StatusPage+0x278>
 80019a4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <display_StatusPage+0x32c>)
 80019a6:	e000      	b.n	80019aa <display_StatusPage+0x27a>
 80019a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001a60 <display_StatusPage+0x330>)
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	492e      	ldr	r1, [pc, #184]	@ (8001a68 <display_StatusPage+0x338>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f011 faf9 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019b6:	4b23      	ldr	r3, [pc, #140]	@ (8001a44 <display_StatusPage+0x314>)
 80019b8:	f107 000c 	add.w	r0, r7, #12
 80019bc:	2201      	movs	r2, #1
 80019be:	9200      	str	r2, [sp, #0]
 80019c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019c2:	f000 fd95 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80019c6:	2119      	movs	r1, #25
 80019c8:	203c      	movs	r0, #60	@ 0x3c
 80019ca:	f000 fdb7 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80019ce:	2002      	movs	r0, #2
 80019d0:	f000 fefc 	bl	80027cc <io_discrete_in_read>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <display_StatusPage+0x2ae>
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <display_StatusPage+0x32c>)
 80019dc:	e000      	b.n	80019e0 <display_StatusPage+0x2b0>
 80019de:	4a20      	ldr	r2, [pc, #128]	@ (8001a60 <display_StatusPage+0x330>)
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4921      	ldr	r1, [pc, #132]	@ (8001a6c <display_StatusPage+0x33c>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f011 fade 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019ec:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <display_StatusPage+0x314>)
 80019ee:	f107 000c 	add.w	r0, r7, #12
 80019f2:	2201      	movs	r2, #1
 80019f4:	9200      	str	r2, [sp, #0]
 80019f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f8:	f000 fd7a 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019fc:	2128      	movs	r1, #40	@ 0x28
 80019fe:	203c      	movs	r0, #60	@ 0x3c
 8001a00:	f000 fd9c 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a04:	2003      	movs	r0, #3
 8001a06:	f000 fee1 	bl	80027cc <io_discrete_in_read>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <display_StatusPage+0x2e4>
 8001a10:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <display_StatusPage+0x32c>)
 8001a12:	e000      	b.n	8001a16 <display_StatusPage+0x2e6>
 8001a14:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <display_StatusPage+0x330>)
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	4915      	ldr	r1, [pc, #84]	@ (8001a70 <display_StatusPage+0x340>)
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f011 fac3 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <display_StatusPage+0x314>)
 8001a24:	f107 000c 	add.w	r0, r7, #12
 8001a28:	2201      	movs	r2, #1
 8001a2a:	9200      	str	r2, [sp, #0]
 8001a2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2e:	f000 fd5f 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001a32:	e169      	b.n	8001d08 <display_StatusPage+0x5d8>
 8001a34:	20000646 	.word	0x20000646
 8001a38:	08016f38 	.word	0x08016f38
 8001a3c:	08015240 	.word	0x08015240
 8001a40:	08015248 	.word	0x08015248
 8001a44:	08016f20 	.word	0x08016f20
 8001a48:	0801525c 	.word	0x0801525c
 8001a4c:	0801526c 	.word	0x0801526c
 8001a50:	447a0000 	.word	0x447a0000
 8001a54:	0801527c 	.word	0x0801527c
 8001a58:	0801528c 	.word	0x0801528c
 8001a5c:	08015294 	.word	0x08015294
 8001a60:	08015298 	.word	0x08015298
 8001a64:	0801529c 	.word	0x0801529c
 8001a68:	080152a4 	.word	0x080152a4
 8001a6c:	080152ac 	.word	0x080152ac
 8001a70:	080152b4 	.word	0x080152b4
 8001a74:	080152bc 	.word	0x080152bc
		case 3:
			ssd1306_Fill(Black);
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f000 fc13 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2002      	movs	r0, #2
 8001a82:	f000 fd5b 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a86:	4bae      	ldr	r3, [pc, #696]	@ (8001d40 <display_StatusPage+0x610>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	9200      	str	r2, [sp, #0]
 8001a8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8e:	48ad      	ldr	r0, [pc, #692]	@ (8001d44 <display_StatusPage+0x614>)
 8001a90:	f000 fd2e 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a94:	2119      	movs	r1, #25
 8001a96:	2002      	movs	r0, #2
 8001a98:	f000 fd50 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f000 ff1d 	bl	80028dc <io_holding_reg_read>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f107 030c 	add.w	r3, r7, #12
 8001aaa:	49a7      	ldr	r1, [pc, #668]	@ (8001d48 <display_StatusPage+0x618>)
 8001aac:	4618      	mov	r0, r3
 8001aae:	f011 fa7b 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ab4:	f107 000c 	add.w	r0, r7, #12
 8001ab8:	2201      	movs	r2, #1
 8001aba:	9200      	str	r2, [sp, #0]
 8001abc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001abe:	f000 fd17 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ac2:	2128      	movs	r1, #40	@ 0x28
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fd39 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 ff06 	bl	80028dc <io_holding_reg_read>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	499d      	ldr	r1, [pc, #628]	@ (8001d50 <display_StatusPage+0x620>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f011 fa64 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ae0:	4b9a      	ldr	r3, [pc, #616]	@ (8001d4c <display_StatusPage+0x61c>)
 8001ae2:	f107 000c 	add.w	r0, r7, #12
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f000 fd00 	bl	80024f0 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001af0:	e10a      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 fbd6 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001af8:	2100      	movs	r1, #0
 8001afa:	200c      	movs	r0, #12
 8001afc:	f000 fd1e 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b00:	4b8f      	ldr	r3, [pc, #572]	@ (8001d40 <display_StatusPage+0x610>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	9200      	str	r2, [sp, #0]
 8001b06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b08:	4892      	ldr	r0, [pc, #584]	@ (8001d54 <display_StatusPage+0x624>)
 8001b0a:	f000 fcf1 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b0e:	2119      	movs	r1, #25
 8001b10:	2002      	movs	r0, #2
 8001b12:	f000 fd13 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b16:	2000      	movs	r0, #0
 8001b18:	f000 ff98 	bl	8002a4c <io_input_reg_read>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	4988      	ldr	r1, [pc, #544]	@ (8001d48 <display_StatusPage+0x618>)
 8001b26:	4618      	mov	r0, r3
 8001b28:	f011 fa3e 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b2c:	4b87      	ldr	r3, [pc, #540]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b2e:	f107 000c 	add.w	r0, r7, #12
 8001b32:	2201      	movs	r2, #1
 8001b34:	9200      	str	r2, [sp, #0]
 8001b36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b38:	f000 fcda 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b3c:	2128      	movs	r1, #40	@ 0x28
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fcfc 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b44:	2001      	movs	r0, #1
 8001b46:	f000 ff81 	bl	8002a4c <io_input_reg_read>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	497f      	ldr	r1, [pc, #508]	@ (8001d50 <display_StatusPage+0x620>)
 8001b54:	4618      	mov	r0, r3
 8001b56:	f011 fa27 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b5c:	f107 000c 	add.w	r0, r7, #12
 8001b60:	2201      	movs	r2, #1
 8001b62:	9200      	str	r2, [sp, #0]
 8001b64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b66:	f000 fcc3 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b6a:	2119      	movs	r1, #25
 8001b6c:	203c      	movs	r0, #60	@ 0x3c
 8001b6e:	f000 fce5 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b72:	2002      	movs	r0, #2
 8001b74:	f000 ff6a 	bl	8002a4c <io_input_reg_read>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	4975      	ldr	r1, [pc, #468]	@ (8001d58 <display_StatusPage+0x628>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f011 fa10 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b88:	4b70      	ldr	r3, [pc, #448]	@ (8001d4c <display_StatusPage+0x61c>)
 8001b8a:	f107 000c 	add.w	r0, r7, #12
 8001b8e:	2201      	movs	r2, #1
 8001b90:	9200      	str	r2, [sp, #0]
 8001b92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b94:	f000 fcac 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b98:	2128      	movs	r1, #40	@ 0x28
 8001b9a:	203c      	movs	r0, #60	@ 0x3c
 8001b9c:	f000 fcce 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 ff53 	bl	8002a4c <io_input_reg_read>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	461a      	mov	r2, r3
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	496b      	ldr	r1, [pc, #428]	@ (8001d5c <display_StatusPage+0x62c>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f011 f9f9 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb6:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <display_StatusPage+0x61c>)
 8001bb8:	f107 000c 	add.w	r0, r7, #12
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	9200      	str	r2, [sp, #0]
 8001bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc2:	f000 fc95 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001bc6:	e09f      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f000 fb6b 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2007      	movs	r0, #7
 8001bd2:	f000 fcb3 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d40 <display_StatusPage+0x610>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	9200      	str	r2, [sp, #0]
 8001bdc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bde:	4860      	ldr	r0, [pc, #384]	@ (8001d60 <display_StatusPage+0x630>)
 8001be0:	f000 fc86 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be4:	2119      	movs	r1, #25
 8001be6:	2002      	movs	r0, #2
 8001be8:	f000 fca8 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001bec:	f7ff fb4e 	bl	800128c <automation_get_rule_count>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	495a      	ldr	r1, [pc, #360]	@ (8001d64 <display_StatusPage+0x634>)
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f011 f9d4 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c00:	4b52      	ldr	r3, [pc, #328]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c02:	f107 000c 	add.w	r0, r7, #12
 8001c06:	2201      	movs	r2, #1
 8001c08:	9200      	str	r2, [sp, #0]
 8001c0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c0c:	f000 fc70 	bl	80024f0 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c18:	f107 030a 	add.w	r3, r7, #10
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 ffc4 	bl	8002bac <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c24:	f107 0308 	add.w	r3, r7, #8
 8001c28:	4619      	mov	r1, r3
 8001c2a:	2001      	movs	r0, #1
 8001c2c:	f000 ffbe 	bl	8002bac <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c30:	2128      	movs	r1, #40	@ 0x28
 8001c32:	2002      	movs	r0, #2
 8001c34:	f000 fc82 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c38:	897b      	ldrh	r3, [r7, #10]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	4949      	ldr	r1, [pc, #292]	@ (8001d68 <display_StatusPage+0x638>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f011 f9b0 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c48:	4b40      	ldr	r3, [pc, #256]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c4a:	f107 000c 	add.w	r0, r7, #12
 8001c4e:	2201      	movs	r2, #1
 8001c50:	9200      	str	r2, [sp, #0]
 8001c52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c54:	f000 fc4c 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001c58:	2137      	movs	r1, #55	@ 0x37
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f000 fc6e 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001c60:	893b      	ldrh	r3, [r7, #8]
 8001c62:	461a      	mov	r2, r3
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	4940      	ldr	r1, [pc, #256]	@ (8001d6c <display_StatusPage+0x63c>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f011 f99c 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <display_StatusPage+0x61c>)
 8001c72:	f107 000c 	add.w	r0, r7, #12
 8001c76:	2201      	movs	r2, #1
 8001c78:	9200      	str	r2, [sp, #0]
 8001c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7c:	f000 fc38 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001c80:	e042      	b.n	8001d08 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f000 fb0e 	bl	80022a4 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2032      	movs	r0, #50	@ 0x32
 8001c8c:	f000 fc56 	bl	800253c <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001c90:	4b2b      	ldr	r3, [pc, #172]	@ (8001d40 <display_StatusPage+0x610>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	9200      	str	r2, [sp, #0]
 8001c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c98:	4835      	ldr	r0, [pc, #212]	@ (8001d70 <display_StatusPage+0x640>)
 8001c9a:	f000 fc29 	bl	80024f0 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f004 f993 	bl	8005fcc <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ca6:	2119      	movs	r1, #25
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f000 fc47 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001cae:	78bb      	ldrb	r3, [r7, #2]
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	787b      	ldrb	r3, [r7, #1]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	783b      	ldrb	r3, [r7, #0]
 8001cb8:	f107 000c 	add.w	r0, r7, #12
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	492c      	ldr	r1, [pc, #176]	@ (8001d74 <display_StatusPage+0x644>)
 8001cc2:	f011 f971 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cc6:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cc8:	f107 000c 	add.w	r0, r7, #12
 8001ccc:	2201      	movs	r2, #1
 8001cce:	9200      	str	r2, [sp, #0]
 8001cd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd2:	f000 fc0d 	bl	80024f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001cd6:	2128      	movs	r1, #40	@ 0x28
 8001cd8:	2002      	movs	r0, #2
 8001cda:	f000 fc2f 	bl	800253c <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001cde:	793b      	ldrb	r3, [r7, #4]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	797b      	ldrb	r3, [r7, #5]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	79bb      	ldrb	r3, [r7, #6]
 8001ce8:	f107 000c 	add.w	r0, r7, #12
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4921      	ldr	r1, [pc, #132]	@ (8001d78 <display_StatusPage+0x648>)
 8001cf2:	f011 f959 	bl	8012fa8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <display_StatusPage+0x61c>)
 8001cf8:	f107 000c 	add.w	r0, r7, #12
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	9200      	str	r2, [sp, #0]
 8001d00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d02:	f000 fbf5 	bl	80024f0 <ssd1306_WriteString>
			break;
 8001d06:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d08:	2138      	movs	r1, #56	@ 0x38
 8001d0a:	206e      	movs	r0, #110	@ 0x6e
 8001d0c:	f000 fc16 	bl	800253c <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d10:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <display_StatusPage+0x64c>)
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	461a      	mov	r2, r3
 8001d16:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <display_StatusPage+0x650>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	f107 000c 	add.w	r0, r7, #12
 8001d1e:	4919      	ldr	r1, [pc, #100]	@ (8001d84 <display_StatusPage+0x654>)
 8001d20:	f011 f942 	bl	8012fa8 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d24:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <display_StatusPage+0x61c>)
 8001d26:	f107 000c 	add.w	r0, r7, #12
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	9200      	str	r2, [sp, #0]
 8001d2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d30:	f000 fbde 	bl	80024f0 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d34:	f000 face 	bl	80022d4 <ssd1306_UpdateScreen>
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	08016f38 	.word	0x08016f38
 8001d44:	080152c8 	.word	0x080152c8
 8001d48:	080152d4 	.word	0x080152d4
 8001d4c:	08016f20 	.word	0x08016f20
 8001d50:	080152dc 	.word	0x080152dc
 8001d54:	080152e4 	.word	0x080152e4
 8001d58:	080152f0 	.word	0x080152f0
 8001d5c:	080152f8 	.word	0x080152f8
 8001d60:	08015300 	.word	0x08015300
 8001d64:	0801530c 	.word	0x0801530c
 8001d68:	08015318 	.word	0x08015318
 8001d6c:	08015328 	.word	0x08015328
 8001d70:	0801533c 	.word	0x0801533c
 8001d74:	08015340 	.word	0x08015340
 8001d78:	08015350 	.word	0x08015350
 8001d7c:	20000646 	.word	0x20000646
 8001d80:	20000000 	.word	0x20000000
 8001d84:	08015364 	.word	0x08015364

08001d88 <display_BtnPress>:

void display_BtnPress() {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d8e:	881a      	ldrh	r2, [r3, #0]
 8001d90:	4b09      	ldr	r3, [pc, #36]	@ (8001db8 <display_BtnPress+0x30>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d103      	bne.n	8001da0 <display_BtnPress+0x18>
		currentPage = 0;
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <display_BtnPress+0x2c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	e005      	b.n	8001dac <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001da0:	4b04      	ldr	r3, [pc, #16]	@ (8001db4 <display_BtnPress+0x2c>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b02      	ldr	r3, [pc, #8]	@ (8001db4 <display_BtnPress+0x2c>)
 8001daa:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001dac:	f7ff fcc0 	bl	8001730 <display_StatusPage>
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000646 	.word	0x20000646
 8001db8:	20000000 	.word	0x20000000

08001dbc <display_setPage>:

void display_setPage(uint16_t page) {
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <display_setPage+0x28>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	88fa      	ldrh	r2, [r7, #6]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d803      	bhi.n	8001dd8 <display_setPage+0x1c>
	currentPage = page;
 8001dd0:	4a05      	ldr	r2, [pc, #20]	@ (8001de8 <display_setPage+0x2c>)
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	8013      	strh	r3, [r2, #0]
 8001dd6:	e000      	b.n	8001dda <display_setPage+0x1e>
	if (page > endPage) return;
 8001dd8:	bf00      	nop
}
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	20000000 	.word	0x20000000
 8001de8:	20000646 	.word	0x20000646

08001dec <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	6039      	str	r1, [r7, #0]
 8001df6:	80fb      	strh	r3, [r7, #6]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001dfc:	e04d      	b.n	8001e9a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 031f 	and.w	r3, r3, #31
 8001e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e0e:	f1c3 0320 	rsb	r3, r3, #32
 8001e12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	88ba      	ldrh	r2, [r7, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d202      	bcs.n	8001e28 <EEPROM_Write+0x3c>
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	e001      	b.n	8001e2c <EEPROM_Write+0x40>
 8001e28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e2c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001e30:	88fb      	ldrh	r3, [r7, #6]
 8001e32:	0a1b      	lsrs	r3, r3, #8
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001e40:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	3302      	adds	r3, #2
 8001e4a:	6839      	ldr	r1, [r7, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f011 f9aa 	bl	80131a6 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001e52:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3302      	adds	r3, #2
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	f107 0308 	add.w	r3, r7, #8
 8001e60:	4619      	mov	r1, r3
 8001e62:	20ae      	movs	r0, #174	@ 0xae
 8001e64:	f000 f888 	bl	8001f78 <I2C_Transmit>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <EEPROM_Write+0x86>
			return false;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e017      	b.n	8001ea2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001e72:	2005      	movs	r0, #5
 8001e74:	f004 fbfe 	bl	8006674 <HAL_Delay>

		memAddr += writeLen;
 8001e78:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	88fb      	ldrh	r3, [r7, #6]
 8001e80:	4413      	add	r3, r2
 8001e82:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001e84:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001e8e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	88ba      	ldrh	r2, [r7, #4]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001e9a:	88bb      	ldrh	r3, [r7, #4]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ae      	bne.n	8001dfe <EEPROM_Write+0x12>
	}

	return true;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3730      	adds	r7, #48	@ 0x30
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	6039      	str	r1, [r7, #0]
 8001eb4:	80fb      	strh	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	733b      	strb	r3, [r7, #12]
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2202      	movs	r2, #2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	20ae      	movs	r0, #174	@ 0xae
 8001ed4:	f000 f850 	bl	8001f78 <I2C_Transmit>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <EEPROM_Read+0x38>
		return false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e00b      	b.n	8001efa <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001ee2:	88bb      	ldrh	r3, [r7, #4]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	6839      	ldr	r1, [r7, #0]
 8001ee8:	20af      	movs	r0, #175	@ 0xaf
 8001eea:	f000 f85f 	bl	8001fac <I2C_Receive>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <EEPROM_Read+0x4e>
		return false;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e000      	b.n	8001efa <EEPROM_Read+0x50>
	}

	return true;
 8001ef8:	2301      	movs	r3, #1
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	6039      	str	r1, [r7, #0]
 8001f0c:	80fb      	strh	r3, [r7, #6]
 8001f0e:	4613      	mov	r3, r2
 8001f10:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001f12:	88bb      	ldrh	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <EEPROM_WriteBlock+0x1a>
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e006      	b.n	8001f2a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001f1c:	88ba      	ldrh	r2, [r7, #4]
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff62 	bl	8001dec <EEPROM_Write>
 8001f28:	4603      	mov	r3, r0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b082      	sub	sp, #8
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	4603      	mov	r3, r0
 8001f3a:	6039      	str	r1, [r7, #0]
 8001f3c:	80fb      	strh	r3, [r7, #6]
 8001f3e:	4613      	mov	r3, r2
 8001f40:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001f42:	88ba      	ldrh	r2, [r7, #4]
 8001f44:	88fb      	ldrh	r3, [r7, #6]
 8001f46:	6839      	ldr	r1, [r7, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ffae 	bl	8001eaa <EEPROM_Read>
 8001f4e:	4603      	mov	r3, r0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <I2C_Setup+0x1c>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6013      	str	r3, [r2, #0]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000648 	.word	0x20000648

08001f78 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	4603      	mov	r3, r0
 8001f80:	6039      	str	r1, [r7, #0]
 8001f82:	80fb      	strh	r3, [r7, #6]
 8001f84:	4613      	mov	r3, r2
 8001f86:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001f88:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <I2C_Transmit+0x30>)
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	88bb      	ldrh	r3, [r7, #4]
 8001f8e:	88f9      	ldrh	r1, [r7, #6]
 8001f90:	f04f 32ff 	mov.w	r2, #4294967295
 8001f94:	9200      	str	r2, [sp, #0]
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	f007 f8c4 	bl	8009124 <HAL_I2C_Master_Transmit>
 8001f9c:	4603      	mov	r3, r0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000648 	.word	0x20000648

08001fac <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	80fb      	strh	r3, [r7, #6]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001fbc:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <I2C_Receive+0x30>)
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	88bb      	ldrh	r3, [r7, #4]
 8001fc2:	88f9      	ldrh	r1, [r7, #6]
 8001fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc8:	9200      	str	r2, [sp, #0]
 8001fca:	683a      	ldr	r2, [r7, #0]
 8001fcc:	f007 f9c2 	bl	8009354 <HAL_I2C_Master_Receive>
 8001fd0:	4603      	mov	r3, r0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000648 	.word	0x20000648

08001fe0 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	4608      	mov	r0, r1
 8001fea:	4611      	mov	r1, r2
 8001fec:	461a      	mov	r2, r3
 8001fee:	4603      	mov	r3, r0
 8001ff0:	817b      	strh	r3, [r7, #10]
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	727b      	strb	r3, [r7, #9]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001ffa:	897b      	ldrh	r3, [r7, #10]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	f107 0109 	add.w	r1, r7, #9
 8002004:	2201      	movs	r2, #1
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff ffb6 	bl	8001f78 <I2C_Transmit>
 800200c:	4603      	mov	r3, r0
 800200e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002010:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	b21b      	sxth	r3, r3
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	b21b      	sxth	r3, r3
 800201e:	b29b      	uxth	r3, r3
 8002020:	88fa      	ldrh	r2, [r7, #6]
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff ffc1 	bl	8001fac <I2C_Receive>
 800202a:	4603      	mov	r3, r0
 800202c:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	460a      	mov	r2, r1
 8002040:	71fb      	strb	r3, [r7, #7]
 8002042:	4613      	mov	r3, r2
 8002044:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 800204a:	88bb      	ldrh	r3, [r7, #4]
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	b29b      	uxth	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8002054:	88bb      	ldrh	r3, [r7, #4]
 8002056:	b2db      	uxtb	r3, r3
 8002058:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 800205a:	f107 030c 	add.w	r3, r7, #12
 800205e:	2203      	movs	r2, #3
 8002060:	4619      	mov	r1, r3
 8002062:	2080      	movs	r0, #128	@ 0x80
 8002064:	f7ff ff88 	bl	8001f78 <I2C_Transmit>
}
 8002068:	bf00      	nop
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800207a:	79fa      	ldrb	r2, [r7, #7]
 800207c:	f107 000c 	add.w	r0, r7, #12
 8002080:	2302      	movs	r3, #2
 8002082:	2140      	movs	r1, #64	@ 0x40
 8002084:	f7ff ffac 	bl	8001fe0 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002088:	7b3b      	ldrb	r3, [r7, #12]
 800208a:	b21b      	sxth	r3, r3
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	b21a      	sxth	r2, r3
 8002090:	7b7b      	ldrb	r3, [r7, #13]
 8002092:	b21b      	sxth	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b21b      	sxth	r3, r3
 8002098:	b29b      	uxth	r3, r3
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80020ac:	4a0a      	ldr	r2, [pc, #40]	@ (80020d8 <INA226_Init+0x34>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	2354      	movs	r3, #84	@ 0x54
 80020b6:	461a      	mov	r2, r3
 80020b8:	f011 f875 	bl	80131a6 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80020bc:	f244 1127 	movw	r1, #16679	@ 0x4127
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7ff ffb8 	bl	8002036 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80020c6:	f240 1155 	movw	r1, #341	@ 0x155
 80020ca:	2005      	movs	r0, #5
 80020cc:	f7ff ffb3 	bl	8002036 <INA226_WriteRegister>
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	2000064c 	.word	0x2000064c

080020dc <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80020e4:	2002      	movs	r0, #2
 80020e6:	f7ff ffc3 	bl	8002070 <INA226_ReadRegister>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff ffef 	bl	80020dc <INA226_ReadBusVoltageRaw>
 80020fe:	4603      	mov	r3, r0
 8002100:	ee07 3a90 	vmov	s15, r3
 8002104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002108:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002118 <INA226_ReadBusVoltage+0x24>
 800210c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002110:	eeb0 0a67 	vmov.f32	s0, s15
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	3aa3d70a 	.word	0x3aa3d70a

0800211c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002124:	2004      	movs	r0, #4
 8002126:	f7ff ffa3 	bl	8002070 <INA226_ReadRegister>
 800212a:	4603      	mov	r3, r0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002138:	2000      	movs	r0, #0
 800213a:	f7ff ffef 	bl	800211c <INA226_ReadCurrentRaw>
 800213e:	4603      	mov	r3, r0
 8002140:	ee07 3a90 	vmov	s15, r3
 8002144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002148:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002158 <INA226_ReadCurrent+0x24>
 800214c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002150:	eeb0 0a67 	vmov.f32	s0, s15
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	391d4952 	.word	0x391d4952

0800215c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af04      	add	r7, sp, #16
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002176:	f04f 33ff 	mov.w	r3, #4294967295
 800217a:	9302      	str	r3, [sp, #8]
 800217c:	2301      	movs	r3, #1
 800217e:	9301      	str	r3, [sp, #4]
 8002180:	1dfb      	adds	r3, r7, #7
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	2301      	movs	r3, #1
 8002186:	2200      	movs	r2, #0
 8002188:	2178      	movs	r1, #120	@ 0x78
 800218a:	4803      	ldr	r0, [pc, #12]	@ (8002198 <ssd1306_WriteCommand+0x2c>)
 800218c:	f007 f9d8 	bl	8009540 <HAL_I2C_Mem_Write>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	200010e0 	.word	0x200010e0

0800219c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af04      	add	r7, sp, #16
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	f04f 32ff 	mov.w	r2, #4294967295
 80021ae:	9202      	str	r2, [sp, #8]
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	2301      	movs	r3, #1
 80021b8:	2240      	movs	r2, #64	@ 0x40
 80021ba:	2178      	movs	r1, #120	@ 0x78
 80021bc:	4803      	ldr	r0, [pc, #12]	@ (80021cc <ssd1306_WriteData+0x30>)
 80021be:	f007 f9bf 	bl	8009540 <HAL_I2C_Mem_Write>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200010e0 	.word	0x200010e0

080021d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80021d4:	f7ff ffc2 	bl	800215c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80021d8:	2064      	movs	r0, #100	@ 0x64
 80021da:	f004 fa4b 	bl	8006674 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80021de:	2000      	movs	r0, #0
 80021e0:	f000 f9d8 	bl	8002594 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80021e4:	2020      	movs	r0, #32
 80021e6:	f7ff ffc1 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80021ea:	2000      	movs	r0, #0
 80021ec:	f7ff ffbe 	bl	800216c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021f0:	20b0      	movs	r0, #176	@ 0xb0
 80021f2:	f7ff ffbb 	bl	800216c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80021f6:	20c8      	movs	r0, #200	@ 0xc8
 80021f8:	f7ff ffb8 	bl	800216c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80021fc:	2000      	movs	r0, #0
 80021fe:	f7ff ffb5 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002202:	2010      	movs	r0, #16
 8002204:	f7ff ffb2 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002208:	2040      	movs	r0, #64	@ 0x40
 800220a:	f7ff ffaf 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800220e:	20ff      	movs	r0, #255	@ 0xff
 8002210:	f000 f9ac 	bl	800256c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002214:	20a1      	movs	r0, #161	@ 0xa1
 8002216:	f7ff ffa9 	bl	800216c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800221a:	20a6      	movs	r0, #166	@ 0xa6
 800221c:	f7ff ffa6 	bl	800216c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002220:	20a8      	movs	r0, #168	@ 0xa8
 8002222:	f7ff ffa3 	bl	800216c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002226:	203f      	movs	r0, #63	@ 0x3f
 8002228:	f7ff ffa0 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800222c:	20a4      	movs	r0, #164	@ 0xa4
 800222e:	f7ff ff9d 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002232:	20d3      	movs	r0, #211	@ 0xd3
 8002234:	f7ff ff9a 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002238:	2000      	movs	r0, #0
 800223a:	f7ff ff97 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800223e:	20d5      	movs	r0, #213	@ 0xd5
 8002240:	f7ff ff94 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002244:	20f0      	movs	r0, #240	@ 0xf0
 8002246:	f7ff ff91 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800224a:	20d9      	movs	r0, #217	@ 0xd9
 800224c:	f7ff ff8e 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002250:	2022      	movs	r0, #34	@ 0x22
 8002252:	f7ff ff8b 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002256:	20da      	movs	r0, #218	@ 0xda
 8002258:	f7ff ff88 	bl	800216c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800225c:	2012      	movs	r0, #18
 800225e:	f7ff ff85 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002262:	20db      	movs	r0, #219	@ 0xdb
 8002264:	f7ff ff82 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002268:	2020      	movs	r0, #32
 800226a:	f7ff ff7f 	bl	800216c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800226e:	208d      	movs	r0, #141	@ 0x8d
 8002270:	f7ff ff7c 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002274:	2014      	movs	r0, #20
 8002276:	f7ff ff79 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800227a:	2001      	movs	r0, #1
 800227c:	f000 f98a 	bl	8002594 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002280:	2000      	movs	r0, #0
 8002282:	f000 f80f 	bl	80022a4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002286:	f000 f825 	bl	80022d4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800228a:	4b05      	ldr	r3, [pc, #20]	@ (80022a0 <ssd1306_Init+0xd0>)
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002290:	4b03      	ldr	r3, [pc, #12]	@ (80022a0 <ssd1306_Init+0xd0>)
 8002292:	2200      	movs	r2, #0
 8002294:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002296:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <ssd1306_Init+0xd0>)
 8002298:	2201      	movs	r2, #1
 800229a:	711a      	strb	r2, [r3, #4]
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20000aa0 	.word	0x20000aa0

080022a4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <ssd1306_Fill+0x14>
 80022b4:	2300      	movs	r3, #0
 80022b6:	e000      	b.n	80022ba <ssd1306_Fill+0x16>
 80022b8:	23ff      	movs	r3, #255	@ 0xff
 80022ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022be:	4619      	mov	r1, r3
 80022c0:	4803      	ldr	r0, [pc, #12]	@ (80022d0 <ssd1306_Fill+0x2c>)
 80022c2:	f010 fef0 	bl	80130a6 <memset>
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200006a0 	.word	0x200006a0

080022d4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022da:	2300      	movs	r3, #0
 80022dc:	71fb      	strb	r3, [r7, #7]
 80022de:	e016      	b.n	800230e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	3b50      	subs	r3, #80	@ 0x50
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff40 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff ff3d 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80022f2:	2010      	movs	r0, #16
 80022f4:	f7ff ff3a 	bl	800216c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	01db      	lsls	r3, r3, #7
 80022fc:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <ssd1306_UpdateScreen+0x4c>)
 80022fe:	4413      	add	r3, r2
 8002300:	2180      	movs	r1, #128	@ 0x80
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff ff4a 	bl	800219c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	3301      	adds	r3, #1
 800230c:	71fb      	strb	r3, [r7, #7]
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	2b07      	cmp	r3, #7
 8002312:	d9e5      	bls.n	80022e0 <ssd1306_UpdateScreen+0xc>
    }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200006a0 	.word	0x200006a0

08002324 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
 800232e:	460b      	mov	r3, r1
 8002330:	71bb      	strb	r3, [r7, #6]
 8002332:	4613      	mov	r3, r2
 8002334:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233a:	2b00      	cmp	r3, #0
 800233c:	db3d      	blt.n	80023ba <ssd1306_DrawPixel+0x96>
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	2b3f      	cmp	r3, #63	@ 0x3f
 8002342:	d83a      	bhi.n	80023ba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d11a      	bne.n	8002380 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800234a:	79fa      	ldrb	r2, [r7, #7]
 800234c:	79bb      	ldrb	r3, [r7, #6]
 800234e:	08db      	lsrs	r3, r3, #3
 8002350:	b2d8      	uxtb	r0, r3
 8002352:	4603      	mov	r3, r0
 8002354:	01db      	lsls	r3, r3, #7
 8002356:	4413      	add	r3, r2
 8002358:	4a1b      	ldr	r2, [pc, #108]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 800235a:	5cd3      	ldrb	r3, [r2, r3]
 800235c:	b25a      	sxtb	r2, r3
 800235e:	79bb      	ldrb	r3, [r7, #6]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	2101      	movs	r1, #1
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	b25b      	sxtb	r3, r3
 800236c:	4313      	orrs	r3, r2
 800236e:	b259      	sxtb	r1, r3
 8002370:	79fa      	ldrb	r2, [r7, #7]
 8002372:	4603      	mov	r3, r0
 8002374:	01db      	lsls	r3, r3, #7
 8002376:	4413      	add	r3, r2
 8002378:	b2c9      	uxtb	r1, r1
 800237a:	4a13      	ldr	r2, [pc, #76]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 800237c:	54d1      	strb	r1, [r2, r3]
 800237e:	e01d      	b.n	80023bc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002380:	79fa      	ldrb	r2, [r7, #7]
 8002382:	79bb      	ldrb	r3, [r7, #6]
 8002384:	08db      	lsrs	r3, r3, #3
 8002386:	b2d8      	uxtb	r0, r3
 8002388:	4603      	mov	r3, r0
 800238a:	01db      	lsls	r3, r3, #7
 800238c:	4413      	add	r3, r2
 800238e:	4a0e      	ldr	r2, [pc, #56]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 8002390:	5cd3      	ldrb	r3, [r2, r3]
 8002392:	b25a      	sxtb	r2, r3
 8002394:	79bb      	ldrb	r3, [r7, #6]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	2101      	movs	r1, #1
 800239c:	fa01 f303 	lsl.w	r3, r1, r3
 80023a0:	b25b      	sxtb	r3, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	b25b      	sxtb	r3, r3
 80023a6:	4013      	ands	r3, r2
 80023a8:	b259      	sxtb	r1, r3
 80023aa:	79fa      	ldrb	r2, [r7, #7]
 80023ac:	4603      	mov	r3, r0
 80023ae:	01db      	lsls	r3, r3, #7
 80023b0:	4413      	add	r3, r2
 80023b2:	b2c9      	uxtb	r1, r1
 80023b4:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <ssd1306_DrawPixel+0xa4>)
 80023b6:	54d1      	strb	r1, [r2, r3]
 80023b8:	e000      	b.n	80023bc <ssd1306_DrawPixel+0x98>
        return;
 80023ba:	bf00      	nop
    }
}
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200006a0 	.word	0x200006a0

080023cc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80023cc:	b590      	push	{r4, r7, lr}
 80023ce:	b089      	sub	sp, #36	@ 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4604      	mov	r4, r0
 80023d4:	4638      	mov	r0, r7
 80023d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80023da:	4623      	mov	r3, r4
 80023dc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	2b1f      	cmp	r3, #31
 80023e2:	d902      	bls.n	80023ea <ssd1306_WriteChar+0x1e>
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
 80023e6:	2b7e      	cmp	r3, #126	@ 0x7e
 80023e8:	d901      	bls.n	80023ee <ssd1306_WriteChar+0x22>
        return 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	e079      	b.n	80024e2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <ssd1306_WriteChar+0x34>
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	3b20      	subs	r3, #32
 80023fa:	4413      	add	r3, r2
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	e000      	b.n	8002402 <ssd1306_WriteChar+0x36>
 8002400:	783b      	ldrb	r3, [r7, #0]
 8002402:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002404:	4b39      	ldr	r3, [pc, #228]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	461a      	mov	r2, r3
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	4413      	add	r3, r2
 800240e:	2b80      	cmp	r3, #128	@ 0x80
 8002410:	dc06      	bgt.n	8002420 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002412:	4b36      	ldr	r3, [pc, #216]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002414:	885b      	ldrh	r3, [r3, #2]
 8002416:	461a      	mov	r2, r3
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800241c:	2b40      	cmp	r3, #64	@ 0x40
 800241e:	dd01      	ble.n	8002424 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002420:	2300      	movs	r3, #0
 8002422:	e05e      	b.n	80024e2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
 8002428:	e04d      	b.n	80024c6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	3b20      	subs	r3, #32
 8002430:	7879      	ldrb	r1, [r7, #1]
 8002432:	fb01 f303 	mul.w	r3, r1, r3
 8002436:	4619      	mov	r1, r3
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	440b      	add	r3, r1
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4413      	add	r3, r2
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
 8002448:	e036      	b.n	80024b8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d013      	beq.n	8002482 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800245a:	4b24      	ldr	r3, [pc, #144]	@ (80024ec <ssd1306_WriteChar+0x120>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b2da      	uxtb	r2, r3
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4413      	add	r3, r2
 8002466:	b2d8      	uxtb	r0, r3
 8002468:	4b20      	ldr	r3, [pc, #128]	@ (80024ec <ssd1306_WriteChar+0x120>)
 800246a:	885b      	ldrh	r3, [r3, #2]
 800246c:	b2da      	uxtb	r2, r3
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	4413      	add	r3, r2
 8002474:	b2db      	uxtb	r3, r3
 8002476:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800247a:	4619      	mov	r1, r3
 800247c:	f7ff ff52 	bl	8002324 <ssd1306_DrawPixel>
 8002480:	e017      	b.n	80024b2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002482:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b2da      	uxtb	r2, r3
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	b2db      	uxtb	r3, r3
 800248c:	4413      	add	r3, r2
 800248e:	b2d8      	uxtb	r0, r3
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <ssd1306_WriteChar+0x120>)
 8002492:	885b      	ldrh	r3, [r3, #2]
 8002494:	b2da      	uxtb	r2, r3
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	4413      	add	r3, r2
 800249c:	b2d9      	uxtb	r1, r3
 800249e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	bf0c      	ite	eq
 80024a6:	2301      	moveq	r3, #1
 80024a8:	2300      	movne	r3, #0
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	461a      	mov	r2, r3
 80024ae:	f7ff ff39 	bl	8002324 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	3301      	adds	r3, #1
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	7dfb      	ldrb	r3, [r7, #23]
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d3c4      	bcc.n	800244a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	3301      	adds	r3, #1
 80024c4:	61fb      	str	r3, [r7, #28]
 80024c6:	787b      	ldrb	r3, [r7, #1]
 80024c8:	461a      	mov	r2, r3
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d3ac      	bcc.n	800242a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80024d0:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <ssd1306_WriteChar+0x120>)
 80024d2:	881a      	ldrh	r2, [r3, #0]
 80024d4:	7dfb      	ldrb	r3, [r7, #23]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4413      	add	r3, r2
 80024da:	b29a      	uxth	r2, r3
 80024dc:	4b03      	ldr	r3, [pc, #12]	@ (80024ec <ssd1306_WriteChar+0x120>)
 80024de:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3724      	adds	r7, #36	@ 0x24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd90      	pop	{r4, r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000aa0 	.word	0x20000aa0

080024f0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af02      	add	r7, sp, #8
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	4638      	mov	r0, r7
 80024fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80024fe:	e013      	b.n	8002528 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	7818      	ldrb	r0, [r3, #0]
 8002504:	7e3b      	ldrb	r3, [r7, #24]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	463b      	mov	r3, r7
 800250a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800250c:	f7ff ff5e 	bl	80023cc <ssd1306_WriteChar>
 8002510:	4603      	mov	r3, r0
 8002512:	461a      	mov	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d002      	beq.n	8002522 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	e008      	b.n	8002534 <ssd1306_WriteString+0x44>
        }
        str++;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	3301      	adds	r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1e7      	bne.n	8002500 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	781b      	ldrb	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	460a      	mov	r2, r1
 8002546:	71fb      	strb	r3, [r7, #7]
 8002548:	4613      	mov	r3, r2
 800254a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	b29a      	uxth	r2, r3
 8002550:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <ssd1306_SetCursor+0x2c>)
 8002552:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002554:	79bb      	ldrb	r3, [r7, #6]
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b03      	ldr	r3, [pc, #12]	@ (8002568 <ssd1306_SetCursor+0x2c>)
 800255a:	805a      	strh	r2, [r3, #2]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	20000aa0 	.word	0x20000aa0

0800256c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002576:	2381      	movs	r3, #129	@ 0x81
 8002578:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fdf5 	bl	800216c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fdf1 	bl	800216c <ssd1306_WriteCommand>
}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80025a4:	23af      	movs	r3, #175	@ 0xaf
 80025a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80025a8:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <ssd1306_SetDisplayOn+0x38>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	715a      	strb	r2, [r3, #5]
 80025ae:	e004      	b.n	80025ba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80025b0:	23ae      	movs	r3, #174	@ 0xae
 80025b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <ssd1306_SetDisplayOn+0x38>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff fdd5 	bl	800216c <ssd1306_WriteCommand>
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000aa0 	.word	0x20000aa0

080025d0 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80025da:	4b23      	ldr	r3, [pc, #140]	@ (8002668 <io_coil_add_channel+0x98>)
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	2b20      	cmp	r3, #32
 80025e0:	d101      	bne.n	80025e6 <io_coil_add_channel+0x16>
		return false;
 80025e2:	2300      	movs	r3, #0
 80025e4:	e039      	b.n	800265a <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a20      	ldr	r2, [pc, #128]	@ (800266c <io_coil_add_channel+0x9c>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d10b      	bne.n	8002606 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80025ee:	4b20      	ldr	r3, [pc, #128]	@ (8002670 <io_coil_add_channel+0xa0>)
 80025f0:	881b      	ldrh	r3, [r3, #0]
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d901      	bls.n	80025fa <io_coil_add_channel+0x2a>
			return false;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e02f      	b.n	800265a <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80025fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002670 <io_coil_add_channel+0xa0>)
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	3301      	adds	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	4b1b      	ldr	r3, [pc, #108]	@ (8002670 <io_coil_add_channel+0xa0>)
 8002604:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002606:	4b18      	ldr	r3, [pc, #96]	@ (8002668 <io_coil_add_channel+0x98>)
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	4a19      	ldr	r2, [pc, #100]	@ (8002674 <io_coil_add_channel+0xa4>)
 800260e:	460b      	mov	r3, r1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	440b      	add	r3, r1
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800261c:	4b12      	ldr	r3, [pc, #72]	@ (8002668 <io_coil_add_channel+0x98>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	4619      	mov	r1, r3
 8002622:	4a14      	ldr	r2, [pc, #80]	@ (8002674 <io_coil_add_channel+0xa4>)
 8002624:	460b      	mov	r3, r1
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	440b      	add	r3, r1
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	3304      	adds	r3, #4
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002634:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <io_coil_add_channel+0x98>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	4619      	mov	r1, r3
 800263a:	4a0e      	ldr	r2, [pc, #56]	@ (8002674 <io_coil_add_channel+0xa4>)
 800263c:	460b      	mov	r3, r1
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	440b      	add	r3, r1
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	3308      	adds	r3, #8
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 800264c:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <io_coil_add_channel+0x98>)
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	3301      	adds	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	4b04      	ldr	r3, [pc, #16]	@ (8002668 <io_coil_add_channel+0x98>)
 8002656:	801a      	strh	r2, [r3, #0]
	return true;
 8002658:	2301      	movs	r3, #1
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20000c28 	.word	0x20000c28
 800266c:	08002739 	.word	0x08002739
 8002670:	20000c2a 	.word	0x20000c2a
 8002674:	20000aa8 	.word	0x20000aa8

08002678 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002682:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <io_coil_read+0x38>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	88fa      	ldrh	r2, [r7, #6]
 8002688:	429a      	cmp	r2, r3
 800268a:	d209      	bcs.n	80026a0 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 800268c:	88fa      	ldrh	r2, [r7, #6]
 800268e:	4909      	ldr	r1, [pc, #36]	@ (80026b4 <io_coil_read+0x3c>)
 8002690:	4613      	mov	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	4413      	add	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	3308      	adds	r3, #8
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	e000      	b.n	80026a2 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000c28 	.word	0x20000c28
 80026b4:	20000aa8 	.word	0x20000aa8

080026b8 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	460a      	mov	r2, r1
 80026c2:	80fb      	strh	r3, [r7, #6]
 80026c4:	4613      	mov	r3, r2
 80026c6:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80026c8:	4b19      	ldr	r3, [pc, #100]	@ (8002730 <io_coil_write+0x78>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	88fa      	ldrh	r2, [r7, #6]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d229      	bcs.n	8002726 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 80026d2:	88fa      	ldrh	r2, [r7, #6]
 80026d4:	4917      	ldr	r1, [pc, #92]	@ (8002734 <io_coil_write+0x7c>)
 80026d6:	4613      	mov	r3, r2
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	440b      	add	r3, r1
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d015      	beq.n	8002712 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80026e6:	88fa      	ldrh	r2, [r7, #6]
 80026e8:	4912      	ldr	r1, [pc, #72]	@ (8002734 <io_coil_write+0x7c>)
 80026ea:	4613      	mov	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4413      	add	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	440b      	add	r3, r1
 80026f4:	681c      	ldr	r4, [r3, #0]
 80026f6:	88fa      	ldrh	r2, [r7, #6]
 80026f8:	490e      	ldr	r1, [pc, #56]	@ (8002734 <io_coil_write+0x7c>)
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	440b      	add	r3, r1
 8002704:	3304      	adds	r3, #4
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	797a      	ldrb	r2, [r7, #5]
 800270a:	b292      	uxth	r2, r2
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002712:	88fa      	ldrh	r2, [r7, #6]
 8002714:	4907      	ldr	r1, [pc, #28]	@ (8002734 <io_coil_write+0x7c>)
 8002716:	4613      	mov	r3, r2
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3308      	adds	r3, #8
 8002722:	797a      	ldrb	r2, [r7, #5]
 8002724:	701a      	strb	r2, [r3, #0]
	}
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	bd90      	pop	{r4, r7, pc}
 800272e:	bf00      	nop
 8002730:	20000c28 	.word	0x20000c28
 8002734:	20000aa8 	.word	0x20000aa8

08002738 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	889b      	ldrh	r3, [r3, #4]
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	4619      	mov	r1, r3
 8002754:	f006 fc32 	bl	8008fbc <HAL_GPIO_WritePin>
}
 8002758:	bf00      	nop
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a13      	ldr	r2, [pc, #76]	@ (80027bc <io_discrete_in_add_channel+0x5c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d109      	bne.n	8002786 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002772:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	2b03      	cmp	r3, #3
 8002778:	d81a      	bhi.n	80027b0 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 800277a:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	3301      	adds	r3, #1
 8002780:	b29a      	uxth	r2, r3
 8002782:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <io_discrete_in_add_channel+0x60>)
 8002784:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002786:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	4a0e      	ldr	r2, [pc, #56]	@ (80027c8 <io_discrete_in_add_channel+0x68>)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002794:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 8002796:	881b      	ldrh	r3, [r3, #0]
 8002798:	4a0b      	ldr	r2, [pc, #44]	@ (80027c8 <io_discrete_in_add_channel+0x68>)
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	4413      	add	r3, r2
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80027a2:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <io_discrete_in_add_channel+0x64>)
 80027ac:	801a      	strh	r2, [r3, #0]
 80027ae:	e000      	b.n	80027b2 <io_discrete_in_add_channel+0x52>
			return;
 80027b0:	bf00      	nop
}
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	0800280d 	.word	0x0800280d
 80027c0:	20000c4e 	.word	0x20000c4e
 80027c4:	20000c4c 	.word	0x20000c4c
 80027c8:	20000c2c 	.word	0x20000c2c

080027cc <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80027d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <io_discrete_in_read+0x38>)
 80027d8:	881b      	ldrh	r3, [r3, #0]
 80027da:	88fa      	ldrh	r2, [r7, #6]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d20c      	bcs.n	80027fa <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	4a09      	ldr	r2, [pc, #36]	@ (8002808 <io_discrete_in_read+0x3c>)
 80027e4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80027e8:	88fb      	ldrh	r3, [r7, #6]
 80027ea:	4907      	ldr	r1, [pc, #28]	@ (8002808 <io_discrete_in_read+0x3c>)
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	440b      	add	r3, r1
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4618      	mov	r0, r3
 80027f4:	4790      	blx	r2
 80027f6:	4603      	mov	r3, r0
 80027f8:	e000      	b.n	80027fc <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000c4c 	.word	0x20000c4c
 8002808:	20000c2c 	.word	0x20000c2c

0800280c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	889b      	ldrh	r3, [r3, #4]
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f006 fbb2 	bl	8008f8c <HAL_GPIO_ReadPin>
 8002828:	4603      	mov	r3, r0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800283e:	4b23      	ldr	r3, [pc, #140]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	2b20      	cmp	r3, #32
 8002844:	d101      	bne.n	800284a <io_holding_reg_add_channel+0x16>
		return false;
 8002846:	2300      	movs	r3, #0
 8002848:	e039      	b.n	80028be <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a20      	ldr	r2, [pc, #128]	@ (80028d0 <io_holding_reg_add_channel+0x9c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d10b      	bne.n	800286a <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002852:	4b20      	ldr	r3, [pc, #128]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002854:	881b      	ldrh	r3, [r3, #0]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d901      	bls.n	800285e <io_holding_reg_add_channel+0x2a>
			return false;
 800285a:	2300      	movs	r3, #0
 800285c:	e02f      	b.n	80028be <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800285e:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	3301      	adds	r3, #1
 8002864:	b29a      	uxth	r2, r3
 8002866:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <io_holding_reg_add_channel+0xa0>)
 8002868:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800286a:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	4619      	mov	r1, r3
 8002870:	4a19      	ldr	r2, [pc, #100]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 8002872:	460b      	mov	r3, r1
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	440b      	add	r3, r1
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002880:	4b12      	ldr	r3, [pc, #72]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	4619      	mov	r1, r3
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 8002888:	460b      	mov	r3, r1
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	440b      	add	r3, r1
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	3304      	adds	r3, #4
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	4619      	mov	r1, r3
 800289e:	4a0e      	ldr	r2, [pc, #56]	@ (80028d8 <io_holding_reg_add_channel+0xa4>)
 80028a0:	460b      	mov	r3, r1
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	440b      	add	r3, r1
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	3308      	adds	r3, #8
 80028ac:	2200      	movs	r2, #0
 80028ae:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 80028b0:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	3301      	adds	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <io_holding_reg_add_channel+0x98>)
 80028ba:	801a      	strh	r2, [r3, #0]
	return true;
 80028bc:	2301      	movs	r3, #1
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	20000dd0 	.word	0x20000dd0
 80028d0:	08002999 	.word	0x08002999
 80028d4:	20000dd2 	.word	0x20000dd2
 80028d8:	20000c50 	.word	0x20000c50

080028dc <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 80028e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <io_holding_reg_read+0x38>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	88fa      	ldrh	r2, [r7, #6]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d209      	bcs.n	8002904 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 80028f0:	88fa      	ldrh	r2, [r7, #6]
 80028f2:	4909      	ldr	r1, [pc, #36]	@ (8002918 <io_holding_reg_read+0x3c>)
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	440b      	add	r3, r1
 80028fe:	3308      	adds	r3, #8
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	e000      	b.n	8002906 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000dd0 	.word	0x20000dd0
 8002918:	20000c50 	.word	0x20000c50

0800291c <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	460a      	mov	r2, r1
 8002926:	80fb      	strh	r3, [r7, #6]
 8002928:	4613      	mov	r3, r2
 800292a:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <io_holding_reg_write+0x74>)
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	88fa      	ldrh	r2, [r7, #6]
 8002932:	429a      	cmp	r2, r3
 8002934:	d228      	bcs.n	8002988 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002936:	88fa      	ldrh	r2, [r7, #6]
 8002938:	4916      	ldr	r1, [pc, #88]	@ (8002994 <io_holding_reg_write+0x78>)
 800293a:	4613      	mov	r3, r2
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	4413      	add	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d014      	beq.n	8002974 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	4911      	ldr	r1, [pc, #68]	@ (8002994 <io_holding_reg_write+0x78>)
 800294e:	4613      	mov	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	681c      	ldr	r4, [r3, #0]
 800295a:	88fa      	ldrh	r2, [r7, #6]
 800295c:	490d      	ldr	r1, [pc, #52]	@ (8002994 <io_holding_reg_write+0x78>)
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	3304      	adds	r3, #4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	88ba      	ldrh	r2, [r7, #4]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002974:	88fa      	ldrh	r2, [r7, #6]
 8002976:	4907      	ldr	r1, [pc, #28]	@ (8002994 <io_holding_reg_write+0x78>)
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3308      	adds	r3, #8
 8002984:	88ba      	ldrh	r2, [r7, #4]
 8002986:	801a      	strh	r2, [r3, #0]
	}
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	20000dd0 	.word	0x20000dd0
 8002994:	20000c50 	.word	0x20000c50

08002998 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80029a4:	4b0c      	ldr	r3, [pc, #48]	@ (80029d8 <dac_write_func+0x40>)
 80029a6:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	031b      	lsls	r3, r3, #12
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <dac_write_func+0x44>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	0bdb      	lsrs	r3, r3, #15
 80029b8:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2200      	movs	r2, #0
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f005 fc47 	bl	8008254 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f005 fbd7 	bl	800817c <HAL_DAC_Start>
#endif
}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	200010cc 	.word	0x200010cc
 80029dc:	80008001 	.word	0x80008001

080029e0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <io_input_reg_add_channel+0x5c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d109      	bne.n	8002a06 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80029f2:	4b13      	ldr	r3, [pc, #76]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d81a      	bhi.n	8002a30 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	4b0f      	ldr	r3, [pc, #60]	@ (8002a40 <io_input_reg_add_channel+0x60>)
 8002a04:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002a06:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a48 <io_input_reg_add_channel+0x68>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002a14:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <io_input_reg_add_channel+0x68>)
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <io_input_reg_add_channel+0x64>)
 8002a2c:	801a      	strh	r2, [r3, #0]
 8002a2e:	e000      	b.n	8002a32 <io_input_reg_add_channel+0x52>
			return;
 8002a30:	bf00      	nop
}
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	08002a8d 	.word	0x08002a8d
 8002a40:	20000ed6 	.word	0x20000ed6
 8002a44:	20000ed4 	.word	0x20000ed4
 8002a48:	20000dd4 	.word	0x20000dd4

08002a4c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002a56:	4b0b      	ldr	r3, [pc, #44]	@ (8002a84 <io_input_reg_read+0x38>)
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	88fa      	ldrh	r2, [r7, #6]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d20c      	bcs.n	8002a7a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002a60:	88fb      	ldrh	r3, [r7, #6]
 8002a62:	4a09      	ldr	r2, [pc, #36]	@ (8002a88 <io_input_reg_read+0x3c>)
 8002a64:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002a68:	88fb      	ldrh	r3, [r7, #6]
 8002a6a:	4907      	ldr	r1, [pc, #28]	@ (8002a88 <io_input_reg_read+0x3c>)
 8002a6c:	00db      	lsls	r3, r3, #3
 8002a6e:	440b      	add	r3, r1
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	4618      	mov	r0, r3
 8002a74:	4790      	blx	r2
 8002a76:	4603      	mov	r3, r0
 8002a78:	e000      	b.n	8002a7c <io_input_reg_read+0x30>
	}
	return 0;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000ed4 	.word	0x20000ed4
 8002a88:	20000dd4 	.word	0x20000dd4

08002a8c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08c      	sub	sp, #48	@ 0x30
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002a94:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <adc_read_func+0x80>)
 8002a96:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002a98:	481c      	ldr	r0, [pc, #112]	@ (8002b0c <adc_read_func+0x80>)
 8002a9a:	f004 fac7 	bl	800702c <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8002a9e:	f107 030c 	add.w	r3, r7, #12
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f010 fafd 	bl	80130a6 <memset>
		sConfig.Channel = channel;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002ab0:	2306      	movs	r3, #6
 8002ab2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002ab4:	2304      	movs	r3, #4
 8002ab6:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002ab8:	237f      	movs	r3, #127	@ 0x7f
 8002aba:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ac4:	f004 fbcc 	bl	8007260 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002ac8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002aca:	f004 f9f3 	bl	8006eb4 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002ace:	2164      	movs	r1, #100	@ 0x64
 8002ad0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ad2:	f004 fadf 	bl	8007094 <HAL_ADC_PollForConversion>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d10f      	bne.n	8002afc <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002adc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002ade:	f004 fbb1 	bl	8007244 <HAL_ADC_GetValue>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	041b      	lsls	r3, r3, #16
 8002ae8:	1a9a      	subs	r2, r3, r2
 8002aea:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <adc_read_func+0x84>)
 8002aec:	fba3 1302 	umull	r1, r3, r3, r2
 8002af0:	1ad2      	subs	r2, r2, r3
 8002af2:	0852      	lsrs	r2, r2, #1
 8002af4:	4413      	add	r3, r2
 8002af6:	0adb      	lsrs	r3, r3, #11
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	e003      	b.n	8002b04 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002afc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002afe:	f004 fa95 	bl	800702c <HAL_ADC_Stop>
#endif
	return 0;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3730      	adds	r7, #48	@ 0x30
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20001060 	.word	0x20001060
 8002b10:	00100101 	.word	0x00100101

08002b14 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d002      	beq.n	8002b2a <io_virtual_add+0x16>
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d013      	beq.n	8002b50 <io_virtual_add+0x3c>
 8002b28:	e026      	b.n	8002b78 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002b9c <io_virtual_add+0x88>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	2b80      	cmp	r3, #128	@ 0x80
 8002b30:	d101      	bne.n	8002b36 <io_virtual_add+0x22>
				return false;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e02d      	b.n	8002b92 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002b36:	4b19      	ldr	r3, [pc, #100]	@ (8002b9c <io_virtual_add+0x88>)
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ba0 <io_virtual_add+0x8c>)
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002b42:	4b16      	ldr	r3, [pc, #88]	@ (8002b9c <io_virtual_add+0x88>)
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	3301      	adds	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	4b14      	ldr	r3, [pc, #80]	@ (8002b9c <io_virtual_add+0x88>)
 8002b4c:	801a      	strh	r2, [r3, #0]
			break;
 8002b4e:	e015      	b.n	8002b7c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002b50:	4b14      	ldr	r3, [pc, #80]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	2b80      	cmp	r3, #128	@ 0x80
 8002b56:	d101      	bne.n	8002b5c <io_virtual_add+0x48>
				return false;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	e01a      	b.n	8002b92 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002b5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	461a      	mov	r2, r3
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <io_virtual_add+0x94>)
 8002b64:	2100      	movs	r1, #0
 8002b66:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <io_virtual_add+0x90>)
 8002b74:	801a      	strh	r2, [r3, #0]
			break;
 8002b76:	e001      	b.n	8002b7c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	e00a      	b.n	8002b92 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002b7c:	f7fe fc12 	bl	80013a4 <automation_save_rules>
 8002b80:	4603      	mov	r3, r0
 8002b82:	f083 0301 	eor.w	r3, r3, #1
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <io_virtual_add+0x7c>
		return false;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	e000      	b.n	8002b92 <io_virtual_add+0x7e>
	}

	return true;
 8002b90:	2301      	movs	r3, #1
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000f58 	.word	0x20000f58
 8002ba0:	20000ed8 	.word	0x20000ed8
 8002ba4:	2000105c 	.word	0x2000105c
 8002ba8:	20000f5c 	.word	0x20000f5c

08002bac <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	6039      	str	r1, [r7, #0]
 8002bb6:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <io_virtual_get_count+0x16>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e012      	b.n	8002be8 <io_virtual_get_count+0x3c>

	switch (type) {
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <io_virtual_get_count+0x22>
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d006      	beq.n	8002bda <io_virtual_get_count+0x2e>
 8002bcc:	e00b      	b.n	8002be6 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002bce:	4b09      	ldr	r3, [pc, #36]	@ (8002bf4 <io_virtual_get_count+0x48>)
 8002bd0:	881a      	ldrh	r2, [r3, #0]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	801a      	strh	r2, [r3, #0]
			return true;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e006      	b.n	8002be8 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002bda:	4b07      	ldr	r3, [pc, #28]	@ (8002bf8 <io_virtual_get_count+0x4c>)
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	801a      	strh	r2, [r3, #0]
			return true;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002be6:	2300      	movs	r3, #0
		}
	}
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	20000f58 	.word	0x20000f58
 8002bf8:	2000105c 	.word	0x2000105c

08002bfc <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	603a      	str	r2, [r7, #0]
 8002c06:	71fb      	strb	r3, [r7, #7]
 8002c08:	460b      	mov	r3, r1
 8002c0a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <io_virtual_read+0x1a>
 8002c12:	2300      	movs	r3, #0
 8002c14:	e024      	b.n	8002c60 <io_virtual_read+0x64>

	switch (type) {
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <io_virtual_read+0x26>
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d00f      	beq.n	8002c40 <io_virtual_read+0x44>
 8002c20:	e01d      	b.n	8002c5e <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002c22:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <io_virtual_read+0x70>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	88ba      	ldrh	r2, [r7, #4]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d301      	bcc.n	8002c30 <io_virtual_read+0x34>
				return false;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	e017      	b.n	8002c60 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	4a0f      	ldr	r2, [pc, #60]	@ (8002c70 <io_virtual_read+0x74>)
 8002c34:	5cd3      	ldrb	r3, [r2, r3]
 8002c36:	461a      	mov	r2, r3
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	801a      	strh	r2, [r3, #0]
			return true;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e00f      	b.n	8002c60 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <io_virtual_read+0x78>)
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	88ba      	ldrh	r2, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d301      	bcc.n	8002c4e <io_virtual_read+0x52>
				return false;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e008      	b.n	8002c60 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002c4e:	88bb      	ldrh	r3, [r7, #4]
 8002c50:	4a09      	ldr	r2, [pc, #36]	@ (8002c78 <io_virtual_read+0x7c>)
 8002c52:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	801a      	strh	r2, [r3, #0]
			return true;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002c5e:	2300      	movs	r3, #0
		}
	}
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	20000f58 	.word	0x20000f58
 8002c70:	20000ed8 	.word	0x20000ed8
 8002c74:	2000105c 	.word	0x2000105c
 8002c78:	20000f5c 	.word	0x20000f5c

08002c7c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
 8002c86:	460b      	mov	r3, r1
 8002c88:	80bb      	strh	r3, [r7, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <io_virtual_write+0x1e>
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d013      	beq.n	8002cc0 <io_virtual_write+0x44>
 8002c98:	e020      	b.n	8002cdc <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002c9a:	4b14      	ldr	r3, [pc, #80]	@ (8002cec <io_virtual_write+0x70>)
 8002c9c:	881b      	ldrh	r3, [r3, #0]
 8002c9e:	88ba      	ldrh	r2, [r7, #4]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d301      	bcc.n	8002ca8 <io_virtual_write+0x2c>
				return false;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	e01a      	b.n	8002cde <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002ca8:	887b      	ldrh	r3, [r7, #2]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	bf14      	ite	ne
 8002cae:	2301      	movne	r3, #1
 8002cb0:	2300      	moveq	r3, #0
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	88bb      	ldrh	r3, [r7, #4]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf0 <io_virtual_write+0x74>)
 8002cba:	54d1      	strb	r1, [r2, r3]
			return true;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e00e      	b.n	8002cde <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <io_virtual_write+0x78>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	88ba      	ldrh	r2, [r7, #4]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d301      	bcc.n	8002cce <io_virtual_write+0x52>
				return false;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e007      	b.n	8002cde <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002cce:	88bb      	ldrh	r3, [r7, #4]
 8002cd0:	4909      	ldr	r1, [pc, #36]	@ (8002cf8 <io_virtual_write+0x7c>)
 8002cd2:	887a      	ldrh	r2, [r7, #2]
 8002cd4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002cdc:	2300      	movs	r3, #0
		}
	}
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000f58 	.word	0x20000f58
 8002cf0:	20000ed8 	.word	0x20000ed8
 8002cf4:	2000105c 	.word	0x2000105c
 8002cf8:	20000f5c 	.word	0x20000f5c

08002cfc <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b0e6      	sub	sp, #408	@ 0x198
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4602      	mov	r2, r0
 8002d04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d08:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002d0c:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002d14:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d18:	f107 0210 	add.w	r2, r7, #16
 8002d1c:	4413      	add	r3, r2
 8002d1e:	4a42      	ldr	r2, [pc, #264]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d20:	8812      	ldrh	r2, [r2, #0]
 8002d22:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002d24:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d28:	3302      	adds	r3, #2
 8002d2a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002d2e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d32:	f107 0210 	add.w	r2, r7, #16
 8002d36:	4413      	add	r3, r2
 8002d38:	4a3b      	ldr	r2, [pc, #236]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d3a:	8812      	ldrh	r2, [r2, #0]
 8002d3c:	493b      	ldr	r1, [pc, #236]	@ (8002e2c <io_virtual_save+0x130>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f010 fa31 	bl	80131a6 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002d44:	4b38      	ldr	r3, [pc, #224]	@ (8002e28 <io_virtual_save+0x12c>)
 8002d46:	881a      	ldrh	r2, [r3, #0]
 8002d48:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002d52:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d56:	f107 0210 	add.w	r2, r7, #16
 8002d5a:	4413      	add	r3, r2
 8002d5c:	4a34      	ldr	r2, [pc, #208]	@ (8002e30 <io_virtual_save+0x134>)
 8002d5e:	8812      	ldrh	r2, [r2, #0]
 8002d60:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002d62:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d66:	3302      	adds	r3, #2
 8002d68:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002d6c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d70:	f107 0210 	add.w	r2, r7, #16
 8002d74:	4413      	add	r3, r2
 8002d76:	4a2e      	ldr	r2, [pc, #184]	@ (8002e30 <io_virtual_save+0x134>)
 8002d78:	8812      	ldrh	r2, [r2, #0]
 8002d7a:	0052      	lsls	r2, r2, #1
 8002d7c:	492d      	ldr	r1, [pc, #180]	@ (8002e34 <io_virtual_save+0x138>)
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f010 fa11 	bl	80131a6 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <io_virtual_save+0x134>)
 8002d86:	881b      	ldrh	r3, [r3, #0]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002d90:	4413      	add	r3, r2
 8002d92:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002d96:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d9a:	f107 0110 	add.w	r1, r7, #16
 8002d9e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002da2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff f8aa 	bl	8001f02 <EEPROM_WriteBlock>
 8002dae:	4603      	mov	r3, r0
 8002db0:	f083 0301 	eor.w	r3, r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <io_virtual_save+0xc2>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e02f      	b.n	8002e1e <io_virtual_save+0x122>
	baseAddress += offset;
 8002dbe:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002dc2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002dc6:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002dca:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002dce:	8811      	ldrh	r1, [r2, #0]
 8002dd0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002dd4:	440a      	add	r2, r1
 8002dd6:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002dd8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002ddc:	f107 0310 	add.w	r3, r7, #16
 8002de0:	4611      	mov	r1, r2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 ff1c 	bl	8004c20 <modbus_crc16>
 8002de8:	4603      	mov	r3, r0
 8002dea:	461a      	mov	r2, r3
 8002dec:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002df0:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002df4:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002df6:	f107 010e 	add.w	r1, r7, #14
 8002dfa:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002dfe:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002e02:	881b      	ldrh	r3, [r3, #0]
 8002e04:	2202      	movs	r2, #2
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff f87b 	bl	8001f02 <EEPROM_WriteBlock>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	f083 0301 	eor.w	r3, r3, #1
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <io_virtual_save+0x120>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e000      	b.n	8002e1e <io_virtual_save+0x122>

	return true;
 8002e1c:	2301      	movs	r3, #1
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000f58 	.word	0x20000f58
 8002e2c:	20000ed8 	.word	0x20000ed8
 8002e30:	2000105c 	.word	0x2000105c
 8002e34:	20000f5c 	.word	0x20000f5c

08002e38 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4602      	mov	r2, r0
 8002e42:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e46:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e4a:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8002e52:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8002e56:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002e5a:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8002e5e:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002e62:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e66:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e6a:	881b      	ldrh	r3, [r3, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff f860 	bl	8001f32 <EEPROM_LoadBlock>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f083 0301 	eor.w	r3, r3, #1
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <io_virtual_load+0x4a>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e0bd      	b.n	8002ffe <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002e82:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e86:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e8a:	4413      	add	r3, r2
 8002e8c:	881b      	ldrh	r3, [r3, #0]
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e94:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002e98:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002e9a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e9e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	2b80      	cmp	r3, #128	@ 0x80
 8002ea6:	d901      	bls.n	8002eac <io_virtual_load+0x74>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	e0a8      	b.n	8002ffe <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8002eac:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eb0:	3302      	adds	r3, #2
 8002eb2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002eb6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eba:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002ebe:	18d1      	adds	r1, r2, r3
 8002ec0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ec4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f010 f968 	bl	80131a6 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002ed6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002eda:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002ede:	881a      	ldrh	r2, [r3, #0]
 8002ee0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002eea:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002eee:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002ef2:	4413      	add	r3, r2
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002efc:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f00:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002f02:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f06:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b80      	cmp	r3, #128	@ 0x80
 8002f0e:	d901      	bls.n	8002f14 <io_virtual_load+0xdc>
 8002f10:	2300      	movs	r3, #0
 8002f12:	e074      	b.n	8002ffe <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8002f14:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f18:	3302      	adds	r3, #2
 8002f1a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f1e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f22:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002f26:	18d1      	adds	r1, r2, r3
 8002f28:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f2c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	005a      	lsls	r2, r3, #1
 8002f34:	f107 030c 	add.w	r3, r7, #12
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f010 f934 	bl	80131a6 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002f3e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f42:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f50:	4413      	add	r3, r2
 8002f52:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002f56:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f5a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002f5e:	881a      	ldrh	r2, [r3, #0]
 8002f60:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002f64:	4413      	add	r3, r2
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	f107 010a 	add.w	r1, r7, #10
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe ffdf 	bl	8001f32 <EEPROM_LoadBlock>
 8002f74:	4603      	mov	r3, r0
 8002f76:	f083 0301 	eor.w	r3, r3, #1
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <io_virtual_load+0x14c>
 8002f80:	2300      	movs	r3, #0
 8002f82:	e03c      	b.n	8002ffe <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002f84:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8002f88:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8002f8c:	4611      	mov	r1, r2
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f001 fe46 	bl	8004c20 <modbus_crc16>
 8002f94:	4603      	mov	r3, r0
 8002f96:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8002f9a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f9e:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <io_virtual_load+0x178>
 8002fac:	2300      	movs	r3, #0
 8002fae:	e026      	b.n	8002ffe <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8002fb0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fb4:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002fb8:	881a      	ldrh	r2, [r3, #0]
 8002fba:	4b13      	ldr	r3, [pc, #76]	@ (8003008 <io_virtual_load+0x1d0>)
 8002fbc:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002fbe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fc2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002fce:	4619      	mov	r1, r3
 8002fd0:	480e      	ldr	r0, [pc, #56]	@ (800300c <io_virtual_load+0x1d4>)
 8002fd2:	f010 f8e8 	bl	80131a6 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8002fd6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fda:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002fde:	881a      	ldrh	r2, [r3, #0]
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <io_virtual_load+0x1d8>)
 8002fe2:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002fe4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002fe8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	005a      	lsls	r2, r3, #1
 8002ff0:	f107 030c 	add.w	r3, r7, #12
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4807      	ldr	r0, [pc, #28]	@ (8003014 <io_virtual_load+0x1dc>)
 8002ff8:	f010 f8d5 	bl	80131a6 <memcpy>

	return true;
 8002ffc:	2301      	movs	r3, #1
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000f58 	.word	0x20000f58
 800300c:	20000ed8 	.word	0x20000ed8
 8003010:	2000105c 	.word	0x2000105c
 8003014:	20000f5c 	.word	0x20000f5c

08003018 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 800301c:	4b0e      	ldr	r3, [pc, #56]	@ (8003058 <io_virtual_clear+0x40>)
 800301e:	2200      	movs	r2, #0
 8003020:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003022:	4b0e      	ldr	r3, [pc, #56]	@ (800305c <io_virtual_clear+0x44>)
 8003024:	2200      	movs	r2, #0
 8003026:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003028:	2280      	movs	r2, #128	@ 0x80
 800302a:	2100      	movs	r1, #0
 800302c:	480c      	ldr	r0, [pc, #48]	@ (8003060 <io_virtual_clear+0x48>)
 800302e:	f010 f83a 	bl	80130a6 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003032:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003036:	2100      	movs	r1, #0
 8003038:	480a      	ldr	r0, [pc, #40]	@ (8003064 <io_virtual_clear+0x4c>)
 800303a:	f010 f834 	bl	80130a6 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800303e:	f7fe f9b1 	bl	80013a4 <automation_save_rules>
 8003042:	4603      	mov	r3, r0
 8003044:	f083 0301 	eor.w	r3, r3, #1
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <io_virtual_clear+0x3a>
		return false;
 800304e:	2300      	movs	r3, #0
 8003050:	e000      	b.n	8003054 <io_virtual_clear+0x3c>
	}

	return true;
 8003052:	2301      	movs	r3, #1
}
 8003054:	4618      	mov	r0, r3
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20000f58 	.word	0x20000f58
 800305c:	2000105c 	.word	0x2000105c
 8003060:	20000ed8 	.word	0x20000ed8
 8003064:	20000f5c 	.word	0x20000f5c

08003068 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b096      	sub	sp, #88	@ 0x58
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800306e:	f003 fa90 	bl	8006592 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003072:	f000 f96d 	bl	8003350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003076:	f000 fb71 	bl	800375c <MX_GPIO_Init>
  MX_DMA_Init();
 800307a:	f000 fb3d 	bl	80036f8 <MX_DMA_Init>
  MX_I2C1_Init();
 800307e:	f000 fa6f 	bl	8003560 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003082:	f000 faeb 	bl	800365c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003086:	f000 f9af 	bl	80033e8 <MX_ADC1_Init>
  MX_DAC1_Init();
 800308a:	f000 fa25 	bl	80034d8 <MX_DAC1_Init>
  MX_USB_Device_Init();
 800308e:	f00e fd33 	bl	8011af8 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003092:	f000 faa5 	bl	80035e0 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003096:	f00d f81f 	bl	80100d8 <MX_FATFS_Init>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <main+0x3c>
    Error_Handler();
 80030a0:	f000 fc14 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80030a4:	f7fe fb14 	bl	80016d0 <display_Setup>
	display_Boot();
 80030a8:	f7fe fb18 	bl	80016dc <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80030ac:	2001      	movs	r0, #1
 80030ae:	f000 ffe1 	bl	8004074 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80030b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030ba:	f002 fd5b 	bl	8005b74 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 80030be:	488e      	ldr	r0, [pc, #568]	@ (80032f8 <main+0x290>)
 80030c0:	f7fe ff4a 	bl	8001f58 <I2C_Setup>
  	INA226_Init(&hi2c1);
 80030c4:	488c      	ldr	r0, [pc, #560]	@ (80032f8 <main+0x290>)
 80030c6:	f7fe ffed 	bl	80020a4 <INA226_Init>
  	automation_Init();
 80030ca:	f7fe f879 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80030ce:	4a8b      	ldr	r2, [pc, #556]	@ (80032fc <main+0x294>)
 80030d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80030d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030d8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80030dc:	4a88      	ldr	r2, [pc, #544]	@ (8003300 <main+0x298>)
 80030de:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80030e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030e6:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80030ea:	4a86      	ldr	r2, [pc, #536]	@ (8003304 <main+0x29c>)
 80030ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80030f4:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80030f8:	4a83      	ldr	r2, [pc, #524]	@ (8003308 <main+0x2a0>)
 80030fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003102:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003106:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800310a:	4619      	mov	r1, r3
 800310c:	487f      	ldr	r0, [pc, #508]	@ (800330c <main+0x2a4>)
 800310e:	f7ff fa5f 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003112:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003116:	4619      	mov	r1, r3
 8003118:	487c      	ldr	r0, [pc, #496]	@ (800330c <main+0x2a4>)
 800311a:	f7ff fa59 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 800311e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003122:	4619      	mov	r1, r3
 8003124:	4879      	ldr	r0, [pc, #484]	@ (800330c <main+0x2a4>)
 8003126:	f7ff fa53 	bl	80025d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800312a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800312e:	4619      	mov	r1, r3
 8003130:	4876      	ldr	r0, [pc, #472]	@ (800330c <main+0x2a4>)
 8003132:	f7ff fa4d 	bl	80025d0 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003136:	4a76      	ldr	r2, [pc, #472]	@ (8003310 <main+0x2a8>)
 8003138:	f107 031c 	add.w	r3, r7, #28
 800313c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003140:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003144:	4a73      	ldr	r2, [pc, #460]	@ (8003314 <main+0x2ac>)
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800314e:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003152:	4a71      	ldr	r2, [pc, #452]	@ (8003318 <main+0x2b0>)
 8003154:	f107 030c 	add.w	r3, r7, #12
 8003158:	e892 0003 	ldmia.w	r2, {r0, r1}
 800315c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003160:	4a6e      	ldr	r2, [pc, #440]	@ (800331c <main+0x2b4>)
 8003162:	1d3b      	adds	r3, r7, #4
 8003164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003168:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 800316c:	f107 031c 	add.w	r3, r7, #28
 8003170:	4619      	mov	r1, r3
 8003172:	486b      	ldr	r0, [pc, #428]	@ (8003320 <main+0x2b8>)
 8003174:	f7ff faf4 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	4619      	mov	r1, r3
 800317e:	4868      	ldr	r0, [pc, #416]	@ (8003320 <main+0x2b8>)
 8003180:	f7ff faee 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003184:	f107 030c 	add.w	r3, r7, #12
 8003188:	4619      	mov	r1, r3
 800318a:	4865      	ldr	r0, [pc, #404]	@ (8003320 <main+0x2b8>)
 800318c:	f7ff fae8 	bl	8002760 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003190:	1d3b      	adds	r3, r7, #4
 8003192:	4619      	mov	r1, r3
 8003194:	4862      	ldr	r0, [pc, #392]	@ (8003320 <main+0x2b8>)
 8003196:	f7ff fae3 	bl	8002760 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 800319a:	2100      	movs	r1, #0
 800319c:	4861      	ldr	r0, [pc, #388]	@ (8003324 <main+0x2bc>)
 800319e:	f7ff fb49 	bl	8002834 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 80031a2:	2110      	movs	r1, #16
 80031a4:	485f      	ldr	r0, [pc, #380]	@ (8003324 <main+0x2bc>)
 80031a6:	f7ff fb45 	bl	8002834 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80031aa:	495f      	ldr	r1, [pc, #380]	@ (8003328 <main+0x2c0>)
 80031ac:	485f      	ldr	r0, [pc, #380]	@ (800332c <main+0x2c4>)
 80031ae:	f7ff fc17 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80031b2:	495f      	ldr	r1, [pc, #380]	@ (8003330 <main+0x2c8>)
 80031b4:	485d      	ldr	r0, [pc, #372]	@ (800332c <main+0x2c4>)
 80031b6:	f7ff fc13 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80031ba:	495e      	ldr	r1, [pc, #376]	@ (8003334 <main+0x2cc>)
 80031bc:	485b      	ldr	r0, [pc, #364]	@ (800332c <main+0x2c4>)
 80031be:	f7ff fc0f 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80031c2:	495d      	ldr	r1, [pc, #372]	@ (8003338 <main+0x2d0>)
 80031c4:	4859      	ldr	r0, [pc, #356]	@ (800332c <main+0x2c4>)
 80031c6:	f7ff fc0b 	bl	80029e0 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80031ca:	494b      	ldr	r1, [pc, #300]	@ (80032f8 <main+0x290>)
 80031cc:	485b      	ldr	r0, [pc, #364]	@ (800333c <main+0x2d4>)
 80031ce:	f7ff fc07 	bl	80029e0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80031d2:	4949      	ldr	r1, [pc, #292]	@ (80032f8 <main+0x290>)
 80031d4:	485a      	ldr	r0, [pc, #360]	@ (8003340 <main+0x2d8>)
 80031d6:	f7ff fc03 	bl	80029e0 <io_input_reg_add_channel>

  	// TODO: DEMO ONLY
	DHT11_Setup(GPIOB, GPIO_PIN_15);
 80031da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031de:	4859      	ldr	r0, [pc, #356]	@ (8003344 <main+0x2dc>)
 80031e0:	f003 f892 	bl	8006308 <DHT11_Setup>
	io_input_reg_add_channel(DHT11_read_func, 1234);
 80031e4:	f240 41d2 	movw	r1, #1234	@ 0x4d2
 80031e8:	4857      	ldr	r0, [pc, #348]	@ (8003348 <main+0x2e0>)
 80031ea:	f7ff fbf9 	bl	80029e0 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80031ee:	2201      	movs	r2, #1
 80031f0:	2140      	movs	r1, #64	@ 0x40
 80031f2:	4856      	ldr	r0, [pc, #344]	@ (800334c <main+0x2e4>)
 80031f4:	f005 fee2 	bl	8008fbc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80031f8:	203c      	movs	r0, #60	@ 0x3c
 80031fa:	f003 fa3b 	bl	8006674 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80031fe:	2200      	movs	r2, #0
 8003200:	2140      	movs	r1, #64	@ 0x40
 8003202:	4852      	ldr	r0, [pc, #328]	@ (800334c <main+0x2e4>)
 8003204:	f005 feda 	bl	8008fbc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003208:	203c      	movs	r0, #60	@ 0x3c
 800320a:	f003 fa33 	bl	8006674 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800320e:	2201      	movs	r2, #1
 8003210:	2140      	movs	r1, #64	@ 0x40
 8003212:	484e      	ldr	r0, [pc, #312]	@ (800334c <main+0x2e4>)
 8003214:	f005 fed2 	bl	8008fbc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003218:	203c      	movs	r0, #60	@ 0x3c
 800321a:	f003 fa2b 	bl	8006674 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800321e:	2200      	movs	r2, #0
 8003220:	2140      	movs	r1, #64	@ 0x40
 8003222:	484a      	ldr	r0, [pc, #296]	@ (800334c <main+0x2e4>)
 8003224:	f005 feca 	bl	8008fbc <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8003228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800322c:	f003 fa22 	bl	8006674 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003230:	f7fe fa7e 	bl	8001730 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 800323a:	2300      	movs	r3, #0
 800323c:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800323e:	2300      	movs	r3, #0
 8003240:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003242:	f003 fa0b 	bl	800665c <HAL_GetTick>
 8003246:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8003248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800324a:	3301      	adds	r3, #1
 800324c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800324e:	f002 fd9f 	bl	8005d90 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003252:	f002 fde1 	bl	8005e18 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003256:	f7fd ffb9 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800325a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800325e:	483b      	ldr	r0, [pc, #236]	@ (800334c <main+0x2e4>)
 8003260:	f005 fe94 	bl	8008f8c <HAL_GPIO_ReadPin>
 8003264:	4603      	mov	r3, r0
 8003266:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 800326a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800326e:	2b01      	cmp	r3, #1
 8003270:	d113      	bne.n	800329a <main+0x232>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003272:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003276:	2b00      	cmp	r3, #0
 8003278:	d116      	bne.n	80032a8 <main+0x240>
 800327a:	f003 f9ef 	bl	800665c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b32      	cmp	r3, #50	@ 0x32
 8003286:	d90f      	bls.n	80032a8 <main+0x240>
			  display_BtnPress();
 8003288:	f7fe fd7e 	bl	8001d88 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 800328c:	f003 f9e6 	bl	800665c <HAL_GetTick>
 8003290:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 8003292:	2301      	movs	r3, #1
 8003294:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8003298:	e006      	b.n	80032a8 <main+0x240>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800329a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d102      	bne.n	80032a8 <main+0x240>
		  btn1status = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80032a8:	f003 f9d8 	bl	800665c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032b6:	d205      	bcs.n	80032c4 <main+0x25c>
 80032b8:	f003 f9d0 	bl	800665c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d906      	bls.n	80032d2 <main+0x26a>
		  lastTimeTick = HAL_GetTick();
 80032c4:	f003 f9ca 	bl	800665c <HAL_GetTick>
 80032c8:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 80032ce:	f7fe fa2f 	bl	8001730 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80032d2:	f003 f9c3 	bl	800665c <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	f242 720f 	movw	r2, #9999	@ 0x270f
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d805      	bhi.n	80032f0 <main+0x288>
 80032e4:	f003 f9ba 	bl	800665c <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d9ab      	bls.n	8003248 <main+0x1e0>
		  display_setPage(0);
 80032f0:	2000      	movs	r0, #0
 80032f2:	f7fe fd63 	bl	8001dbc <display_setPage>
  {
 80032f6:	e7a7      	b.n	8003248 <main+0x1e0>
 80032f8:	200010e0 	.word	0x200010e0
 80032fc:	0801536c 	.word	0x0801536c
 8003300:	08015374 	.word	0x08015374
 8003304:	0801537c 	.word	0x0801537c
 8003308:	08015384 	.word	0x08015384
 800330c:	08002739 	.word	0x08002739
 8003310:	0801538c 	.word	0x0801538c
 8003314:	08015394 	.word	0x08015394
 8003318:	0801539c 	.word	0x0801539c
 800331c:	080153a4 	.word	0x080153a4
 8003320:	0800280d 	.word	0x0800280d
 8003324:	08002999 	.word	0x08002999
 8003328:	04300002 	.word	0x04300002
 800332c:	08002a8d 	.word	0x08002a8d
 8003330:	08600004 	.word	0x08600004
 8003334:	2e300800 	.word	0x2e300800
 8003338:	3ac04000 	.word	0x3ac04000
 800333c:	080020dd 	.word	0x080020dd
 8003340:	0800211d 	.word	0x0800211d
 8003344:	48000400 	.word	0x48000400
 8003348:	08006509 	.word	0x08006509
 800334c:	48000800 	.word	0x48000800

08003350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b094      	sub	sp, #80	@ 0x50
 8003354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003356:	f107 0318 	add.w	r3, r7, #24
 800335a:	2238      	movs	r2, #56	@ 0x38
 800335c:	2100      	movs	r1, #0
 800335e:	4618      	mov	r0, r3
 8003360:	f00f fea1 	bl	80130a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003364:	1d3b      	adds	r3, r7, #4
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
 800336a:	605a      	str	r2, [r3, #4]
 800336c:	609a      	str	r2, [r3, #8]
 800336e:	60da      	str	r2, [r3, #12]
 8003370:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003372:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003376:	f008 fa89 	bl	800b88c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800337a:	2302      	movs	r3, #2
 800337c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800337e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003382:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003384:	2340      	movs	r3, #64	@ 0x40
 8003386:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003388:	2302      	movs	r3, #2
 800338a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800338c:	2302      	movs	r3, #2
 800338e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003390:	2301      	movs	r3, #1
 8003392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003394:	230c      	movs	r3, #12
 8003396:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003398:	2302      	movs	r3, #2
 800339a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800339c:	2304      	movs	r3, #4
 800339e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80033a0:	2302      	movs	r3, #2
 80033a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033a4:	f107 0318 	add.w	r3, r7, #24
 80033a8:	4618      	mov	r0, r3
 80033aa:	f008 fb23 	bl	800b9f4 <HAL_RCC_OscConfig>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80033b4:	f000 fa8a 	bl	80038cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033b8:	230f      	movs	r3, #15
 80033ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80033bc:	2301      	movs	r3, #1
 80033be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033c4:	2300      	movs	r3, #0
 80033c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2100      	movs	r1, #0
 80033d0:	4618      	mov	r0, r3
 80033d2:	f008 fe21 	bl	800c018 <HAL_RCC_ClockConfig>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80033dc:	f000 fa76 	bl	80038cc <Error_Handler>
  }
}
 80033e0:	bf00      	nop
 80033e2:	3750      	adds	r7, #80	@ 0x50
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08c      	sub	sp, #48	@ 0x30
 80033ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80033ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	2220      	movs	r2, #32
 80033fe:	2100      	movs	r1, #0
 8003400:	4618      	mov	r0, r3
 8003402:	f00f fe50 	bl	80130a6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003406:	4b32      	ldr	r3, [pc, #200]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003408:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800340c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800340e:	4b30      	ldr	r3, [pc, #192]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003410:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003414:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003416:	4b2e      	ldr	r3, [pc, #184]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003418:	2200      	movs	r2, #0
 800341a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800341c:	4b2c      	ldr	r3, [pc, #176]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800341e:	2200      	movs	r2, #0
 8003420:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003422:	4b2b      	ldr	r3, [pc, #172]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003424:	2200      	movs	r2, #0
 8003426:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003428:	4b29      	ldr	r3, [pc, #164]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800342a:	2200      	movs	r2, #0
 800342c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800342e:	4b28      	ldr	r3, [pc, #160]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003430:	2204      	movs	r2, #4
 8003432:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003434:	4b26      	ldr	r3, [pc, #152]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003436:	2200      	movs	r2, #0
 8003438:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800343a:	4b25      	ldr	r3, [pc, #148]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800343c:	2200      	movs	r2, #0
 800343e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003440:	4b23      	ldr	r3, [pc, #140]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003442:	2201      	movs	r2, #1
 8003444:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003446:	4b22      	ldr	r3, [pc, #136]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800344e:	4b20      	ldr	r3, [pc, #128]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003450:	2200      	movs	r2, #0
 8003452:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003454:	4b1e      	ldr	r3, [pc, #120]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003456:	2200      	movs	r2, #0
 8003458:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800345a:	4b1d      	ldr	r3, [pc, #116]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003462:	4b1b      	ldr	r3, [pc, #108]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003464:	2200      	movs	r2, #0
 8003466:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003468:	4b19      	ldr	r3, [pc, #100]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003470:	4817      	ldr	r0, [pc, #92]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 8003472:	f003 fb9b 	bl	8006bac <HAL_ADC_Init>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800347c:	f000 fa26 	bl	80038cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003480:	2300      	movs	r3, #0
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003484:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003488:	4619      	mov	r1, r3
 800348a:	4811      	ldr	r0, [pc, #68]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 800348c:	f004 fca0 	bl	8007dd0 <HAL_ADCEx_MultiModeConfigChannel>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003496:	f000 fa19 	bl	80038cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800349a:	4b0e      	ldr	r3, [pc, #56]	@ (80034d4 <MX_ADC1_Init+0xec>)
 800349c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800349e:	2306      	movs	r3, #6
 80034a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80034a6:	237f      	movs	r3, #127	@ 0x7f
 80034a8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80034aa:	2304      	movs	r3, #4
 80034ac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034b2:	1d3b      	adds	r3, r7, #4
 80034b4:	4619      	mov	r1, r3
 80034b6:	4806      	ldr	r0, [pc, #24]	@ (80034d0 <MX_ADC1_Init+0xe8>)
 80034b8:	f003 fed2 	bl	8007260 <HAL_ADC_ConfigChannel>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80034c2:	f000 fa03 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80034c6:	bf00      	nop
 80034c8:	3730      	adds	r7, #48	@ 0x30
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20001060 	.word	0x20001060
 80034d4:	04300002 	.word	0x04300002

080034d8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08c      	sub	sp, #48	@ 0x30
 80034dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80034de:	463b      	mov	r3, r7
 80034e0:	2230      	movs	r2, #48	@ 0x30
 80034e2:	2100      	movs	r1, #0
 80034e4:	4618      	mov	r0, r3
 80034e6:	f00f fdde 	bl	80130a6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80034ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003558 <MX_DAC1_Init+0x80>)
 80034ec:	4a1b      	ldr	r2, [pc, #108]	@ (800355c <MX_DAC1_Init+0x84>)
 80034ee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80034f0:	4819      	ldr	r0, [pc, #100]	@ (8003558 <MX_DAC1_Init+0x80>)
 80034f2:	f004 fe20 	bl	8008136 <HAL_DAC_Init>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80034fc:	f000 f9e6 	bl	80038cc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003500:	2302      	movs	r3, #2
 8003502:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003504:	2300      	movs	r3, #0
 8003506:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003508:	2300      	movs	r3, #0
 800350a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800350c:	2300      	movs	r3, #0
 800350e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003514:	2300      	movs	r3, #0
 8003516:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003518:	2300      	movs	r3, #0
 800351a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800351c:	2301      	movs	r3, #1
 800351e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003520:	2300      	movs	r3, #0
 8003522:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003524:	463b      	mov	r3, r7
 8003526:	2200      	movs	r2, #0
 8003528:	4619      	mov	r1, r3
 800352a:	480b      	ldr	r0, [pc, #44]	@ (8003558 <MX_DAC1_Init+0x80>)
 800352c:	f004 fec0 	bl	80082b0 <HAL_DAC_ConfigChannel>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003536:	f000 f9c9 	bl	80038cc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800353a:	463b      	mov	r3, r7
 800353c:	2210      	movs	r2, #16
 800353e:	4619      	mov	r1, r3
 8003540:	4805      	ldr	r0, [pc, #20]	@ (8003558 <MX_DAC1_Init+0x80>)
 8003542:	f004 feb5 	bl	80082b0 <HAL_DAC_ConfigChannel>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 800354c:	f000 f9be 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003550:	bf00      	nop
 8003552:	3730      	adds	r7, #48	@ 0x30
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	200010cc 	.word	0x200010cc
 800355c:	50000800 	.word	0x50000800

08003560 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003566:	4a1c      	ldr	r2, [pc, #112]	@ (80035d8 <MX_I2C1_Init+0x78>)
 8003568:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800356a:	4b1a      	ldr	r3, [pc, #104]	@ (80035d4 <MX_I2C1_Init+0x74>)
 800356c:	4a1b      	ldr	r2, [pc, #108]	@ (80035dc <MX_I2C1_Init+0x7c>)
 800356e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003570:	4b18      	ldr	r3, [pc, #96]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003572:	2200      	movs	r2, #0
 8003574:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003576:	4b17      	ldr	r3, [pc, #92]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003578:	2201      	movs	r2, #1
 800357a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800357c:	4b15      	ldr	r3, [pc, #84]	@ (80035d4 <MX_I2C1_Init+0x74>)
 800357e:	2200      	movs	r2, #0
 8003580:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003582:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003584:	2200      	movs	r2, #0
 8003586:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003588:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <MX_I2C1_Init+0x74>)
 800358a:	2200      	movs	r2, #0
 800358c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800358e:	4b11      	ldr	r3, [pc, #68]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003590:	2200      	movs	r2, #0
 8003592:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003594:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <MX_I2C1_Init+0x74>)
 8003596:	2200      	movs	r2, #0
 8003598:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800359a:	480e      	ldr	r0, [pc, #56]	@ (80035d4 <MX_I2C1_Init+0x74>)
 800359c:	f005 fd26 	bl	8008fec <HAL_I2C_Init>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035a6:	f000 f991 	bl	80038cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035aa:	2100      	movs	r1, #0
 80035ac:	4809      	ldr	r0, [pc, #36]	@ (80035d4 <MX_I2C1_Init+0x74>)
 80035ae:	f006 fbd5 	bl	8009d5c <HAL_I2CEx_ConfigAnalogFilter>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80035b8:	f000 f988 	bl	80038cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80035bc:	2100      	movs	r1, #0
 80035be:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <MX_I2C1_Init+0x74>)
 80035c0:	f006 fc17 	bl	8009df2 <HAL_I2CEx_ConfigDigitalFilter>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80035ca:	f000 f97f 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	200010e0 	.word	0x200010e0
 80035d8:	40005400 	.word	0x40005400
 80035dc:	00300617 	.word	0x00300617

080035e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003654 <MX_SPI1_Init+0x74>)
 80035e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003658 <MX_SPI1_Init+0x78>)
 80035e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003654 <MX_SPI1_Init+0x74>)
 80035ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035f2:	4b18      	ldr	r3, [pc, #96]	@ (8003654 <MX_SPI1_Init+0x74>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80035f8:	4b16      	ldr	r3, [pc, #88]	@ (8003654 <MX_SPI1_Init+0x74>)
 80035fa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80035fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003600:	4b14      	ldr	r3, [pc, #80]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003602:	2200      	movs	r2, #0
 8003604:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003606:	4b13      	ldr	r3, [pc, #76]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003608:	2200      	movs	r2, #0
 800360a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <MX_SPI1_Init+0x74>)
 800360e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003612:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003614:	4b0f      	ldr	r3, [pc, #60]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003616:	2200      	movs	r2, #0
 8003618:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800361a:	4b0e      	ldr	r3, [pc, #56]	@ (8003654 <MX_SPI1_Init+0x74>)
 800361c:	2200      	movs	r2, #0
 800361e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003622:	2200      	movs	r2, #0
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003626:	4b0b      	ldr	r3, [pc, #44]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003628:	2200      	movs	r2, #0
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800362c:	4b09      	ldr	r3, [pc, #36]	@ (8003654 <MX_SPI1_Init+0x74>)
 800362e:	2207      	movs	r2, #7
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003632:	4b08      	ldr	r3, [pc, #32]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003634:	2200      	movs	r2, #0
 8003636:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003638:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <MX_SPI1_Init+0x74>)
 800363a:	2208      	movs	r2, #8
 800363c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800363e:	4805      	ldr	r0, [pc, #20]	@ (8003654 <MX_SPI1_Init+0x74>)
 8003640:	f009 f8f6 	bl	800c830 <HAL_SPI_Init>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800364a:	f000 f93f 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20001134 	.word	0x20001134
 8003658:	40013000 	.word	0x40013000

0800365c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003660:	4b23      	ldr	r3, [pc, #140]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003662:	4a24      	ldr	r2, [pc, #144]	@ (80036f4 <MX_USART1_UART_Init+0x98>)
 8003664:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003666:	4b22      	ldr	r3, [pc, #136]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003668:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800366c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800366e:	4b20      	ldr	r3, [pc, #128]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8003674:	4b1e      	ldr	r3, [pc, #120]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003676:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800367a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800367c:	4b1c      	ldr	r3, [pc, #112]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 800367e:	2200      	movs	r2, #0
 8003680:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003682:	4b1b      	ldr	r3, [pc, #108]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003684:	220c      	movs	r2, #12
 8003686:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003688:	4b19      	ldr	r3, [pc, #100]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 800368a:	2200      	movs	r2, #0
 800368c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800368e:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003690:	2200      	movs	r2, #0
 8003692:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003694:	4b16      	ldr	r3, [pc, #88]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 8003696:	2200      	movs	r2, #0
 8003698:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800369a:	4b15      	ldr	r3, [pc, #84]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 800369c:	2200      	movs	r2, #0
 800369e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036a0:	4b13      	ldr	r3, [pc, #76]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036a6:	4812      	ldr	r0, [pc, #72]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 80036a8:	f009 f96d 	bl	800c986 <HAL_UART_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80036b2:	f000 f90b 	bl	80038cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036b6:	2100      	movs	r1, #0
 80036b8:	480d      	ldr	r0, [pc, #52]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 80036ba:	f00a fd56 	bl	800e16a <HAL_UARTEx_SetTxFifoThreshold>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80036c4:	f000 f902 	bl	80038cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036c8:	2100      	movs	r1, #0
 80036ca:	4809      	ldr	r0, [pc, #36]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 80036cc:	f00a fd8b 	bl	800e1e6 <HAL_UARTEx_SetRxFifoThreshold>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80036d6:	f000 f8f9 	bl	80038cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80036da:	4805      	ldr	r0, [pc, #20]	@ (80036f0 <MX_USART1_UART_Init+0x94>)
 80036dc:	f00a fd0c 	bl	800e0f8 <HAL_UARTEx_DisableFifoMode>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80036e6:	f000 f8f1 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80036ea:	bf00      	nop
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20001198 	.word	0x20001198
 80036f4:	40013800 	.word	0x40013800

080036f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80036fe:	4b16      	ldr	r3, [pc, #88]	@ (8003758 <MX_DMA_Init+0x60>)
 8003700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003702:	4a15      	ldr	r2, [pc, #84]	@ (8003758 <MX_DMA_Init+0x60>)
 8003704:	f043 0304 	orr.w	r3, r3, #4
 8003708:	6493      	str	r3, [r2, #72]	@ 0x48
 800370a:	4b13      	ldr	r3, [pc, #76]	@ (8003758 <MX_DMA_Init+0x60>)
 800370c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800370e:	f003 0304 	and.w	r3, r3, #4
 8003712:	607b      	str	r3, [r7, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003716:	4b10      	ldr	r3, [pc, #64]	@ (8003758 <MX_DMA_Init+0x60>)
 8003718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800371a:	4a0f      	ldr	r2, [pc, #60]	@ (8003758 <MX_DMA_Init+0x60>)
 800371c:	f043 0301 	orr.w	r3, r3, #1
 8003720:	6493      	str	r3, [r2, #72]	@ 0x48
 8003722:	4b0d      	ldr	r3, [pc, #52]	@ (8003758 <MX_DMA_Init+0x60>)
 8003724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	603b      	str	r3, [r7, #0]
 800372c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800372e:	2200      	movs	r2, #0
 8003730:	2100      	movs	r1, #0
 8003732:	200b      	movs	r0, #11
 8003734:	f004 fccb 	bl	80080ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003738:	200b      	movs	r0, #11
 800373a:	f004 fce2 	bl	8008102 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800373e:	2200      	movs	r2, #0
 8003740:	2100      	movs	r1, #0
 8003742:	200c      	movs	r0, #12
 8003744:	f004 fcc3 	bl	80080ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003748:	200c      	movs	r0, #12
 800374a:	f004 fcda 	bl	8008102 <HAL_NVIC_EnableIRQ>

}
 800374e:	bf00      	nop
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000

0800375c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003762:	f107 030c 	add.w	r3, r7, #12
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	605a      	str	r2, [r3, #4]
 800376c:	609a      	str	r2, [r3, #8]
 800376e:	60da      	str	r2, [r3, #12]
 8003770:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003772:	4b53      	ldr	r3, [pc, #332]	@ (80038c0 <MX_GPIO_Init+0x164>)
 8003774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003776:	4a52      	ldr	r2, [pc, #328]	@ (80038c0 <MX_GPIO_Init+0x164>)
 8003778:	f043 0304 	orr.w	r3, r3, #4
 800377c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800377e:	4b50      	ldr	r3, [pc, #320]	@ (80038c0 <MX_GPIO_Init+0x164>)
 8003780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	60bb      	str	r3, [r7, #8]
 8003788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800378a:	4b4d      	ldr	r3, [pc, #308]	@ (80038c0 <MX_GPIO_Init+0x164>)
 800378c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800378e:	4a4c      	ldr	r2, [pc, #304]	@ (80038c0 <MX_GPIO_Init+0x164>)
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003796:	4b4a      	ldr	r3, [pc, #296]	@ (80038c0 <MX_GPIO_Init+0x164>)
 8003798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	607b      	str	r3, [r7, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a2:	4b47      	ldr	r3, [pc, #284]	@ (80038c0 <MX_GPIO_Init+0x164>)
 80037a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a6:	4a46      	ldr	r2, [pc, #280]	@ (80038c0 <MX_GPIO_Init+0x164>)
 80037a8:	f043 0302 	orr.w	r3, r3, #2
 80037ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037ae:	4b44      	ldr	r3, [pc, #272]	@ (80038c0 <MX_GPIO_Init+0x164>)
 80037b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80037ba:	2200      	movs	r2, #0
 80037bc:	2150      	movs	r1, #80	@ 0x50
 80037be:	4841      	ldr	r0, [pc, #260]	@ (80038c4 <MX_GPIO_Init+0x168>)
 80037c0:	f005 fbfc 	bl	8008fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80037c4:	2200      	movs	r2, #0
 80037c6:	2107      	movs	r1, #7
 80037c8:	483f      	ldr	r0, [pc, #252]	@ (80038c8 <MX_GPIO_Init+0x16c>)
 80037ca:	f005 fbf7 	bl	8008fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80037ce:	2200      	movs	r2, #0
 80037d0:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 80037d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037d8:	f005 fbf0 	bl	8008fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80037dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037e2:	2300      	movs	r3, #0
 80037e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037e6:	2302      	movs	r3, #2
 80037e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80037ea:	f107 030c 	add.w	r3, r7, #12
 80037ee:	4619      	mov	r1, r3
 80037f0:	4834      	ldr	r0, [pc, #208]	@ (80038c4 <MX_GPIO_Init+0x168>)
 80037f2:	f005 fa49 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 80037f6:	230c      	movs	r3, #12
 80037f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037fe:	2302      	movs	r3, #2
 8003800:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003802:	f107 030c 	add.w	r3, r7, #12
 8003806:	4619      	mov	r1, r3
 8003808:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800380c:	f005 fa3c 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8003810:	2350      	movs	r3, #80	@ 0x50
 8003812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003814:	2301      	movs	r3, #1
 8003816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003818:	2300      	movs	r3, #0
 800381a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381c:	2300      	movs	r3, #0
 800381e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003820:	f107 030c 	add.w	r3, r7, #12
 8003824:	4619      	mov	r1, r3
 8003826:	4827      	ldr	r0, [pc, #156]	@ (80038c4 <MX_GPIO_Init+0x168>)
 8003828:	f005 fa2e 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 800382c:	2307      	movs	r3, #7
 800382e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003830:	2301      	movs	r3, #1
 8003832:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003838:	2300      	movs	r3, #0
 800383a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800383c:	f107 030c 	add.w	r3, r7, #12
 8003840:	4619      	mov	r1, r3
 8003842:	4821      	ldr	r0, [pc, #132]	@ (80038c8 <MX_GPIO_Init+0x16c>)
 8003844:	f005 fa20 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003848:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800384c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003852:	2302      	movs	r3, #2
 8003854:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003856:	f107 030c 	add.w	r3, r7, #12
 800385a:	4619      	mov	r1, r3
 800385c:	481a      	ldr	r0, [pc, #104]	@ (80038c8 <MX_GPIO_Init+0x16c>)
 800385e:	f005 fa13 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_DEMO_Pin */
  GPIO_InitStruct.Pin = DHT11_DEMO_Pin;
 8003862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DHT11_DEMO_GPIO_Port, &GPIO_InitStruct);
 8003870:	f107 030c 	add.w	r3, r7, #12
 8003874:	4619      	mov	r1, r3
 8003876:	4814      	ldr	r0, [pc, #80]	@ (80038c8 <MX_GPIO_Init+0x16c>)
 8003878:	f005 fa06 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800387c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8003880:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003882:	2301      	movs	r3, #1
 8003884:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388a:	2300      	movs	r3, #0
 800388c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800388e:	f107 030c 	add.w	r3, r7, #12
 8003892:	4619      	mov	r1, r3
 8003894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003898:	f005 f9f6 	bl	8008c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 800389c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038a2:	2300      	movs	r3, #0
 80038a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80038aa:	f107 030c 	add.w	r3, r7, #12
 80038ae:	4619      	mov	r1, r3
 80038b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038b4:	f005 f9e8 	bl	8008c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80038b8:	bf00      	nop
 80038ba:	3720      	adds	r7, #32
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40021000 	.word	0x40021000
 80038c4:	48000800 	.word	0x48000800
 80038c8:	48000400 	.word	0x48000400

080038cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038d0:	b672      	cpsid	i
}
 80038d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <Error_Handler+0x8>

080038d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038de:	4b0f      	ldr	r3, [pc, #60]	@ (800391c <HAL_MspInit+0x44>)
 80038e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038e2:	4a0e      	ldr	r2, [pc, #56]	@ (800391c <HAL_MspInit+0x44>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80038ea:	4b0c      	ldr	r3, [pc, #48]	@ (800391c <HAL_MspInit+0x44>)
 80038ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	607b      	str	r3, [r7, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038f6:	4b09      	ldr	r3, [pc, #36]	@ (800391c <HAL_MspInit+0x44>)
 80038f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fa:	4a08      	ldr	r2, [pc, #32]	@ (800391c <HAL_MspInit+0x44>)
 80038fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003900:	6593      	str	r3, [r2, #88]	@ 0x58
 8003902:	4b06      	ldr	r3, [pc, #24]	@ (800391c <HAL_MspInit+0x44>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800390e:	f008 f861 	bl	800b9d4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40021000 	.word	0x40021000

08003920 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b09c      	sub	sp, #112	@ 0x70
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003928:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	605a      	str	r2, [r3, #4]
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003938:	f107 0318 	add.w	r3, r7, #24
 800393c:	2244      	movs	r2, #68	@ 0x44
 800393e:	2100      	movs	r1, #0
 8003940:	4618      	mov	r0, r3
 8003942:	f00f fbb0 	bl	80130a6 <memset>
  if(hadc->Instance==ADC1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800394e:	d14d      	bne.n	80039ec <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003950:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003954:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003956:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800395a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800395c:	f107 0318 	add.w	r3, r7, #24
 8003960:	4618      	mov	r0, r3
 8003962:	f008 fd75 	bl	800c450 <HAL_RCCEx_PeriphCLKConfig>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800396c:	f7ff ffae 	bl	80038cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003970:	4b20      	ldr	r3, [pc, #128]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 8003972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003974:	4a1f      	ldr	r2, [pc, #124]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 8003976:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800397a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800397c:	4b1d      	ldr	r3, [pc, #116]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 800397e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003980:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003988:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 800398a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398c:	4a19      	ldr	r2, [pc, #100]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003994:	4b17      	ldr	r3, [pc, #92]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 8003996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a0:	4b14      	ldr	r3, [pc, #80]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 80039a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a4:	4a13      	ldr	r2, [pc, #76]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 80039a6:	f043 0302 	orr.w	r3, r3, #2
 80039aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ac:	4b11      	ldr	r3, [pc, #68]	@ (80039f4 <HAL_ADC_MspInit+0xd4>)
 80039ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80039b8:	2303      	movs	r3, #3
 80039ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039bc:	2303      	movs	r3, #3
 80039be:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039c8:	4619      	mov	r1, r3
 80039ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039ce:	f005 f95b 	bl	8008c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80039d2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80039d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039d8:	2303      	movs	r3, #3
 80039da:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039e4:	4619      	mov	r1, r3
 80039e6:	4804      	ldr	r0, [pc, #16]	@ (80039f8 <HAL_ADC_MspInit+0xd8>)
 80039e8:	f005 f94e 	bl	8008c88 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80039ec:	bf00      	nop
 80039ee:	3770      	adds	r7, #112	@ 0x70
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40021000 	.word	0x40021000
 80039f8:	48000400 	.word	0x48000400

080039fc <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	@ 0x28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a04:	f107 0314 	add.w	r3, r7, #20
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	605a      	str	r2, [r3, #4]
 8003a0e:	609a      	str	r2, [r3, #8]
 8003a10:	60da      	str	r2, [r3, #12]
 8003a12:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a15      	ldr	r2, [pc, #84]	@ (8003a70 <HAL_DAC_MspInit+0x74>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d124      	bne.n	8003a68 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003a1e:	4b15      	ldr	r3, [pc, #84]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a22:	4a14      	ldr	r2, [pc, #80]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a2a:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a32:	613b      	str	r3, [r7, #16]
 8003a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a36:	4b0f      	ldr	r3, [pc, #60]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3a:	4a0e      	ldr	r2, [pc, #56]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a3c:	f043 0301 	orr.w	r3, r3, #1
 8003a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a42:	4b0c      	ldr	r3, [pc, #48]	@ (8003a74 <HAL_DAC_MspInit+0x78>)
 8003a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8003a4e:	2330      	movs	r3, #48	@ 0x30
 8003a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a52:	2303      	movs	r3, #3
 8003a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a56:	2300      	movs	r3, #0
 8003a58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5a:	f107 0314 	add.w	r3, r7, #20
 8003a5e:	4619      	mov	r1, r3
 8003a60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a64:	f005 f910 	bl	8008c88 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8003a68:	bf00      	nop
 8003a6a:	3728      	adds	r7, #40	@ 0x28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	50000800 	.word	0x50000800
 8003a74:	40021000 	.word	0x40021000

08003a78 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b09c      	sub	sp, #112	@ 0x70
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a80:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	605a      	str	r2, [r3, #4]
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	60da      	str	r2, [r3, #12]
 8003a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a90:	f107 0318 	add.w	r3, r7, #24
 8003a94:	2244      	movs	r2, #68	@ 0x44
 8003a96:	2100      	movs	r1, #0
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f00f fb04 	bl	80130a6 <memset>
  if(hi2c->Instance==I2C1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a2d      	ldr	r2, [pc, #180]	@ (8003b58 <HAL_I2C_MspInit+0xe0>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d153      	bne.n	8003b50 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003aa8:	2340      	movs	r3, #64	@ 0x40
 8003aaa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003aac:	2300      	movs	r3, #0
 8003aae:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ab0:	f107 0318 	add.w	r3, r7, #24
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f008 fccb 	bl	800c450 <HAL_RCCEx_PeriphCLKConfig>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003ac0:	f7ff ff04 	bl	80038cc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ac4:	4b25      	ldr	r3, [pc, #148]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac8:	4a24      	ldr	r2, [pc, #144]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003aca:	f043 0301 	orr.w	r3, r3, #1
 8003ace:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ad0:	4b22      	ldr	r3, [pc, #136]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	617b      	str	r3, [r7, #20]
 8003ada:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003adc:	4b1f      	ldr	r3, [pc, #124]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003ae2:	f043 0302 	orr.w	r3, r3, #2
 8003ae6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	613b      	str	r3, [r7, #16]
 8003af2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003af4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003afa:	2312      	movs	r3, #18
 8003afc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b02:	2300      	movs	r3, #0
 8003b04:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b06:	2304      	movs	r3, #4
 8003b08:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b0a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003b0e:	4619      	mov	r1, r3
 8003b10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b14:	f005 f8b8 	bl	8008c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003b18:	2380      	movs	r3, #128	@ 0x80
 8003b1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b1c:	2312      	movs	r3, #18
 8003b1e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b24:	2300      	movs	r3, #0
 8003b26:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b28:	2304      	movs	r3, #4
 8003b2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b2c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003b30:	4619      	mov	r1, r3
 8003b32:	480b      	ldr	r0, [pc, #44]	@ (8003b60 <HAL_I2C_MspInit+0xe8>)
 8003b34:	f005 f8a8 	bl	8008c88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b38:	4b08      	ldr	r3, [pc, #32]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3c:	4a07      	ldr	r2, [pc, #28]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003b3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b42:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b44:	4b05      	ldr	r3, [pc, #20]	@ (8003b5c <HAL_I2C_MspInit+0xe4>)
 8003b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003b50:	bf00      	nop
 8003b52:	3770      	adds	r7, #112	@ 0x70
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40005400 	.word	0x40005400
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	48000400 	.word	0x48000400

08003b64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b08a      	sub	sp, #40	@ 0x28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b6c:	f107 0314 	add.w	r3, r7, #20
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	605a      	str	r2, [r3, #4]
 8003b76:	609a      	str	r2, [r3, #8]
 8003b78:	60da      	str	r2, [r3, #12]
 8003b7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a25      	ldr	r2, [pc, #148]	@ (8003c18 <HAL_SPI_MspInit+0xb4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d144      	bne.n	8003c10 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b86:	4b25      	ldr	r3, [pc, #148]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b8a:	4a24      	ldr	r2, [pc, #144]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003b8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b90:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b92:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003baa:	4b1c      	ldr	r3, [pc, #112]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bb6:	4b19      	ldr	r3, [pc, #100]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bba:	4a18      	ldr	r2, [pc, #96]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003bbc:	f043 0302 	orr.w	r3, r3, #2
 8003bc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bc2:	4b16      	ldr	r3, [pc, #88]	@ (8003c1c <HAL_SPI_MspInit+0xb8>)
 8003bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bce:	23c0      	movs	r3, #192	@ 0xc0
 8003bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bde:	2305      	movs	r3, #5
 8003be0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003be2:	f107 0314 	add.w	r3, r7, #20
 8003be6:	4619      	mov	r1, r3
 8003be8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003bec:	f005 f84c 	bl	8008c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bf0:	2308      	movs	r3, #8
 8003bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c00:	2305      	movs	r3, #5
 8003c02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c04:	f107 0314 	add.w	r3, r7, #20
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4805      	ldr	r0, [pc, #20]	@ (8003c20 <HAL_SPI_MspInit+0xbc>)
 8003c0c:	f005 f83c 	bl	8008c88 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003c10:	bf00      	nop
 8003c12:	3728      	adds	r7, #40	@ 0x28
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40013000 	.word	0x40013000
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	48000400 	.word	0x48000400

08003c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b09a      	sub	sp, #104	@ 0x68
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	60da      	str	r2, [r3, #12]
 8003c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003c3c:	f107 0310 	add.w	r3, r7, #16
 8003c40:	2244      	movs	r2, #68	@ 0x44
 8003c42:	2100      	movs	r1, #0
 8003c44:	4618      	mov	r0, r3
 8003c46:	f00f fa2e 	bl	80130a6 <memset>
  if(huart->Instance==USART1)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a4d      	ldr	r2, [pc, #308]	@ (8003d84 <HAL_UART_MspInit+0x160>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	f040 8093 	bne.w	8003d7c <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003c56:	2301      	movs	r3, #1
 8003c58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c5e:	f107 0310 	add.w	r3, r7, #16
 8003c62:	4618      	mov	r0, r3
 8003c64:	f008 fbf4 	bl	800c450 <HAL_RCCEx_PeriphCLKConfig>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003c6e:	f7ff fe2d 	bl	80038cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003c72:	4b45      	ldr	r3, [pc, #276]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c76:	4a44      	ldr	r2, [pc, #272]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c7e:	4b42      	ldr	r3, [pc, #264]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c86:	60fb      	str	r3, [r7, #12]
 8003c88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c96:	4b3c      	ldr	r3, [pc, #240]	@ (8003d88 <HAL_UART_MspInit+0x164>)
 8003c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003ca2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003ca6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003cb4:	2307      	movs	r3, #7
 8003cb6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003cc2:	f004 ffe1 	bl	8008c88 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003cc6:	4b31      	ldr	r3, [pc, #196]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cc8:	4a31      	ldr	r2, [pc, #196]	@ (8003d90 <HAL_UART_MspInit+0x16c>)
 8003cca:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003ccc:	4b2f      	ldr	r3, [pc, #188]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cce:	2218      	movs	r2, #24
 8003cd0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cd8:	4b2c      	ldr	r3, [pc, #176]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003cde:	4b2b      	ldr	r3, [pc, #172]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003ce0:	2280      	movs	r2, #128	@ 0x80
 8003ce2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ce4:	4b29      	ldr	r3, [pc, #164]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cea:	4b28      	ldr	r3, [pc, #160]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003cf0:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003cf6:	4b25      	ldr	r3, [pc, #148]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003cfc:	4823      	ldr	r0, [pc, #140]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003cfe:	f004 fc91 	bl	8008624 <HAL_DMA_Init>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d001      	beq.n	8003d0c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003d08:	f7ff fde0 	bl	80038cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a1f      	ldr	r2, [pc, #124]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003d10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003d14:	4a1d      	ldr	r2, [pc, #116]	@ (8003d8c <HAL_UART_MspInit+0x168>)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d1c:	4a1e      	ldr	r2, [pc, #120]	@ (8003d98 <HAL_UART_MspInit+0x174>)
 8003d1e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003d20:	4b1c      	ldr	r3, [pc, #112]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d22:	2219      	movs	r2, #25
 8003d24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d26:	4b1b      	ldr	r3, [pc, #108]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d28:	2210      	movs	r2, #16
 8003d2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d2c:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d32:	4b18      	ldr	r3, [pc, #96]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d34:	2280      	movs	r2, #128	@ 0x80
 8003d36:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d38:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d3e:	4b15      	ldr	r3, [pc, #84]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003d44:	4b13      	ldr	r3, [pc, #76]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d4a:	4b12      	ldr	r3, [pc, #72]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003d50:	4810      	ldr	r0, [pc, #64]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d52:	f004 fc67 	bl	8008624 <HAL_DMA_Init>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003d5c:	f7ff fdb6 	bl	80038cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a0c      	ldr	r2, [pc, #48]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d64:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003d66:	4a0b      	ldr	r2, [pc, #44]	@ (8003d94 <HAL_UART_MspInit+0x170>)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	2100      	movs	r1, #0
 8003d70:	2025      	movs	r0, #37	@ 0x25
 8003d72:	f004 f9ac 	bl	80080ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d76:	2025      	movs	r0, #37	@ 0x25
 8003d78:	f004 f9c3 	bl	8008102 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003d7c:	bf00      	nop
 8003d7e:	3768      	adds	r7, #104	@ 0x68
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40013800 	.word	0x40013800
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	2000122c 	.word	0x2000122c
 8003d90:	40020008 	.word	0x40020008
 8003d94:	2000128c 	.word	0x2000128c
 8003d98:	4002001c 	.word	0x4002001c

08003d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003da0:	bf00      	nop
 8003da2:	e7fd      	b.n	8003da0 <NMI_Handler+0x4>

08003da4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003da8:	bf00      	nop
 8003daa:	e7fd      	b.n	8003da8 <HardFault_Handler+0x4>

08003dac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003db0:	bf00      	nop
 8003db2:	e7fd      	b.n	8003db0 <MemManage_Handler+0x4>

08003db4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003db8:	bf00      	nop
 8003dba:	e7fd      	b.n	8003db8 <BusFault_Handler+0x4>

08003dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dc0:	bf00      	nop
 8003dc2:	e7fd      	b.n	8003dc0 <UsageFault_Handler+0x4>

08003dc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dc8:	bf00      	nop
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003de4:	bf00      	nop
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003df2:	f002 fc21 	bl	8006638 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003df6:	bf00      	nop
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e00:	4802      	ldr	r0, [pc, #8]	@ (8003e0c <DMA1_Channel1_IRQHandler+0x10>)
 8003e02:	f004 fdf2 	bl	80089ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e06:	bf00      	nop
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	2000122c 	.word	0x2000122c

08003e10 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003e14:	4802      	ldr	r0, [pc, #8]	@ (8003e20 <DMA1_Channel2_IRQHandler+0x10>)
 8003e16:	f004 fde8 	bl	80089ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003e1a:	bf00      	nop
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	2000128c 	.word	0x2000128c

08003e24 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003e28:	4802      	ldr	r0, [pc, #8]	@ (8003e34 <USB_LP_IRQHandler+0x10>)
 8003e2a:	f006 f91e 	bl	800a06a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	20003114 	.word	0x20003114

08003e38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e3c:	480c      	ldr	r0, [pc, #48]	@ (8003e70 <USART1_IRQHandler+0x38>)
 8003e3e:	f008 fe73 	bl	800cb28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003e42:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <USART1_IRQHandler+0x38>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	69db      	ldr	r3, [r3, #28]
 8003e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e4c:	2b40      	cmp	r3, #64	@ 0x40
 8003e4e:	d10d      	bne.n	8003e6c <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003e50:	4b07      	ldr	r3, [pc, #28]	@ (8003e70 <USART1_IRQHandler+0x38>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2240      	movs	r2, #64	@ 0x40
 8003e56:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003e58:	4b05      	ldr	r3, [pc, #20]	@ (8003e70 <USART1_IRQHandler+0x38>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	4b04      	ldr	r3, [pc, #16]	@ (8003e70 <USART1_IRQHandler+0x38>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e66:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003e68:	f001 ff74 	bl	8005d54 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003e6c:	bf00      	nop
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	20001198 	.word	0x20001198

08003e74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  return 1;
 8003e78:	2301      	movs	r3, #1
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <_kill>:

int _kill(int pid, int sig)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e8e:	f00f f95d 	bl	801314c <__errno>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2216      	movs	r2, #22
 8003e96:	601a      	str	r2, [r3, #0]
  return -1;
 8003e98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <_exit>:

void _exit (int status)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003eac:	f04f 31ff 	mov.w	r1, #4294967295
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff ffe7 	bl	8003e84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003eb6:	bf00      	nop
 8003eb8:	e7fd      	b.n	8003eb6 <_exit+0x12>

08003eba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b086      	sub	sp, #24
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	617b      	str	r3, [r7, #20]
 8003eca:	e00a      	b.n	8003ee2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ecc:	f3af 8000 	nop.w
 8003ed0:	4601      	mov	r1, r0
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	1c5a      	adds	r2, r3, #1
 8003ed6:	60ba      	str	r2, [r7, #8]
 8003ed8:	b2ca      	uxtb	r2, r1
 8003eda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	617b      	str	r3, [r7, #20]
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	dbf0      	blt.n	8003ecc <_read+0x12>
  }

  return len;
 8003eea:	687b      	ldr	r3, [r7, #4]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f00:	2300      	movs	r3, #0
 8003f02:	617b      	str	r3, [r7, #20]
 8003f04:	e009      	b.n	8003f1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	60ba      	str	r2, [r7, #8]
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	3301      	adds	r3, #1
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	dbf1      	blt.n	8003f06 <_write+0x12>
  }
  return len;
 8003f22:	687b      	ldr	r3, [r7, #4]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <_close>:

int _close(int file)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f54:	605a      	str	r2, [r3, #4]
  return 0;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <_isatty>:

int _isatty(int file)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f6c:	2301      	movs	r3, #1
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	370c      	adds	r7, #12
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f9c:	4a14      	ldr	r2, [pc, #80]	@ (8003ff0 <_sbrk+0x5c>)
 8003f9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ff4 <_sbrk+0x60>)
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fa8:	4b13      	ldr	r3, [pc, #76]	@ (8003ff8 <_sbrk+0x64>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d102      	bne.n	8003fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fb0:	4b11      	ldr	r3, [pc, #68]	@ (8003ff8 <_sbrk+0x64>)
 8003fb2:	4a12      	ldr	r2, [pc, #72]	@ (8003ffc <_sbrk+0x68>)
 8003fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <_sbrk+0x64>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d207      	bcs.n	8003fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003fc4:	f00f f8c2 	bl	801314c <__errno>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	220c      	movs	r2, #12
 8003fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003fce:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd2:	e009      	b.n	8003fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003fd4:	4b08      	ldr	r3, [pc, #32]	@ (8003ff8 <_sbrk+0x64>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003fda:	4b07      	ldr	r3, [pc, #28]	@ (8003ff8 <_sbrk+0x64>)
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	4a05      	ldr	r2, [pc, #20]	@ (8003ff8 <_sbrk+0x64>)
 8003fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	20008000 	.word	0x20008000
 8003ff4:	00000400 	.word	0x00000400
 8003ff8:	200012ec 	.word	0x200012ec
 8003ffc:	20003760 	.word	0x20003760

08004000 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004004:	4b06      	ldr	r3, [pc, #24]	@ (8004020 <SystemInit+0x20>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400a:	4a05      	ldr	r2, [pc, #20]	@ (8004020 <SystemInit+0x20>)
 800400c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004010:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004014:	bf00      	nop
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	e000ed00 	.word	0xe000ed00

08004024 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f7fc f947 	bl	80002c0 <strlen>
 8004032:	4603      	mov	r3, r0
 8004034:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004036:	89fb      	ldrh	r3, [r7, #14]
 8004038:	4619      	mov	r1, r3
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f00d fe1a 	bl	8011c74 <CDC_Transmit_FS>
}
 8004040:	bf00      	nop
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b0a2      	sub	sp, #136	@ 0x88
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004050:	f107 0008 	add.w	r0, r7, #8
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a06      	ldr	r2, [pc, #24]	@ (8004070 <usb_serial_println+0x28>)
 8004058:	2180      	movs	r1, #128	@ 0x80
 800405a:	f00e ff6f 	bl	8012f3c <sniprintf>
	usb_serial_print(buffer);
 800405e:	f107 0308 	add.w	r3, r7, #8
 8004062:	4618      	mov	r0, r3
 8004064:	f7ff ffde 	bl	8004024 <usb_serial_print>
}
 8004068:	bf00      	nop
 800406a:	3788      	adds	r7, #136	@ 0x88
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	080153ac 	.word	0x080153ac

08004074 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800407e:	4a04      	ldr	r2, [pc, #16]	@ (8004090 <modbus_Setup+0x1c>)
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	7013      	strb	r3, [r2, #0]
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	200012f0 	.word	0x200012f0

08004094 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8004094:	b580      	push	{r7, lr}
 8004096:	b0e0      	sub	sp, #384	@ 0x180
 8004098:	af00      	add	r7, sp, #0
 800409a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800409e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040a2:	6018      	str	r0, [r3, #0]
 80040a4:	460a      	mov	r2, r1
 80040a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040aa:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040ae:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80040b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040b4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040b8:	881b      	ldrh	r3, [r3, #0]
 80040ba:	2b05      	cmp	r3, #5
 80040bc:	f240 85a5 	bls.w	8004c0a <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 80040c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80040d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	785b      	ldrb	r3, [r3, #1]
 80040dc:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80040e0:	4bcb      	ldr	r3, [pc, #812]	@ (8004410 <modbus_handle_frame+0x37c>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80040e8:	429a      	cmp	r2, r3
 80040ea:	f040 8590 	bne.w	8004c0e <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80040ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040f2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	3b01      	subs	r3, #1
 80040fa:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80040fe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	4413      	add	r3, r2
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	b21b      	sxth	r3, r3
 800410a:	021b      	lsls	r3, r3, #8
 800410c:	b21a      	sxth	r2, r3
 800410e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004112:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	3b02      	subs	r3, #2
 800411a:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800411e:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004122:	6809      	ldr	r1, [r1, #0]
 8004124:	440b      	add	r3, r1
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	b21b      	sxth	r3, r3
 800412a:	4313      	orrs	r3, r2
 800412c:	b21b      	sxth	r3, r3
 800412e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004132:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004136:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800413a:	881b      	ldrh	r3, [r3, #0]
 800413c:	3b02      	subs	r3, #2
 800413e:	b29a      	uxth	r2, r3
 8004140:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004144:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004148:	4611      	mov	r1, r2
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	f000 fd68 	bl	8004c20 <modbus_crc16>
 8004150:	4603      	mov	r3, r0
 8004152:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8004156:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800415a:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800415e:	429a      	cmp	r2, r3
 8004160:	f040 8557 	bne.w	8004c12 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004164:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004168:	3b01      	subs	r3, #1
 800416a:	2b0f      	cmp	r3, #15
 800416c:	f200 853f 	bhi.w	8004bee <modbus_handle_frame+0xb5a>
 8004170:	a201      	add	r2, pc, #4	@ (adr r2, 8004178 <modbus_handle_frame+0xe4>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	080041b9 	.word	0x080041b9
 800417c:	08004361 	.word	0x08004361
 8004180:	08004515 	.word	0x08004515
 8004184:	0800467f 	.word	0x0800467f
 8004188:	080047f5 	.word	0x080047f5
 800418c:	080048a1 	.word	0x080048a1
 8004190:	08004bef 	.word	0x08004bef
 8004194:	08004bef 	.word	0x08004bef
 8004198:	08004bef 	.word	0x08004bef
 800419c:	08004bef 	.word	0x08004bef
 80041a0:	08004bef 	.word	0x08004bef
 80041a4:	08004bef 	.word	0x08004bef
 80041a8:	08004bef 	.word	0x08004bef
 80041ac:	08004bef 	.word	0x08004bef
 80041b0:	08004939 	.word	0x08004939
 80041b4:	08004aad 	.word	0x08004aad
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80041b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3302      	adds	r3, #2
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b21b      	sxth	r3, r3
 80041c8:	021b      	lsls	r3, r3, #8
 80041ca:	b21a      	sxth	r2, r3
 80041cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3303      	adds	r3, #3
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	b21b      	sxth	r3, r3
 80041dc:	4313      	orrs	r3, r2
 80041de:	b21b      	sxth	r3, r3
 80041e0:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80041e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	3304      	adds	r3, #4
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	b21b      	sxth	r3, r3
 80041f4:	021b      	lsls	r3, r3, #8
 80041f6:	b21a      	sxth	r2, r3
 80041f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3305      	adds	r3, #5
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	b21b      	sxth	r3, r3
 8004208:	4313      	orrs	r3, r2
 800420a:	b21b      	sxth	r3, r3
 800420c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004210:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <modbus_handle_frame+0x18c>
 8004218:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800421c:	2b20      	cmp	r3, #32
 800421e:	d909      	bls.n	8004234 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004220:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004224:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004228:	2203      	movs	r2, #3
 800422a:	4618      	mov	r0, r3
 800422c:	f000 fd60 	bl	8004cf0 <modbus_send_exception>
				return;
 8004230:	f000 bcf0 	b.w	8004c14 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004234:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004238:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800423c:	4413      	add	r3, r2
 800423e:	b29b      	uxth	r3, r3
 8004240:	3b01      	subs	r3, #1
 8004242:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004246:	4b73      	ldr	r3, [pc, #460]	@ (8004414 <modbus_handle_frame+0x380>)
 8004248:	881b      	ldrh	r3, [r3, #0]
 800424a:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 800424e:	429a      	cmp	r2, r3
 8004250:	d309      	bcc.n	8004266 <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004252:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004256:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800425a:	2202      	movs	r2, #2
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fd47 	bl	8004cf0 <modbus_send_exception>
				return;
 8004262:	f000 bcd7 	b.w	8004c14 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004266:	4b6a      	ldr	r3, [pc, #424]	@ (8004410 <modbus_handle_frame+0x37c>)
 8004268:	781a      	ldrb	r2, [r3, #0]
 800426a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800426e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004272:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004274:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004278:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800427c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004280:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004282:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004286:	3307      	adds	r3, #7
 8004288:	2b00      	cmp	r3, #0
 800428a:	da00      	bge.n	800428e <modbus_handle_frame+0x1fa>
 800428c:	3307      	adds	r3, #7
 800428e:	10db      	asrs	r3, r3, #3
 8004290:	b2da      	uxtb	r2, r3
 8004292:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004296:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800429a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800429c:	2303      	movs	r3, #3
 800429e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80042a8:	2300      	movs	r3, #0
 80042aa:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80042ae:	2300      	movs	r3, #0
 80042b0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80042b4:	e044      	b.n	8004340 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80042b6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fe f9dc 	bl	8002678 <io_coil_read>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80042c6:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d10b      	bne.n	80042e6 <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80042ce:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80042d2:	2201      	movs	r2, #1
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	b25a      	sxtb	r2, r3
 80042da:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80042de:	4313      	orrs	r3, r2
 80042e0:	b25b      	sxtb	r3, r3
 80042e2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80042e6:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80042ea:	3301      	adds	r3, #1
 80042ec:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80042f0:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d006      	beq.n	8004306 <modbus_handle_frame+0x272>
 80042f8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80042fc:	3b01      	subs	r3, #1
 80042fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004302:	429a      	cmp	r2, r3
 8004304:	d112      	bne.n	800432c <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004306:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004310:	4619      	mov	r1, r3
 8004312:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004316:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800431a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800431e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8004326:	2300      	movs	r3, #0
 8004328:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 800432c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004330:	3301      	adds	r3, #1
 8004332:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8004336:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800433a:	3301      	adds	r3, #1
 800433c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004340:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004344:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004348:	429a      	cmp	r2, r3
 800434a:	dbb4      	blt.n	80042b6 <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 800434c:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004350:	f107 030c 	add.w	r3, r7, #12
 8004354:	4611      	mov	r1, r2
 8004356:	4618      	mov	r0, r3
 8004358:	f000 fca0 	bl	8004c9c <modbus_send_response>
 800435c:	f000 bc5a 	b.w	8004c14 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004360:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004364:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3302      	adds	r3, #2
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	b21b      	sxth	r3, r3
 8004370:	021b      	lsls	r3, r3, #8
 8004372:	b21a      	sxth	r2, r3
 8004374:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004378:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	3303      	adds	r3, #3
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	b21b      	sxth	r3, r3
 8004384:	4313      	orrs	r3, r2
 8004386:	b21b      	sxth	r3, r3
 8004388:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 800438c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004390:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	3304      	adds	r3, #4
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	b21b      	sxth	r3, r3
 800439c:	021b      	lsls	r3, r3, #8
 800439e:	b21a      	sxth	r2, r3
 80043a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	3305      	adds	r3, #5
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	b21b      	sxth	r3, r3
 80043b0:	4313      	orrs	r3, r2
 80043b2:	b21b      	sxth	r3, r3
 80043b4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80043b8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <modbus_handle_frame+0x334>
 80043c0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043c4:	2b04      	cmp	r3, #4
 80043c6:	d909      	bls.n	80043dc <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043c8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80043cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80043d0:	2203      	movs	r2, #3
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fc8c 	bl	8004cf0 <modbus_send_exception>
				return;
 80043d8:	f000 bc1c 	b.w	8004c14 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80043dc:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80043e0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80043e4:	4413      	add	r3, r2
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80043ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <modbus_handle_frame+0x384>)
 80043f0:	881b      	ldrh	r3, [r3, #0]
 80043f2:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d310      	bcc.n	800441c <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80043fa:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80043fe:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004402:	2202      	movs	r2, #2
 8004404:	4618      	mov	r0, r3
 8004406:	f000 fc73 	bl	8004cf0 <modbus_send_exception>
				return;
 800440a:	f000 bc03 	b.w	8004c14 <modbus_handle_frame+0xb80>
 800440e:	bf00      	nop
 8004410:	200012f0 	.word	0x200012f0
 8004414:	20000c28 	.word	0x20000c28
 8004418:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800441c:	4bc3      	ldr	r3, [pc, #780]	@ (800472c <modbus_handle_frame+0x698>)
 800441e:	781a      	ldrb	r2, [r3, #0]
 8004420:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004424:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004428:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800442a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800442e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004432:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004436:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8004438:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800443c:	3307      	adds	r3, #7
 800443e:	2b00      	cmp	r3, #0
 8004440:	da00      	bge.n	8004444 <modbus_handle_frame+0x3b0>
 8004442:	3307      	adds	r3, #7
 8004444:	10db      	asrs	r3, r3, #3
 8004446:	b2da      	uxtb	r2, r3
 8004448:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800444c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004450:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004452:	2303      	movs	r3, #3
 8004454:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004458:	2300      	movs	r3, #0
 800445a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800445e:	2300      	movs	r3, #0
 8004460:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004464:	2300      	movs	r3, #0
 8004466:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800446a:	e044      	b.n	80044f6 <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 800446c:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004470:	4618      	mov	r0, r3
 8004472:	f7fe f9ab 	bl	80027cc <io_discrete_in_read>
 8004476:	4603      	mov	r3, r0
 8004478:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 800447c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004480:	2b01      	cmp	r3, #1
 8004482:	d10b      	bne.n	800449c <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004484:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004488:	2201      	movs	r2, #1
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	b25a      	sxtb	r2, r3
 8004490:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004494:	4313      	orrs	r3, r2
 8004496:	b25b      	sxtb	r3, r3
 8004498:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800449c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80044a0:	3301      	adds	r3, #1
 80044a2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80044a6:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d006      	beq.n	80044bc <modbus_handle_frame+0x428>
 80044ae:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80044b2:	3b01      	subs	r3, #1
 80044b4:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d112      	bne.n	80044e2 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80044bc:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80044c0:	1c5a      	adds	r2, r3, #1
 80044c2:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80044c6:	4619      	mov	r1, r3
 80044c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044cc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044d0:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80044d4:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80044dc:	2300      	movs	r3, #0
 80044de:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80044e2:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80044e6:	3301      	adds	r3, #1
 80044e8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80044ec:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80044f0:	3301      	adds	r3, #1
 80044f2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80044f6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80044fa:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80044fe:	429a      	cmp	r2, r3
 8004500:	dbb4      	blt.n	800446c <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8004502:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8004506:	f107 030c 	add.w	r3, r7, #12
 800450a:	4611      	mov	r1, r2
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fbc5 	bl	8004c9c <modbus_send_response>
 8004512:	e37f      	b.n	8004c14 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8004514:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004518:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3302      	adds	r3, #2
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	b21b      	sxth	r3, r3
 8004524:	021b      	lsls	r3, r3, #8
 8004526:	b21a      	sxth	r2, r3
 8004528:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800452c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3303      	adds	r3, #3
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	b21b      	sxth	r3, r3
 8004538:	4313      	orrs	r3, r2
 800453a:	b21b      	sxth	r3, r3
 800453c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8004540:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004544:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	3304      	adds	r3, #4
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b21b      	sxth	r3, r3
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	b21a      	sxth	r2, r3
 8004554:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004558:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	3305      	adds	r3, #5
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	b21b      	sxth	r3, r3
 8004564:	4313      	orrs	r3, r2
 8004566:	b21b      	sxth	r3, r3
 8004568:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 800456c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <modbus_handle_frame+0x4ec>
 8004574:	4b6e      	ldr	r3, [pc, #440]	@ (8004730 <modbus_handle_frame+0x69c>)
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800457c:	429a      	cmp	r2, r3
 800457e:	d908      	bls.n	8004592 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004580:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004584:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004588:	2203      	movs	r2, #3
 800458a:	4618      	mov	r0, r3
 800458c:	f000 fbb0 	bl	8004cf0 <modbus_send_exception>
				return;
 8004590:	e340      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004592:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8004596:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800459a:	4413      	add	r3, r2
 800459c:	b29b      	uxth	r3, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80045a4:	4b62      	ldr	r3, [pc, #392]	@ (8004730 <modbus_handle_frame+0x69c>)
 80045a6:	881b      	ldrh	r3, [r3, #0]
 80045a8:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d308      	bcc.n	80045c2 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80045b0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045b4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045b8:	2202      	movs	r2, #2
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fb98 	bl	8004cf0 <modbus_send_exception>
				return;
 80045c0:	e328      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80045c2:	4b5a      	ldr	r3, [pc, #360]	@ (800472c <modbus_handle_frame+0x698>)
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045ce:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80045d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045d8:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80045dc:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80045de:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045ec:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045f0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80045f2:	2303      	movs	r3, #3
 80045f4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80045f8:	2300      	movs	r3, #0
 80045fa:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80045fe:	e02f      	b.n	8004660 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8004600:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004604:	4618      	mov	r0, r3
 8004606:	f7fe f969 	bl	80028dc <io_holding_reg_read>
 800460a:	4603      	mov	r3, r0
 800460c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004610:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004614:	0a1b      	lsrs	r3, r3, #8
 8004616:	b299      	uxth	r1, r3
 8004618:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8004622:	461a      	mov	r2, r3
 8004624:	b2c9      	uxtb	r1, r1
 8004626:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800462a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800462e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8004630:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800463a:	461a      	mov	r2, r3
 800463c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8004640:	b2d9      	uxtb	r1, r3
 8004642:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004646:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800464a:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800464c:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004650:	3301      	adds	r3, #1
 8004652:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8004656:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800465a:	3301      	adds	r3, #1
 800465c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004660:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004664:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8004668:	429a      	cmp	r2, r3
 800466a:	dbc9      	blt.n	8004600 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 800466c:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004670:	f107 030c 	add.w	r3, r7, #12
 8004674:	4611      	mov	r1, r2
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fb10 	bl	8004c9c <modbus_send_response>
 800467c:	e2ca      	b.n	8004c14 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800467e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004682:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	3302      	adds	r3, #2
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	b21b      	sxth	r3, r3
 800468e:	021b      	lsls	r3, r3, #8
 8004690:	b21a      	sxth	r2, r3
 8004692:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004696:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	3303      	adds	r3, #3
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	b21b      	sxth	r3, r3
 80046a2:	4313      	orrs	r3, r2
 80046a4:	b21b      	sxth	r3, r3
 80046a6:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80046aa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046ae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3304      	adds	r3, #4
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	b21b      	sxth	r3, r3
 80046ba:	021b      	lsls	r3, r3, #8
 80046bc:	b21a      	sxth	r2, r3
 80046be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046c2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	3305      	adds	r3, #5
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	b21b      	sxth	r3, r3
 80046ce:	4313      	orrs	r3, r2
 80046d0:	b21b      	sxth	r3, r3
 80046d2:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80046d6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <modbus_handle_frame+0x656>
 80046de:	4b15      	ldr	r3, [pc, #84]	@ (8004734 <modbus_handle_frame+0x6a0>)
 80046e0:	881b      	ldrh	r3, [r3, #0]
 80046e2:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d908      	bls.n	80046fc <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80046ea:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80046ee:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046f2:	2203      	movs	r2, #3
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fafb 	bl	8004cf0 <modbus_send_exception>
				return;
 80046fa:	e28b      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80046fc:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8004700:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004704:	4413      	add	r3, r2
 8004706:	b29b      	uxth	r3, r3
 8004708:	3b01      	subs	r3, #1
 800470a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800470e:	4b09      	ldr	r3, [pc, #36]	@ (8004734 <modbus_handle_frame+0x6a0>)
 8004710:	881b      	ldrh	r3, [r3, #0]
 8004712:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8004716:	429a      	cmp	r2, r3
 8004718:	d30e      	bcc.n	8004738 <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800471a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800471e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004722:	2202      	movs	r2, #2
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fae3 	bl	8004cf0 <modbus_send_exception>
				return;
 800472a:	e273      	b.n	8004c14 <modbus_handle_frame+0xb80>
 800472c:	200012f0 	.word	0x200012f0
 8004730:	20000dd0 	.word	0x20000dd0
 8004734:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8004738:	4bb2      	ldr	r3, [pc, #712]	@ (8004a04 <modbus_handle_frame+0x970>)
 800473a:	781a      	ldrb	r2, [r3, #0]
 800473c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004740:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004744:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004746:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800474a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800474e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004752:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8004754:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004758:	b2db      	uxtb	r3, r3
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	b2da      	uxtb	r2, r3
 800475e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004762:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004766:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004768:	2303      	movs	r3, #3
 800476a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800476e:	2300      	movs	r3, #0
 8004770:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004774:	e02f      	b.n	80047d6 <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8004776:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800477a:	4618      	mov	r0, r3
 800477c:	f7fe f966 	bl	8002a4c <io_input_reg_read>
 8004780:	4603      	mov	r3, r0
 8004782:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8004786:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	b299      	uxth	r1, r3
 800478e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004798:	461a      	mov	r2, r3
 800479a:	b2c9      	uxtb	r1, r1
 800479c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80047a4:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80047a6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80047aa:	1c5a      	adds	r2, r3, #1
 80047ac:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80047b0:	461a      	mov	r2, r3
 80047b2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80047b6:	b2d9      	uxtb	r1, r3
 80047b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80047c0:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80047c2:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80047c6:	3301      	adds	r3, #1
 80047c8:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80047cc:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80047d0:	3301      	adds	r3, #1
 80047d2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80047d6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80047da:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80047de:	429a      	cmp	r2, r3
 80047e0:	dbc9      	blt.n	8004776 <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 80047e2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80047e6:	f107 030c 	add.w	r3, r7, #12
 80047ea:	4611      	mov	r1, r2
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 fa55 	bl	8004c9c <modbus_send_response>
 80047f2:	e20f      	b.n	8004c14 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80047f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	3302      	adds	r3, #2
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	b21b      	sxth	r3, r3
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	b21a      	sxth	r2, r3
 8004808:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800480c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	3303      	adds	r3, #3
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	b21b      	sxth	r3, r3
 8004818:	4313      	orrs	r3, r2
 800481a:	b21b      	sxth	r3, r3
 800481c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004820:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004824:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3304      	adds	r3, #4
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	b21b      	sxth	r3, r3
 8004830:	021b      	lsls	r3, r3, #8
 8004832:	b21a      	sxth	r2, r3
 8004834:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004838:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3305      	adds	r3, #5
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	b21b      	sxth	r3, r3
 8004844:	4313      	orrs	r3, r2
 8004846:	b21b      	sxth	r3, r3
 8004848:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800484c:	4b6e      	ldr	r3, [pc, #440]	@ (8004a08 <modbus_handle_frame+0x974>)
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8004854:	429a      	cmp	r2, r3
 8004856:	d308      	bcc.n	800486a <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004858:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800485c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004860:	2202      	movs	r2, #2
 8004862:	4618      	mov	r0, r3
 8004864:	f000 fa44 	bl	8004cf0 <modbus_send_exception>
				return;
 8004868:	e1d4      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800486a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800486e:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004872:	bf0c      	ite	eq
 8004874:	2301      	moveq	r3, #1
 8004876:	2300      	movne	r3, #0
 8004878:	b2db      	uxtb	r3, r3
 800487a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800487e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004882:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8004886:	4611      	mov	r1, r2
 8004888:	4618      	mov	r0, r3
 800488a:	f7fd ff15 	bl	80026b8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 800488e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004892:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004896:	2106      	movs	r1, #6
 8004898:	6818      	ldr	r0, [r3, #0]
 800489a:	f000 f9ff 	bl	8004c9c <modbus_send_response>
			break;
 800489e:	e1b9      	b.n	8004c14 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80048a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3302      	adds	r3, #2
 80048ac:	781b      	ldrb	r3, [r3, #0]
 80048ae:	b21b      	sxth	r3, r3
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	b21a      	sxth	r2, r3
 80048b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	3303      	adds	r3, #3
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	b21b      	sxth	r3, r3
 80048c4:	4313      	orrs	r3, r2
 80048c6:	b21b      	sxth	r3, r3
 80048c8:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80048cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	3304      	adds	r3, #4
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	b21b      	sxth	r3, r3
 80048dc:	021b      	lsls	r3, r3, #8
 80048de:	b21a      	sxth	r2, r3
 80048e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3305      	adds	r3, #5
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	b21b      	sxth	r3, r3
 80048f0:	4313      	orrs	r3, r2
 80048f2:	b21b      	sxth	r3, r3
 80048f4:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80048f8:	4b44      	ldr	r3, [pc, #272]	@ (8004a0c <modbus_handle_frame+0x978>)
 80048fa:	881b      	ldrh	r3, [r3, #0]
 80048fc:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004900:	429a      	cmp	r2, r3
 8004902:	d308      	bcc.n	8004916 <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004904:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004908:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800490c:	2202      	movs	r2, #2
 800490e:	4618      	mov	r0, r3
 8004910:	f000 f9ee 	bl	8004cf0 <modbus_send_exception>
				return;
 8004914:	e17e      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004916:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800491a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800491e:	4611      	mov	r1, r2
 8004920:	4618      	mov	r0, r3
 8004922:	f7fd fffb 	bl	800291c <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004926:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800492a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800492e:	2106      	movs	r1, #6
 8004930:	6818      	ldr	r0, [r3, #0]
 8004932:	f000 f9b3 	bl	8004c9c <modbus_send_response>
			break;
 8004936:	e16d      	b.n	8004c14 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004938:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800493c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	3302      	adds	r3, #2
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	b21b      	sxth	r3, r3
 8004948:	021b      	lsls	r3, r3, #8
 800494a:	b21a      	sxth	r2, r3
 800494c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004950:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3303      	adds	r3, #3
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	b21b      	sxth	r3, r3
 800495c:	4313      	orrs	r3, r2
 800495e:	b21b      	sxth	r3, r3
 8004960:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004964:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004968:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	3304      	adds	r3, #4
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	b21b      	sxth	r3, r3
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	b21a      	sxth	r2, r3
 8004978:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800497c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3305      	adds	r3, #5
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	b21b      	sxth	r3, r3
 8004988:	4313      	orrs	r3, r2
 800498a:	b21b      	sxth	r3, r3
 800498c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004990:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004994:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	799b      	ldrb	r3, [r3, #6]
 800499c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80049a0:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80049a4:	3307      	adds	r3, #7
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	da00      	bge.n	80049ac <modbus_handle_frame+0x918>
 80049aa:	3307      	adds	r3, #7
 80049ac:	10db      	asrs	r3, r3, #3
 80049ae:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80049b2:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80049b6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80049ba:	4413      	add	r3, r2
 80049bc:	4a12      	ldr	r2, [pc, #72]	@ (8004a08 <modbus_handle_frame+0x974>)
 80049be:	8812      	ldrh	r2, [r2, #0]
 80049c0:	4293      	cmp	r3, r2
 80049c2:	dd08      	ble.n	80049d6 <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80049c4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049c8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80049cc:	2202      	movs	r2, #2
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 f98e 	bl	8004cf0 <modbus_send_exception>
				return;
 80049d4:	e11e      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80049d6:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80049da:	b29b      	uxth	r3, r3
 80049dc:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d008      	beq.n	80049f6 <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80049e4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049e8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80049ec:	2203      	movs	r2, #3
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f97e 	bl	8004cf0 <modbus_send_exception>
				return;
 80049f4:	e10e      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80049f6:	2307      	movs	r3, #7
 80049f8:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004a02:	e044      	b.n	8004a8e <modbus_handle_frame+0x9fa>
 8004a04:	200012f0 	.word	0x200012f0
 8004a08:	20000c28 	.word	0x20000c28
 8004a0c:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004a10:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004a14:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a18:	4413      	add	r3, r2
 8004a1a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8004a1e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a22:	08db      	lsrs	r3, r3, #3
 8004a24:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8004a28:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8004a34:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8004a38:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8004a3c:	4413      	add	r3, r2
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	461a      	mov	r2, r3
 8004a50:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8004a54:	fa42 f303 	asr.w	r3, r2, r3
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8004a62:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bf14      	ite	ne
 8004a6a:	2301      	movne	r3, #1
 8004a6c:	2300      	moveq	r3, #0
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004a74:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8004a78:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7fd fe1a 	bl	80026b8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004a84:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004a88:	3301      	adds	r3, #1
 8004a8a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004a8e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004a92:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d3ba      	bcc.n	8004a10 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004a9a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a9e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004aa2:	2106      	movs	r1, #6
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	f000 f8f9 	bl	8004c9c <modbus_send_response>
			break;
 8004aaa:	e0b3      	b.n	8004c14 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004aac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ab0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3302      	adds	r3, #2
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	b21b      	sxth	r3, r3
 8004abc:	021b      	lsls	r3, r3, #8
 8004abe:	b21a      	sxth	r2, r3
 8004ac0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ac4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	3303      	adds	r3, #3
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	b21b      	sxth	r3, r3
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	b21b      	sxth	r3, r3
 8004ad4:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8004ad8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004adc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	b21b      	sxth	r3, r3
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	b21a      	sxth	r2, r3
 8004aec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004af0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	3305      	adds	r3, #5
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	b21b      	sxth	r3, r3
 8004afc:	4313      	orrs	r3, r2
 8004afe:	b21b      	sxth	r3, r3
 8004b00:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004b04:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004b08:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	799b      	ldrb	r3, [r3, #6]
 8004b10:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004b14:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8004b18:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004b1c:	4413      	add	r3, r2
 8004b1e:	4a3f      	ldr	r2, [pc, #252]	@ (8004c1c <modbus_handle_frame+0xb88>)
 8004b20:	8812      	ldrh	r2, [r2, #0]
 8004b22:	4293      	cmp	r3, r2
 8004b24:	dd08      	ble.n	8004b38 <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004b26:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b2a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b2e:	2202      	movs	r2, #2
 8004b30:	4618      	mov	r0, r3
 8004b32:	f000 f8dd 	bl	8004cf0 <modbus_send_exception>
				return;
 8004b36:	e06d      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8004b38:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8004b3c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d008      	beq.n	8004b58 <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004b46:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004b4a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004b4e:	2203      	movs	r2, #3
 8004b50:	4618      	mov	r0, r3
 8004b52:	f000 f8cd 	bl	8004cf0 <modbus_send_exception>
				return;
 8004b56:	e05d      	b.n	8004c14 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8004b58:	2307      	movs	r3, #7
 8004b5a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004b64:	e034      	b.n	8004bd0 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8004b66:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004b70:	4413      	add	r3, r2
 8004b72:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004b76:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004b7a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004b7e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	4413      	add	r3, r2
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	b21b      	sxth	r3, r3
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	b21a      	sxth	r2, r3
 8004b8e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004b92:	3301      	adds	r3, #1
 8004b94:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004b98:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004b9c:	6809      	ldr	r1, [r1, #0]
 8004b9e:	440b      	add	r3, r1
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	b21b      	sxth	r3, r3
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	b21b      	sxth	r3, r3
 8004ba8:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004bac:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004bb0:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f7fd feb0 	bl	800291c <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004bbc:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004bc0:	3302      	adds	r3, #2
 8004bc2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004bc6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004bca:	3301      	adds	r3, #1
 8004bcc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004bd0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004bd4:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	dbc4      	blt.n	8004b66 <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004bdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004be0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004be4:	2106      	movs	r1, #6
 8004be6:	6818      	ldr	r0, [r3, #0]
 8004be8:	f000 f858 	bl	8004c9c <modbus_send_response>
			break;
 8004bec:	e012      	b.n	8004c14 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004bee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bf2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004bf6:	881a      	ldrh	r2, [r3, #0]
 8004bf8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c00:	4611      	mov	r1, r2
 8004c02:	6818      	ldr	r0, [r3, #0]
 8004c04:	f000 f8ac 	bl	8004d60 <modbus_vendor_handle_frame>
			break;
 8004c08:	e004      	b.n	8004c14 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004c0a:	bf00      	nop
 8004c0c:	e002      	b.n	8004c14 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004c0e:	bf00      	nop
 8004c10:	e000      	b.n	8004c14 <modbus_handle_frame+0xb80>
		return;
 8004c12:	bf00      	nop
		}
	}
}
 8004c14:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	20000dd0 	.word	0x20000dd0

08004c20 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004c2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c30:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004c32:	2300      	movs	r3, #0
 8004c34:	81bb      	strh	r3, [r7, #12]
 8004c36:	e026      	b.n	8004c86 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004c38:	89bb      	ldrh	r3, [r7, #12]
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	89fb      	ldrh	r3, [r7, #14]
 8004c44:	4053      	eors	r3, r2
 8004c46:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004c48:	2300      	movs	r3, #0
 8004c4a:	72fb      	strb	r3, [r7, #11]
 8004c4c:	e015      	b.n	8004c7a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004c4e:	89fb      	ldrh	r3, [r7, #14]
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d00a      	beq.n	8004c6e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004c58:	89fb      	ldrh	r3, [r7, #14]
 8004c5a:	085b      	lsrs	r3, r3, #1
 8004c5c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004c5e:	89fb      	ldrh	r3, [r7, #14]
 8004c60:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004c64:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004c68:	43db      	mvns	r3, r3
 8004c6a:	81fb      	strh	r3, [r7, #14]
 8004c6c:	e002      	b.n	8004c74 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004c6e:	89fb      	ldrh	r3, [r7, #14]
 8004c70:	085b      	lsrs	r3, r3, #1
 8004c72:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004c74:	7afb      	ldrb	r3, [r7, #11]
 8004c76:	3301      	adds	r3, #1
 8004c78:	72fb      	strb	r3, [r7, #11]
 8004c7a:	7afb      	ldrb	r3, [r7, #11]
 8004c7c:	2b07      	cmp	r3, #7
 8004c7e:	d9e6      	bls.n	8004c4e <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004c80:	89bb      	ldrh	r3, [r7, #12]
 8004c82:	3301      	adds	r3, #1
 8004c84:	81bb      	strh	r3, [r7, #12]
 8004c86:	89ba      	ldrh	r2, [r7, #12]
 8004c88:	887b      	ldrh	r3, [r7, #2]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d3d4      	bcc.n	8004c38 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004c8e:	89fb      	ldrh	r3, [r7, #14]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004ca8:	887b      	ldrh	r3, [r7, #2]
 8004caa:	4619      	mov	r1, r3
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff ffb7 	bl	8004c20 <modbus_crc16>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004cb6:	887b      	ldrh	r3, [r7, #2]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	807a      	strh	r2, [r7, #2]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	89fa      	ldrh	r2, [r7, #14]
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004cc8:	89fb      	ldrh	r3, [r7, #14]
 8004cca:	0a1b      	lsrs	r3, r3, #8
 8004ccc:	b29a      	uxth	r2, r3
 8004cce:	887b      	ldrh	r3, [r7, #2]
 8004cd0:	1c59      	adds	r1, r3, #1
 8004cd2:	8079      	strh	r1, [r7, #2]
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	440b      	add	r3, r1
 8004cda:	b2d2      	uxtb	r2, r2
 8004cdc:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004cde:	887b      	ldrh	r3, [r7, #2]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 ff80 	bl	8005be8 <RS485_Transmit>
}
 8004ce8:	bf00      	nop
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	71fb      	strb	r3, [r7, #7]
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	71bb      	strb	r3, [r7, #6]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004d02:	79fb      	ldrb	r3, [r7, #7]
 8004d04:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004d06:	79bb      	ldrb	r3, [r7, #6]
 8004d08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004d10:	797b      	ldrb	r3, [r7, #5]
 8004d12:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004d14:	f107 0308 	add.w	r3, r7, #8
 8004d18:	2103      	movs	r1, #3
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7ff ff80 	bl	8004c20 <modbus_crc16>
 8004d20:	4603      	mov	r3, r0
 8004d22:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004d24:	89fb      	ldrh	r3, [r7, #14]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004d2a:	89fb      	ldrh	r3, [r7, #14]
 8004d2c:	0a1b      	lsrs	r3, r3, #8
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004d34:	f107 0308 	add.w	r3, r7, #8
 8004d38:	2105      	movs	r1, #5
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 ff54 	bl	8005be8 <RS485_Transmit>
}
 8004d40:	bf00      	nop
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
	return slave_address;
 8004d4c:	4b03      	ldr	r3, [pc, #12]	@ (8004d5c <modbusGetSlaveAddress+0x14>)
 8004d4e:	781b      	ldrb	r3, [r3, #0]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	200012f0 	.word	0x200012f0

08004d60 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b0f0      	sub	sp, #448	@ 0x1c0
 8004d64:	af02      	add	r7, sp, #8
 8004d66:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d6a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d6e:	6018      	str	r0, [r3, #0]
 8004d70:	460a      	mov	r2, r1
 8004d72:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d76:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004d7a:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004d7c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004d80:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	785b      	ldrb	r3, [r3, #1]
 8004d88:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
	uint8_t slave_address = modbusGetSlaveAddress();
 8004d8c:	f7ff ffdc 	bl	8004d48 <modbusGetSlaveAddress>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 31b2 	strb.w	r3, [r7, #434]	@ 0x1b2

	switch (function) {
 8004d96:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8004d9a:	3b65      	subs	r3, #101	@ 0x65
 8004d9c:	2b09      	cmp	r3, #9
 8004d9e:	f200 86ab 	bhi.w	8005af8 <modbus_vendor_handle_frame+0xd98>
 8004da2:	a201      	add	r2, pc, #4	@ (adr r2, 8004da8 <modbus_vendor_handle_frame+0x48>)
 8004da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da8:	08004dd1 	.word	0x08004dd1
 8004dac:	0800515b 	.word	0x0800515b
 8004db0:	080051c9 	.word	0x080051c9
 8004db4:	08005419 	.word	0x08005419
 8004db8:	080054d3 	.word	0x080054d3
 8004dbc:	08005599 	.word	0x08005599
 8004dc0:	0800571b 	.word	0x0800571b
 8004dc4:	08005853 	.word	0x08005853
 8004dc8:	08005955 	.word	0x08005955
 8004dcc:	08005a01 	.word	0x08005a01
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004dd0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004dd4:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	2b16      	cmp	r3, #22
 8004ddc:	d009      	beq.n	8004df2 <modbus_vendor_handle_frame+0x92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004dde:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004de2:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004de6:	2203      	movs	r2, #3
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff ff81 	bl	8004cf0 <modbus_send_exception>
				return;
 8004dee:	f000 be8c 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004df2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004df6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	789b      	ldrb	r3, [r3, #2]
 8004dfe:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004e02:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e06:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3303      	adds	r3, #3
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b21b      	sxth	r3, r3
 8004e12:	021b      	lsls	r3, r3, #8
 8004e14:	b21a      	sxth	r2, r3
 8004e16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e1a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	3304      	adds	r3, #4
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	b21b      	sxth	r3, r3
 8004e26:	4313      	orrs	r3, r2
 8004e28:	b21b      	sxth	r3, r3
 8004e2a:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t op1Raw = frame[5];
 8004e2e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e32:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	795b      	ldrb	r3, [r3, #5]
 8004e3a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8004e3e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e42:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	3306      	adds	r3, #6
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	b21b      	sxth	r3, r3
 8004e4e:	021b      	lsls	r3, r3, #8
 8004e50:	b21a      	sxth	r2, r3
 8004e52:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e56:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3307      	adds	r3, #7
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	b21b      	sxth	r3, r3
 8004e62:	4313      	orrs	r3, r2
 8004e64:	b21b      	sxth	r3, r3
 8004e66:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t input_type2Raw = frame[8];
 8004e6a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e6e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	7a1b      	ldrb	r3, [r3, #8]
 8004e76:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004e7a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e7e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	3309      	adds	r3, #9
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	b21b      	sxth	r3, r3
 8004e8a:	021b      	lsls	r3, r3, #8
 8004e8c:	b21a      	sxth	r2, r3
 8004e8e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004e92:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	330a      	adds	r3, #10
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	b21b      	sxth	r3, r3
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	b21b      	sxth	r3, r3
 8004ea2:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t op2Raw = frame[11];
 8004ea6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eaa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	7adb      	ldrb	r3, [r3, #11]
 8004eb2:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004eb6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004eba:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	330c      	adds	r3, #12
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	b21b      	sxth	r3, r3
 8004ec6:	021b      	lsls	r3, r3, #8
 8004ec8:	b21a      	sxth	r2, r3
 8004eca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ece:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	330d      	adds	r3, #13
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	b21b      	sxth	r3, r3
 8004eda:	4313      	orrs	r3, r2
 8004edc:	b21b      	sxth	r3, r3
 8004ede:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t joinRaw = frame[14];
 8004ee2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ee6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	7b9b      	ldrb	r3, [r3, #14]
 8004eee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint8_t output_typeRaw = frame[15];
 8004ef2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004ef6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	7bdb      	ldrb	r3, [r3, #15]
 8004efe:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004f02:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f06:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3310      	adds	r3, #16
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	b21b      	sxth	r3, r3
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	b21a      	sxth	r2, r3
 8004f16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f1a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	3311      	adds	r3, #17
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	b21b      	sxth	r3, r3
 8004f26:	4313      	orrs	r3, r2
 8004f28:	b21b      	sxth	r3, r3
 8004f2a:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004f2e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f32:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3312      	adds	r3, #18
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	b21b      	sxth	r3, r3
 8004f3e:	021b      	lsls	r3, r3, #8
 8004f40:	b21a      	sxth	r2, r3
 8004f42:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8004f46:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	3313      	adds	r3, #19
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	b21b      	sxth	r3, r3
 8004f52:	4313      	orrs	r3, r2
 8004f54:	b21b      	sxth	r3, r3
 8004f56:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004f5a:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00b      	beq.n	8004f7a <modbus_vendor_handle_frame+0x21a>
 8004f62:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8004f66:	2b06      	cmp	r3, #6
 8004f68:	d807      	bhi.n	8004f7a <modbus_vendor_handle_frame+0x21a>
 8004f6a:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <modbus_vendor_handle_frame+0x21a>
 8004f72:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 8004f76:	2b06      	cmp	r3, #6
 8004f78:	d909      	bls.n	8004f8e <modbus_vendor_handle_frame+0x22e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f7a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004f7e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004f82:	2203      	movs	r2, #3
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff feb3 	bl	8004cf0 <modbus_send_exception>
				return;
 8004f8a:	f000 bdbe 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004f8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d011      	beq.n	8004fba <modbus_vendor_handle_frame+0x25a>
 8004f96:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <modbus_vendor_handle_frame+0x246>
 8004f9e:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004fa2:	2b06      	cmp	r3, #6
 8004fa4:	d909      	bls.n	8004fba <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fa6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004faa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fae:	2203      	movs	r2, #3
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff fe9d 	bl	8004cf0 <modbus_send_exception>
				return;
 8004fb6:	f000 bda8 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004fba:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <modbus_vendor_handle_frame+0x26a>
 8004fc2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004fc6:	2b06      	cmp	r3, #6
 8004fc8:	d909      	bls.n	8004fde <modbus_vendor_handle_frame+0x27e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fca:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004fce:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004fd2:	2203      	movs	r2, #3
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff fe8b 	bl	8004cf0 <modbus_send_exception>
				return;
 8004fda:	f000 bd96 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004fde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d011      	beq.n	800500a <modbus_vendor_handle_frame+0x2aa>
 8004fe6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <modbus_vendor_handle_frame+0x296>
 8004fee:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004ff2:	2b06      	cmp	r3, #6
 8004ff4:	d909      	bls.n	800500a <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ff6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8004ffa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8004ffe:	2203      	movs	r2, #3
 8005000:	4618      	mov	r0, r3
 8005002:	f7ff fe75 	bl	8004cf0 <modbus_send_exception>
				return;
 8005006:	f000 bd80 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 800500a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <modbus_vendor_handle_frame+0x2ba>
 8005012:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005016:	2b03      	cmp	r3, #3
 8005018:	d909      	bls.n	800502e <modbus_vendor_handle_frame+0x2ce>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800501a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800501e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005022:	2203      	movs	r2, #3
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff fe63 	bl	8004cf0 <modbus_send_exception>
				return;
 800502a:	f000 bd6e 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800502e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8005032:	3b01      	subs	r3, #1
 8005034:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			RegisterType output_type = output_typeRaw - 1;
 8005038:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
 800503c:	3b01      	subs	r3, #1
 800503e:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
			ComparisonOp op1 = op1Raw - 1;
 8005042:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8005046:	3b01      	subs	r3, #1
 8005048:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			LogicJoin join = joinRaw - 1;
 800504c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005050:	3b01      	subs	r3, #1
 8005052:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

			RegisterType input_type2 = 0;
 8005056:	2300      	movs	r3, #0
 8005058:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
			ComparisonOp op2 = 0;
 800505c:	2300      	movs	r3, #0
 800505e:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			if (joinRaw != 1) {
 8005062:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005066:	2b01      	cmp	r3, #1
 8005068:	d009      	beq.n	800507e <modbus_vendor_handle_frame+0x31e>
				input_type2 = input_type2Raw - 1;
 800506a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800506e:	3b01      	subs	r3, #1
 8005070:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
				op2 = op2Raw - 1;
 8005074:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8005078:	3b01      	subs	r3, #1
 800507a:	f887 31b6 	strb.w	r3, [r7, #438]	@ 0x1b6
			}


			LogicRule newRule = {
 800507e:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8005082:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8005086:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800508a:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 800508e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005092:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8005096:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800509a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 800509e:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 80050a2:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 80050a6:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 80050aa:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80050ae:	f897 31b6 	ldrb.w	r3, [r7, #438]	@ 0x1b6
 80050b2:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80050b6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80050ba:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80050be:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 80050c2:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 80050c6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 80050ca:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 80050ce:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 80050d2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80050d6:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80050da:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 80050de:	2301      	movs	r3, #1
 80050e0:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5

			bool status = automation_add_rule(newRule);
 80050e4:	466b      	mov	r3, sp
 80050e6:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80050ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80050ee:	6018      	str	r0, [r3, #0]
 80050f0:	3304      	adds	r3, #4
 80050f2:	8019      	strh	r1, [r3, #0]
 80050f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80050f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80050fa:	f7fc f887 	bl	800120c <automation_add_rule>
 80050fe:	4603      	mov	r3, r0
 8005100:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			if (status == false) {
 8005104:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8005108:	f083 0301 	eor.w	r3, r3, #1
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <modbus_vendor_handle_frame+0x3b8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8005112:	2300      	movs	r3, #0
 8005114:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005118:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800511c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005120:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005124:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005126:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800512a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800512e:	2265      	movs	r2, #101	@ 0x65
 8005130:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005132:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005136:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800513a:	f897 21b5 	ldrb.w	r2, [r7, #437]	@ 0x1b5
 800513e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005140:	2303      	movs	r3, #3
 8005142:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e

			modbus_send_response(responseData, responseLen);
 8005146:	f8b7 214e 	ldrh.w	r2, [r7, #334]	@ 0x14e
 800514a:	f107 030c 	add.w	r3, r7, #12
 800514e:	4611      	mov	r1, r2
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff fda3 	bl	8004c9c <modbus_send_response>
 8005156:	f000 bcd8 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800515a:	f7fc f897 	bl	800128c <automation_get_rule_count>
 800515e:	4603      	mov	r3, r0
 8005160:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			responseData[0] = slave_address; // the address of us
 8005164:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005168:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800516c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005170:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005172:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005176:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800517a:	2265      	movs	r2, #101	@ 0x65
 800517c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 800517e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005182:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005186:	2202      	movs	r2, #2
 8005188:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800518a:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800518e:	0a1b      	lsrs	r3, r3, #8
 8005190:	b29b      	uxth	r3, r3
 8005192:	b2da      	uxtb	r2, r3
 8005194:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005198:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800519c:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800519e:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051a8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80051ac:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80051ae:	2305      	movs	r3, #5
 80051b0:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 80051b4:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 80051b8:	f107 030c 	add.w	r3, r7, #12
 80051bc:	4611      	mov	r1, r2
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff fd6c 	bl	8004c9c <modbus_send_response>
			break;
 80051c4:	f000 bca1 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80051c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051cc:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	2b06      	cmp	r3, #6
 80051d4:	d009      	beq.n	80051ea <modbus_vendor_handle_frame+0x48a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80051d6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80051da:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80051de:	2203      	movs	r2, #3
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7ff fd85 	bl	8004cf0 <modbus_send_exception>
				return;
 80051e6:	f000 bc90 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80051ea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80051ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3302      	adds	r3, #2
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	b21b      	sxth	r3, r3
 80051fa:	021b      	lsls	r3, r3, #8
 80051fc:	b21a      	sxth	r2, r3
 80051fe:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005202:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	3303      	adds	r3, #3
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	b21b      	sxth	r3, r3
 800520e:	4313      	orrs	r3, r2
 8005210:	b21b      	sxth	r3, r3
 8005212:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8005216:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800521a:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 800521e:	4611      	mov	r1, r2
 8005220:	4618      	mov	r0, r3
 8005222:	f7fc f83f 	bl	80012a4 <automation_get_rule>
 8005226:	4603      	mov	r3, r0
 8005228:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			if (status == false) {
 800522c:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8005230:	f083 0301 	eor.w	r3, r3, #1
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d009      	beq.n	800524e <modbus_vendor_handle_frame+0x4ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800523a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800523e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005242:	2204      	movs	r2, #4
 8005244:	4618      	mov	r0, r3
 8005246:	f7ff fd53 	bl	8004cf0 <modbus_send_exception>
				return;
 800524a:	f000 bc5e 	b.w	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 800524e:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005252:	3301      	adds	r3, #1
 8005254:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005258:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800525c:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005260:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005264:	3301      	adds	r3, #1
 8005266:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800526a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800526e:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005272:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005276:	3301      	adds	r3, #1
 8005278:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 800527c:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005280:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005284:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005288:	3301      	adds	r3, #1
 800528a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800528e:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005292:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005296:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 800529a:	3301      	adds	r3, #1
 800529c:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 80052a0:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 80052a4:	3301      	adds	r3, #1
 80052a6:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80052aa:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80052ae:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint16_t output_value = (uint16_t)rule.output_value;
 80052b2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80052b6:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80052ba:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052c2:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80052c6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80052c8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052cc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052d0:	2267      	movs	r2, #103	@ 0x67
 80052d2:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 80052d4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052d8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052dc:	f897 2186 	ldrb.w	r2, [r7, #390]	@ 0x186
 80052e0:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80052e2:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80052e6:	0a1b      	lsrs	r3, r3, #8
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80052f0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80052f4:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80052f6:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005300:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005304:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8005306:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800530a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800530e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005312:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8005314:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8005318:	0a1b      	lsrs	r3, r3, #8
 800531a:	b29b      	uxth	r3, r3
 800531c:	b2da      	uxtb	r2, r3
 800531e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005322:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005326:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8005328:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 800532c:	b2da      	uxtb	r2, r3
 800532e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005332:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005336:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8005338:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800533c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005340:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8005344:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8005346:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800534a:	0a1b      	lsrs	r3, r3, #8
 800534c:	b29b      	uxth	r3, r3
 800534e:	b2da      	uxtb	r2, r3
 8005350:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005354:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005358:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800535a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800535e:	b2da      	uxtb	r2, r3
 8005360:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005364:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005368:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800536a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800536e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005372:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005376:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005378:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800537c:	0a1b      	lsrs	r3, r3, #8
 800537e:	b29b      	uxth	r3, r3
 8005380:	b2da      	uxtb	r2, r3
 8005382:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005386:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800538a:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 800538c:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8005390:	b2da      	uxtb	r2, r3
 8005392:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005396:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800539a:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 800539c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053a0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053a4:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 80053a8:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80053aa:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053b2:	f897 2176 	ldrb.w	r2, [r7, #374]	@ 0x176
 80053b6:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80053b8:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80053bc:	0a1b      	lsrs	r3, r3, #8
 80053be:	b29b      	uxth	r3, r3
 80053c0:	b2da      	uxtb	r2, r3
 80053c2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053c6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053ca:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 80053cc:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053d6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053da:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 80053dc:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80053e0:	0a1b      	lsrs	r3, r3, #8
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053ea:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053ee:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80053f0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80053fa:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053fe:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8005400:	2314      	movs	r3, #20
 8005402:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8005406:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800540a:	f107 030c 	add.w	r3, r7, #12
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f7ff fc43 	bl	8004c9c <modbus_send_response>
 8005416:	e378      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005418:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800541c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005420:	881b      	ldrh	r3, [r3, #0]
 8005422:	2b06      	cmp	r3, #6
 8005424:	d008      	beq.n	8005438 <modbus_vendor_handle_frame+0x6d8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005426:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800542a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800542e:	2203      	movs	r2, #3
 8005430:	4618      	mov	r0, r3
 8005432:	f7ff fc5d 	bl	8004cf0 <modbus_send_exception>
				return;
 8005436:	e368      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005438:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800543c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	3302      	adds	r3, #2
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	b21b      	sxth	r3, r3
 8005448:	021b      	lsls	r3, r3, #8
 800544a:	b21a      	sxth	r2, r3
 800544c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005450:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3303      	adds	r3, #3
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	b21b      	sxth	r3, r3
 800545c:	4313      	orrs	r3, r2
 800545e:	b21b      	sxth	r3, r3
 8005460:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			bool status = automation_delete_rule(ruleIndex);
 8005464:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8005468:	4618      	mov	r0, r3
 800546a:	f7fb ff47 	bl	80012fc <automation_delete_rule>
 800546e:	4603      	mov	r3, r0
 8005470:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			if (status == false) {
 8005474:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8005478:	f083 0301 	eor.w	r3, r3, #1
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d008      	beq.n	8005494 <modbus_vendor_handle_frame+0x734>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005482:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005486:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800548a:	2204      	movs	r2, #4
 800548c:	4618      	mov	r0, r3
 800548e:	f7ff fc2f 	bl	8004cf0 <modbus_send_exception>
				return;
 8005492:	e33a      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005494:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005498:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800549c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80054a0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80054a2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054a6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054aa:	2268      	movs	r2, #104	@ 0x68
 80054ac:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80054ae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054b6:	2201      	movs	r2, #1
 80054b8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80054ba:	2303      	movs	r3, #3
 80054bc:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			modbus_send_response(responseData, responseLen);
 80054c0:	f8b7 218a 	ldrh.w	r2, [r7, #394]	@ 0x18a
 80054c4:	f107 030c 	add.w	r3, r7, #12
 80054c8:	4611      	mov	r1, r2
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff fbe6 	bl	8004c9c <modbus_send_response>
 80054d0:	e31b      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80054d2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054d6:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	2b06      	cmp	r3, #6
 80054de:	d008      	beq.n	80054f2 <modbus_vendor_handle_frame+0x792>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80054e0:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80054e4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80054e8:	2203      	movs	r2, #3
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fc00 	bl	8004cf0 <modbus_send_exception>
				return;
 80054f0:	e30b      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80054f2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80054f6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3302      	adds	r3, #2
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d008      	beq.n	8005516 <modbus_vendor_handle_frame+0x7b6>
 8005504:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005508:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3302      	adds	r3, #2
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d908      	bls.n	8005528 <modbus_vendor_handle_frame+0x7c8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005516:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800551a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800551e:	2203      	movs	r2, #3
 8005520:	4618      	mov	r0, r3
 8005522:	f7ff fbe5 	bl	8004cf0 <modbus_send_exception>
				return;
 8005526:	e2f0      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005528:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800552c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3302      	adds	r3, #2
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	3b01      	subs	r3, #1
 8005538:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193

			bool status = io_virtual_add(registerType);
 800553c:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 8005540:	4618      	mov	r0, r3
 8005542:	f7fd fae7 	bl	8002b14 <io_virtual_add>
 8005546:	4603      	mov	r3, r0
 8005548:	f887 3192 	strb.w	r3, [r7, #402]	@ 0x192
			if (status == false) {
 800554c:	f897 3192 	ldrb.w	r3, [r7, #402]	@ 0x192
 8005550:	f083 0301 	eor.w	r3, r3, #1
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b00      	cmp	r3, #0
 8005558:	d008      	beq.n	800556c <modbus_vendor_handle_frame+0x80c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800555a:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800555e:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005562:	2204      	movs	r2, #4
 8005564:	4618      	mov	r0, r3
 8005566:	f7ff fbc3 	bl	8004cf0 <modbus_send_exception>
				return;
 800556a:	e2ce      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800556c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005570:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005574:	2369      	movs	r3, #105	@ 0x69
 8005576:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 800557a:	2301      	movs	r3, #1
 800557c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8005580:	2303      	movs	r3, #3
 8005582:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 8005586:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 800558a:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800558e:	4611      	mov	r1, r2
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff fb83 	bl	8004c9c <modbus_send_response>
 8005596:	e2b8      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005598:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800559c:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 80055a0:	881b      	ldrh	r3, [r3, #0]
 80055a2:	2b07      	cmp	r3, #7
 80055a4:	d008      	beq.n	80055b8 <modbus_vendor_handle_frame+0x858>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80055a6:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80055aa:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80055ae:	2203      	movs	r2, #3
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fb9d 	bl	8004cf0 <modbus_send_exception>
				return;
 80055b6:	e2a8      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80055b8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055bc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3302      	adds	r3, #2
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d008      	beq.n	80055dc <modbus_vendor_handle_frame+0x87c>
 80055ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055ce:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3302      	adds	r3, #2
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d908      	bls.n	80055ee <modbus_vendor_handle_frame+0x88e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80055dc:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80055e0:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80055e4:	2203      	movs	r2, #3
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff fb82 	bl	8004cf0 <modbus_send_exception>
				return;
 80055ec:	e28d      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80055ee:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80055f2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3302      	adds	r3, #2
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	3b01      	subs	r3, #1
 80055fe:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8005602:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005606:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3303      	adds	r3, #3
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	b21b      	sxth	r3, r3
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	b21a      	sxth	r2, r3
 8005616:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800561a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3304      	adds	r3, #4
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	b21b      	sxth	r3, r3
 8005626:	4313      	orrs	r3, r2
 8005628:	b21b      	sxth	r3, r3
 800562a:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 800562e:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 8005632:	f8b7 1198 	ldrh.w	r1, [r7, #408]	@ 0x198
 8005636:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800563a:	4618      	mov	r0, r3
 800563c:	f7fd fade 	bl	8002bfc <io_virtual_read>
 8005640:	4603      	mov	r3, r0
 8005642:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			if (status == false) {
 8005646:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800564a:	f083 0301 	eor.w	r3, r3, #1
 800564e:	b2db      	uxtb	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d008      	beq.n	8005666 <modbus_vendor_handle_frame+0x906>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005654:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005658:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800565c:	2204      	movs	r2, #4
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff fb46 	bl	8004cf0 <modbus_send_exception>
				return;
 8005664:	e251      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8005666:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <modbus_vendor_handle_frame+0x914>
 800566e:	2b01      	cmp	r3, #1
 8005670:	d004      	beq.n	800567c <modbus_vendor_handle_frame+0x91c>
 8005672:	e007      	b.n	8005684 <modbus_vendor_handle_frame+0x924>
				case VIR_COIL:
					byteCount = 1;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 800567a:	e003      	b.n	8005684 <modbus_vendor_handle_frame+0x924>
				case VIR_HOLDING:
					byteCount = 2;
 800567c:	2302      	movs	r3, #2
 800567e:	f887 31b4 	strb.w	r3, [r7, #436]	@ 0x1b4
					break;
 8005682:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005684:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005688:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800568c:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005690:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8005692:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005696:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800569a:	226a      	movs	r2, #106	@ 0x6a
 800569c:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800569e:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056a6:	f897 21b4 	ldrb.w	r2, [r7, #436]	@ 0x1b4
 80056aa:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80056ac:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <modbus_vendor_handle_frame+0x95a>
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d00e      	beq.n	80056d6 <modbus_vendor_handle_frame+0x976>
 80056b8:	e020      	b.n	80056fc <modbus_vendor_handle_frame+0x99c>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 80056ba:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80056be:	2b00      	cmp	r3, #0
 80056c0:	bf14      	ite	ne
 80056c2:	2301      	movne	r3, #1
 80056c4:	2300      	moveq	r3, #0
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	461a      	mov	r2, r3
 80056ca:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056d2:	70da      	strb	r2, [r3, #3]
					break;
 80056d4:	e012      	b.n	80056fc <modbus_vendor_handle_frame+0x99c>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 80056d6:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80056da:	0a1b      	lsrs	r3, r3, #8
 80056dc:	b29b      	uxth	r3, r3
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056e4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056e8:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80056ea:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80056ee:	b2da      	uxtb	r2, r3
 80056f0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80056f4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80056f8:	711a      	strb	r2, [r3, #4]
					break;
 80056fa:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80056fc:	f897 31b4 	ldrb.w	r3, [r7, #436]	@ 0x1b4
 8005700:	b29b      	uxth	r3, r3
 8005702:	3303      	adds	r3, #3
 8005704:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8005708:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 800570c:	f107 030c 	add.w	r3, r7, #12
 8005710:	4611      	mov	r1, r2
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff fac2 	bl	8004c9c <modbus_send_response>
 8005718:	e1f7      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 800571a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800571e:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005722:	881b      	ldrh	r3, [r3, #0]
 8005724:	2b09      	cmp	r3, #9
 8005726:	d008      	beq.n	800573a <modbus_vendor_handle_frame+0x9da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005728:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800572c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005730:	2203      	movs	r2, #3
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fadc 	bl	8004cf0 <modbus_send_exception>
				return;
 8005738:	e1e7      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800573a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800573e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3302      	adds	r3, #2
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <modbus_vendor_handle_frame+0x9fe>
 800574c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005750:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3302      	adds	r3, #2
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d908      	bls.n	8005770 <modbus_vendor_handle_frame+0xa10>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800575e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005762:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005766:	2203      	movs	r2, #3
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff fac1 	bl	8004cf0 <modbus_send_exception>
				return;
 800576e:	e1cc      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005770:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005774:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	3302      	adds	r3, #2
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	3b01      	subs	r3, #1
 8005780:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005784:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005788:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3303      	adds	r3, #3
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	b21b      	sxth	r3, r3
 8005794:	021b      	lsls	r3, r3, #8
 8005796:	b21a      	sxth	r2, r3
 8005798:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800579c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3304      	adds	r3, #4
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	b21b      	sxth	r3, r3
 80057a8:	4313      	orrs	r3, r2
 80057aa:	b21b      	sxth	r3, r3
 80057ac:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2
			uint16_t value = (frame[5] << 8) | frame[6];
 80057b0:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057b4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3305      	adds	r3, #5
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	b21b      	sxth	r3, r3
 80057c0:	021b      	lsls	r3, r3, #8
 80057c2:	b21a      	sxth	r2, r3
 80057c4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80057c8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3306      	adds	r3, #6
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	b21b      	sxth	r3, r3
 80057d4:	4313      	orrs	r3, r2
 80057d6:	b21b      	sxth	r3, r3
 80057d8:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0


			bool status = io_virtual_write(registerType, address, value);
 80057dc:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 80057e0:	f8b7 11a2 	ldrh.w	r1, [r7, #418]	@ 0x1a2
 80057e4:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7fd fa47 	bl	8002c7c <io_virtual_write>
 80057ee:	4603      	mov	r3, r0
 80057f0:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
			if (status == false) {
 80057f4:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80057f8:	f083 0301 	eor.w	r3, r3, #1
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <modbus_vendor_handle_frame+0xab4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005802:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005806:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800580a:	2204      	movs	r2, #4
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff fa6f 	bl	8004cf0 <modbus_send_exception>
				return;
 8005812:	e17a      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8005814:	2303      	movs	r3, #3
 8005816:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800581a:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800581e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005822:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005826:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8005828:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800582c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005830:	226b      	movs	r2, #107	@ 0x6b
 8005832:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8005834:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005838:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800583c:	2201      	movs	r2, #1
 800583e:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005840:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 8005844:	f107 030c 	add.w	r3, r7, #12
 8005848:	4611      	mov	r1, r2
 800584a:	4618      	mov	r0, r3
 800584c:	f7ff fa26 	bl	8004c9c <modbus_send_response>
 8005850:	e15b      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005852:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005856:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800585a:	881b      	ldrh	r3, [r3, #0]
 800585c:	2b06      	cmp	r3, #6
 800585e:	d008      	beq.n	8005872 <modbus_vendor_handle_frame+0xb12>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005860:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005864:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005868:	2203      	movs	r2, #3
 800586a:	4618      	mov	r0, r3
 800586c:	f7ff fa40 	bl	8004cf0 <modbus_send_exception>
				return;
 8005870:	e14b      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005872:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005876:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3302      	adds	r3, #2
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d008      	beq.n	8005896 <modbus_vendor_handle_frame+0xb36>
 8005884:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005888:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3302      	adds	r3, #2
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d908      	bls.n	80058a8 <modbus_vendor_handle_frame+0xb48>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005896:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800589a:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800589e:	2203      	movs	r2, #3
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7ff fa25 	bl	8004cf0 <modbus_send_exception>
				return;
 80058a6:	e130      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80058a8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058ac:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3302      	adds	r3, #2
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 80058bc:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80058c0:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80058c4:	4611      	mov	r1, r2
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fd f970 	bl	8002bac <io_virtual_get_count>
 80058cc:	4603      	mov	r3, r0
 80058ce:	f887 31a8 	strb.w	r3, [r7, #424]	@ 0x1a8
			if (status == false) {
 80058d2:	f897 31a8 	ldrb.w	r3, [r7, #424]	@ 0x1a8
 80058d6:	f083 0301 	eor.w	r3, r3, #1
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <modbus_vendor_handle_frame+0xb92>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80058e0:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80058e4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80058e8:	2204      	movs	r2, #4
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff fa00 	bl	8004cf0 <modbus_send_exception>
				return;
 80058f0:	e10b      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80058f2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 80058f6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80058fa:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 80058fe:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8005900:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005904:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005908:	226c      	movs	r2, #108	@ 0x6c
 800590a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 800590c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005910:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005914:	2202      	movs	r2, #2
 8005916:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8005918:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800591c:	0a1b      	lsrs	r3, r3, #8
 800591e:	b29b      	uxth	r3, r3
 8005920:	b2da      	uxtb	r2, r3
 8005922:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005926:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800592a:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 800592c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005930:	b2da      	uxtb	r2, r3
 8005932:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005936:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800593a:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800593c:	2305      	movs	r3, #5
 800593e:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 8005942:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 8005946:	f107 030c 	add.w	r3, r7, #12
 800594a:	4611      	mov	r1, r2
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff f9a5 	bl	8004c9c <modbus_send_response>
 8005952:	e0da      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8005954:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005958:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	2b06      	cmp	r3, #6
 8005960:	d008      	beq.n	8005974 <modbus_vendor_handle_frame+0xc14>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005962:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005966:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 800596a:	2203      	movs	r2, #3
 800596c:	4618      	mov	r0, r3
 800596e:	f7ff f9bf 	bl	8004cf0 <modbus_send_exception>
				return;
 8005972:	e0ca      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8005974:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005978:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3302      	adds	r3, #2
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d108      	bne.n	8005998 <modbus_vendor_handle_frame+0xc38>
 8005986:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 800598a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	3303      	adds	r3, #3
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d008      	beq.n	80059aa <modbus_vendor_handle_frame+0xc4a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005998:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 800599c:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059a0:	2203      	movs	r2, #3
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7ff f9a4 	bl	8004cf0 <modbus_send_exception>
				return;
 80059a8:	e0af      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}


			bool status = io_virtual_clear();
 80059aa:	f7fd fb35 	bl	8003018 <io_virtual_clear>
 80059ae:	4603      	mov	r3, r0
 80059b0:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			if (status == false) {
 80059b4:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 80059b8:	f083 0301 	eor.w	r3, r3, #1
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d008      	beq.n	80059d4 <modbus_vendor_handle_frame+0xc74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80059c2:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 80059c6:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059ca:	2204      	movs	r2, #4
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff f98f 	bl	8004cf0 <modbus_send_exception>
				return;
 80059d2:	e09a      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80059d4:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 80059d8:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 80059dc:	236d      	movs	r3, #109	@ 0x6d
 80059de:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 80059e2:	2301      	movs	r3, #1
 80059e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 80059e8:	2303      	movs	r3, #3
 80059ea:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 80059ee:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 80059f2:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80059f6:	4611      	mov	r1, r2
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff f94f 	bl	8004c9c <modbus_send_response>
 80059fe:	e084      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8005a00:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a04:	f5a3 73db 	sub.w	r3, r3, #438	@ 0x1b6
 8005a08:	881b      	ldrh	r3, [r3, #0]
 8005a0a:	2b0b      	cmp	r3, #11
 8005a0c:	d008      	beq.n	8005a20 <modbus_vendor_handle_frame+0xcc0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a0e:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005a12:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005a16:	2203      	movs	r2, #3
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff f969 	bl	8004cf0 <modbus_send_exception>
				return;
 8005a1e:	e074      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005a20:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a24:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	789b      	ldrb	r3, [r3, #2]
 8005a2c:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005a30:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a34:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	78db      	ldrb	r3, [r3, #3]
 8005a3c:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005a40:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a44:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	791b      	ldrb	r3, [r3, #4]
 8005a4c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005a50:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a54:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	795b      	ldrb	r3, [r3, #5]
 8005a5c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005a60:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a64:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	799b      	ldrb	r3, [r3, #6]
 8005a6c:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005a70:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a74:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	79db      	ldrb	r3, [r3, #7]
 8005a7c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005a80:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005a84:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	7a1b      	ldrb	r3, [r3, #8]
 8005a8c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8005a90:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 fb05 	bl	80060a4 <DS3231_SetTime>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status != HAL_OK) {
 8005aa0:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d008      	beq.n	8005aba <modbus_vendor_handle_frame+0xd5a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005aa8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005aac:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005ab0:	2204      	movs	r2, #4
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7ff f91c 	bl	8004cf0 <modbus_send_exception>
				return;
 8005ab8:	e027      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005aba:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005abe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005ac2:	f897 21b2 	ldrb.w	r2, [r7, #434]	@ 0x1b2
 8005ac6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8005ac8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005acc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005ad0:	226e      	movs	r2, #110	@ 0x6e
 8005ad2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8005ad4:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8005ad8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005adc:	2201      	movs	r2, #1
 8005ade:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8005ae6:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8005aea:	f107 030c 	add.w	r3, r7, #12
 8005aee:	4611      	mov	r1, r2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff f8d3 	bl	8004c9c <modbus_send_response>
 8005af6:	e008      	b.n	8005b0a <modbus_vendor_handle_frame+0xdaa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8005af8:	f897 11b3 	ldrb.w	r1, [r7, #435]	@ 0x1b3
 8005afc:	f897 31b2 	ldrb.w	r3, [r7, #434]	@ 0x1b2
 8005b00:	2201      	movs	r2, #1
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff f8f4 	bl	8004cf0 <modbus_send_exception>
			break;
 8005b08:	bf00      	nop
		}
	}
}
 8005b0a:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
 8005b12:	bf00      	nop

08005b14 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005b14:	b580      	push	{r7, lr}
 8005b16:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8005b18:	4b07      	ldr	r3, [pc, #28]	@ (8005b38 <RS485_SetTransmitMode+0x24>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a07      	ldr	r2, [pc, #28]	@ (8005b3c <RS485_SetTransmitMode+0x28>)
 8005b1e:	8811      	ldrh	r1, [r2, #0]
 8005b20:	2201      	movs	r2, #1
 8005b22:	4618      	mov	r0, r3
 8005b24:	f003 fa4a 	bl	8008fbc <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8005b28:	2201      	movs	r2, #1
 8005b2a:	2140      	movs	r1, #64	@ 0x40
 8005b2c:	4804      	ldr	r0, [pc, #16]	@ (8005b40 <RS485_SetTransmitMode+0x2c>)
 8005b2e:	f003 fa45 	bl	8008fbc <HAL_GPIO_WritePin>
#endif
}
 8005b32:	bf00      	nop
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	200012f4 	.word	0x200012f4
 8005b3c:	200012f8 	.word	0x200012f8
 8005b40:	48000800 	.word	0x48000800

08005b44 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8005b48:	4b07      	ldr	r3, [pc, #28]	@ (8005b68 <RS485_SetReceiveMode+0x24>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a07      	ldr	r2, [pc, #28]	@ (8005b6c <RS485_SetReceiveMode+0x28>)
 8005b4e:	8811      	ldrh	r1, [r2, #0]
 8005b50:	2200      	movs	r2, #0
 8005b52:	4618      	mov	r0, r3
 8005b54:	f003 fa32 	bl	8008fbc <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8005b58:	2200      	movs	r2, #0
 8005b5a:	2140      	movs	r1, #64	@ 0x40
 8005b5c:	4804      	ldr	r0, [pc, #16]	@ (8005b70 <RS485_SetReceiveMode+0x2c>)
 8005b5e:	f003 fa2d 	bl	8008fbc <HAL_GPIO_WritePin>
#endif
}
 8005b62:	bf00      	nop
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	200012f4 	.word	0x200012f4
 8005b6c:	200012f8 	.word	0x200012f8
 8005b70:	48000800 	.word	0x48000800

08005b74 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005b80:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005b84:	2100      	movs	r1, #0
 8005b86:	4810      	ldr	r0, [pc, #64]	@ (8005bc8 <RS485_Setup+0x54>)
 8005b88:	f00d fa8d 	bl	80130a6 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8005b8c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005b90:	2100      	movs	r1, #0
 8005b92:	480e      	ldr	r0, [pc, #56]	@ (8005bcc <RS485_Setup+0x58>)
 8005b94:	f00d fa87 	bl	80130a6 <memset>
	rs485_tx_frame_head = 0;
 8005b98:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd0 <RS485_Setup+0x5c>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd4 <RS485_Setup+0x60>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8005ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8005bd8 <RS485_Setup+0x64>)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8005baa:	4a0c      	ldr	r2, [pc, #48]	@ (8005bdc <RS485_Setup+0x68>)
 8005bac:	887b      	ldrh	r3, [r7, #2]
 8005bae:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8005bb0:	f7ff ffc8 	bl	8005b44 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005bb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bb8:	4909      	ldr	r1, [pc, #36]	@ (8005be0 <RS485_Setup+0x6c>)
 8005bba:	480a      	ldr	r0, [pc, #40]	@ (8005be4 <RS485_Setup+0x70>)
 8005bbc:	f008 fb51 	bl	800e262 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	200013fc 	.word	0x200013fc
 8005bcc:	20001c0c 	.word	0x20001c0c
 8005bd0:	2000241e 	.word	0x2000241e
 8005bd4:	2000241f 	.word	0x2000241f
 8005bd8:	200012f4 	.word	0x200012f4
 8005bdc:	200012f8 	.word	0x200012f8
 8005be0:	200012fc 	.word	0x200012fc
 8005be4:	20001198 	.word	0x20001198

08005be8 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005bf4:	887b      	ldrh	r3, [r7, #2]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d03a      	beq.n	8005c70 <RS485_Transmit+0x88>
 8005bfa:	887b      	ldrh	r3, [r7, #2]
 8005bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c00:	d836      	bhi.n	8005c70 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005c02:	4b1d      	ldr	r3, [pc, #116]	@ (8005c78 <RS485_Transmit+0x90>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	3301      	adds	r3, #1
 8005c0a:	425a      	negs	r2, r3
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	f002 0207 	and.w	r2, r2, #7
 8005c14:	bf58      	it	pl
 8005c16:	4253      	negpl	r3, r2
 8005c18:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005c1a:	4b18      	ldr	r3, [pc, #96]	@ (8005c7c <RS485_Transmit+0x94>)
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	7bfa      	ldrb	r2, [r7, #15]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d020      	beq.n	8005c68 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005c26:	4b14      	ldr	r3, [pc, #80]	@ (8005c78 <RS485_Transmit+0x90>)
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	4613      	mov	r3, r2
 8005c30:	01db      	lsls	r3, r3, #7
 8005c32:	4413      	add	r3, r2
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	4a12      	ldr	r2, [pc, #72]	@ (8005c80 <RS485_Transmit+0x98>)
 8005c38:	4413      	add	r3, r2
 8005c3a:	887a      	ldrh	r2, [r7, #2]
 8005c3c:	6879      	ldr	r1, [r7, #4]
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f00d fab1 	bl	80131a6 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005c44:	4b0c      	ldr	r3, [pc, #48]	@ (8005c78 <RS485_Transmit+0x90>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4a0c      	ldr	r2, [pc, #48]	@ (8005c80 <RS485_Transmit+0x98>)
 8005c4e:	460b      	mov	r3, r1
 8005c50:	01db      	lsls	r3, r3, #7
 8005c52:	440b      	add	r3, r1
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005c5c:	887a      	ldrh	r2, [r7, #2]
 8005c5e:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005c60:	4a05      	ldr	r2, [pc, #20]	@ (8005c78 <RS485_Transmit+0x90>)
 8005c62:	7bfb      	ldrb	r3, [r7, #15]
 8005c64:	7013      	strb	r3, [r2, #0]
 8005c66:	e004      	b.n	8005c72 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005c68:	4806      	ldr	r0, [pc, #24]	@ (8005c84 <RS485_Transmit+0x9c>)
 8005c6a:	f7fe f9ed 	bl	8004048 <usb_serial_println>
 8005c6e:	e000      	b.n	8005c72 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005c70:	bf00      	nop
    }
}
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	2000241e 	.word	0x2000241e
 8005c7c:	2000241f 	.word	0x2000241f
 8005c80:	20001c0c 	.word	0x20001c0c
 8005c84:	080153b4 	.word	0x080153b4

08005c88 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a26      	ldr	r2, [pc, #152]	@ (8005d34 <HAL_UARTEx_RxEventCallback+0xac>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d145      	bne.n	8005d2a <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005c9e:	4b26      	ldr	r3, [pc, #152]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	425a      	negs	r2, r3
 8005ca8:	f003 0307 	and.w	r3, r3, #7
 8005cac:	f002 0207 	and.w	r2, r2, #7
 8005cb0:	bf58      	it	pl
 8005cb2:	4253      	negpl	r3, r2
 8005cb4:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005cb6:	4b21      	ldr	r3, [pc, #132]	@ (8005d3c <HAL_UARTEx_RxEventCallback+0xb4>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	7bfa      	ldrb	r2, [r7, #15]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d024      	beq.n	8005d0c <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005cc2:	887b      	ldrh	r3, [r7, #2]
 8005cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cc8:	d823      	bhi.n	8005d12 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005cca:	4b1b      	ldr	r3, [pc, #108]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	01db      	lsls	r3, r3, #7
 8005cd6:	4413      	add	r3, r2
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	4a19      	ldr	r2, [pc, #100]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005cdc:	4413      	add	r3, r2
 8005cde:	887a      	ldrh	r2, [r7, #2]
 8005ce0:	4918      	ldr	r1, [pc, #96]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f00d fa5f 	bl	80131a6 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005ce8:	4b13      	ldr	r3, [pc, #76]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	4619      	mov	r1, r3
 8005cf0:	4a13      	ldr	r2, [pc, #76]	@ (8005d40 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	01db      	lsls	r3, r3, #7
 8005cf6:	440b      	add	r3, r1
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005d00:	887a      	ldrh	r2, [r7, #2]
 8005d02:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005d04:	4a0c      	ldr	r2, [pc, #48]	@ (8005d38 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
 8005d08:	7013      	strb	r3, [r2, #0]
 8005d0a:	e002      	b.n	8005d12 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005d0c:	480e      	ldr	r0, [pc, #56]	@ (8005d48 <HAL_UARTEx_RxEventCallback+0xc0>)
 8005d0e:	f7fe f99b 	bl	8004048 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005d12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d16:	490b      	ldr	r1, [pc, #44]	@ (8005d44 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005d18:	480c      	ldr	r0, [pc, #48]	@ (8005d4c <HAL_UARTEx_RxEventCallback+0xc4>)
 8005d1a:	f008 faa2 	bl	800e262 <HAL_UARTEx_ReceiveToIdle_DMA>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005d24:	480a      	ldr	r0, [pc, #40]	@ (8005d50 <HAL_UARTEx_RxEventCallback+0xc8>)
 8005d26:	f7fe f98f 	bl	8004048 <usb_serial_println>
		}
	}
}
 8005d2a:	bf00      	nop
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	40013800 	.word	0x40013800
 8005d38:	2000241c 	.word	0x2000241c
 8005d3c:	2000241d 	.word	0x2000241d
 8005d40:	200013fc 	.word	0x200013fc
 8005d44:	200012fc 	.word	0x200012fc
 8005d48:	080153c8 	.word	0x080153c8
 8005d4c:	20001198 	.word	0x20001198
 8005d50:	080153dc 	.word	0x080153dc

08005d54 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8005d58:	4b0a      	ldr	r3, [pc, #40]	@ (8005d84 <RS485_TCCallback+0x30>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005d5e:	f7ff fef1 	bl	8005b44 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005d62:	4b09      	ldr	r3, [pc, #36]	@ (8005d88 <RS485_TCCallback+0x34>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	4b07      	ldr	r3, [pc, #28]	@ (8005d88 <RS485_TCCallback+0x34>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d70:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005d72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d76:	4905      	ldr	r1, [pc, #20]	@ (8005d8c <RS485_TCCallback+0x38>)
 8005d78:	4803      	ldr	r0, [pc, #12]	@ (8005d88 <RS485_TCCallback+0x34>)
 8005d7a:	f008 fa72 	bl	800e262 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8005d7e:	bf00      	nop
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	20002420 	.word	0x20002420
 8005d88:	20001198 	.word	0x20001198
 8005d8c:	200012fc 	.word	0x200012fc

08005d90 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005d96:	e02b      	b.n	8005df0 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005d98:	4b1c      	ldr	r3, [pc, #112]	@ (8005e0c <RS485_ProcessPendingFrames+0x7c>)
 8005d9a:	781b      	ldrb	r3, [r3, #0]
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	461a      	mov	r2, r3
 8005da0:	4613      	mov	r3, r2
 8005da2:	01db      	lsls	r3, r3, #7
 8005da4:	4413      	add	r3, r2
 8005da6:	005b      	lsls	r3, r3, #1
 8005da8:	4a19      	ldr	r2, [pc, #100]	@ (8005e10 <RS485_ProcessPendingFrames+0x80>)
 8005daa:	4413      	add	r3, r2
 8005dac:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005dae:	4b17      	ldr	r3, [pc, #92]	@ (8005e0c <RS485_ProcessPendingFrames+0x7c>)
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	4619      	mov	r1, r3
 8005db6:	4a16      	ldr	r2, [pc, #88]	@ (8005e10 <RS485_ProcessPendingFrames+0x80>)
 8005db8:	460b      	mov	r3, r1
 8005dba:	01db      	lsls	r3, r3, #7
 8005dbc:	440b      	add	r3, r1
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005dc6:	881b      	ldrh	r3, [r3, #0]
 8005dc8:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005dca:	887b      	ldrh	r3, [r7, #2]
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fe f960 	bl	8004094 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8005e0c <RS485_ProcessPendingFrames+0x7c>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	3301      	adds	r3, #1
 8005ddc:	425a      	negs	r2, r3
 8005dde:	f003 0307 	and.w	r3, r3, #7
 8005de2:	f002 0207 	and.w	r2, r2, #7
 8005de6:	bf58      	it	pl
 8005de8:	4253      	negpl	r3, r2
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	4b07      	ldr	r3, [pc, #28]	@ (8005e0c <RS485_ProcessPendingFrames+0x7c>)
 8005dee:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005df0:	4b06      	ldr	r3, [pc, #24]	@ (8005e0c <RS485_ProcessPendingFrames+0x7c>)
 8005df2:	781b      	ldrb	r3, [r3, #0]
 8005df4:	b2da      	uxtb	r2, r3
 8005df6:	4b07      	ldr	r3, [pc, #28]	@ (8005e14 <RS485_ProcessPendingFrames+0x84>)
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d1cb      	bne.n	8005d98 <RS485_ProcessPendingFrames+0x8>
	}
}
 8005e00:	bf00      	nop
 8005e02:	bf00      	nop
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	2000241d 	.word	0x2000241d
 8005e10:	200013fc 	.word	0x200013fc
 8005e14:	2000241c 	.word	0x2000241c

08005e18 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005e1e:	4b36      	ldr	r3, [pc, #216]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e24:	2b20      	cmp	r3, #32
 8005e26:	d163      	bne.n	8005ef0 <RS485_TransmitPendingFrames+0xd8>
 8005e28:	4b34      	ldr	r3, [pc, #208]	@ (8005efc <RS485_TransmitPendingFrames+0xe4>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d05f      	beq.n	8005ef0 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005e30:	4b33      	ldr	r3, [pc, #204]	@ (8005f00 <RS485_TransmitPendingFrames+0xe8>)
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	4b33      	ldr	r3, [pc, #204]	@ (8005f04 <RS485_TransmitPendingFrames+0xec>)
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d057      	beq.n	8005ef0 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005e40:	4b2e      	ldr	r3, [pc, #184]	@ (8005efc <RS485_TransmitPendingFrames+0xe4>)
 8005e42:	2201      	movs	r2, #1
 8005e44:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8005e46:	4b2e      	ldr	r3, [pc, #184]	@ (8005f00 <RS485_TransmitPendingFrames+0xe8>)
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	4613      	mov	r3, r2
 8005e50:	01db      	lsls	r3, r3, #7
 8005e52:	4413      	add	r3, r2
 8005e54:	005b      	lsls	r3, r3, #1
 8005e56:	4a2c      	ldr	r2, [pc, #176]	@ (8005f08 <RS485_TransmitPendingFrames+0xf0>)
 8005e58:	4413      	add	r3, r2
 8005e5a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005e5c:	4b28      	ldr	r3, [pc, #160]	@ (8005f00 <RS485_TransmitPendingFrames+0xe8>)
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	4619      	mov	r1, r3
 8005e64:	4a28      	ldr	r2, [pc, #160]	@ (8005f08 <RS485_TransmitPendingFrames+0xf0>)
 8005e66:	460b      	mov	r3, r1
 8005e68:	01db      	lsls	r3, r3, #7
 8005e6a:	440b      	add	r3, r1
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005e74:	881b      	ldrh	r3, [r3, #0]
 8005e76:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005e78:	f7ff fe4c 	bl	8005b14 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	4b1d      	ldr	r3, [pc, #116]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e8a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005e8c:	887b      	ldrh	r3, [r7, #2]
 8005e8e:	461a      	mov	r2, r3
 8005e90:	6879      	ldr	r1, [r7, #4]
 8005e92:	4819      	ldr	r0, [pc, #100]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005e94:	f006 fdc8 	bl	800ca28 <HAL_UART_Transmit_DMA>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005e9c:	4b16      	ldr	r3, [pc, #88]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eaa:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005eac:	787b      	ldrb	r3, [r7, #1]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d010      	beq.n	8005ed4 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005eb2:	f7ff fe47 	bl	8005b44 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005eb6:	4b10      	ldr	r3, [pc, #64]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ec4:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005ec6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005eca:	4910      	ldr	r1, [pc, #64]	@ (8005f0c <RS485_TransmitPendingFrames+0xf4>)
 8005ecc:	480a      	ldr	r0, [pc, #40]	@ (8005ef8 <RS485_TransmitPendingFrames+0xe0>)
 8005ece:	f008 f9c8 	bl	800e262 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005ed2:	e00d      	b.n	8005ef0 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8005f00 <RS485_TransmitPendingFrames+0xe8>)
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	3301      	adds	r3, #1
 8005edc:	425a      	negs	r2, r3
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	f002 0207 	and.w	r2, r2, #7
 8005ee6:	bf58      	it	pl
 8005ee8:	4253      	negpl	r3, r2
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	4b04      	ldr	r3, [pc, #16]	@ (8005f00 <RS485_TransmitPendingFrames+0xe8>)
 8005eee:	701a      	strb	r2, [r3, #0]
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	20001198 	.word	0x20001198
 8005efc:	20002420 	.word	0x20002420
 8005f00:	2000241f 	.word	0x2000241f
 8005f04:	2000241e 	.word	0x2000241e
 8005f08:	20001c0c 	.word	0x20001c0c
 8005f0c:	200012fc 	.word	0x200012fc

08005f10 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a07      	ldr	r2, [pc, #28]	@ (8005f3c <HAL_UART_ErrorCallback+0x2c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d108      	bne.n	8005f34 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005f22:	4807      	ldr	r0, [pc, #28]	@ (8005f40 <HAL_UART_ErrorCallback+0x30>)
 8005f24:	f7fe f890 	bl	8004048 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005f28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f2c:	4905      	ldr	r1, [pc, #20]	@ (8005f44 <HAL_UART_ErrorCallback+0x34>)
 8005f2e:	4806      	ldr	r0, [pc, #24]	@ (8005f48 <HAL_UART_ErrorCallback+0x38>)
 8005f30:	f008 f997 	bl	800e262 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005f34:	bf00      	nop
 8005f36:	3708      	adds	r7, #8
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40013800 	.word	0x40013800
 8005f40:	080153fc 	.word	0x080153fc
 8005f44:	200012fc 	.word	0x200012fc
 8005f48:	20001198 	.word	0x20001198

08005f4c <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	4603      	mov	r3, r0
 8005f54:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8005f56:	79fb      	ldrb	r3, [r7, #7]
 8005f58:	091b      	lsrs	r3, r3, #4
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	0092      	lsls	r2, r2, #2
 8005f60:	4413      	add	r3, r2
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	79fb      	ldrb	r3, [r7, #7]
 8005f68:	f003 030f 	and.w	r3, r3, #15
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	4413      	add	r3, r2
 8005f70:	b2db      	uxtb	r3, r3
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
	...

08005f80 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	4603      	mov	r3, r0
 8005f88:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	4a0e      	ldr	r2, [pc, #56]	@ (8005fc8 <DecimalToBCD+0x48>)
 8005f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f92:	08db      	lsrs	r3, r3, #3
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	b25b      	sxtb	r3, r3
 8005f98:	011b      	lsls	r3, r3, #4
 8005f9a:	b258      	sxtb	r0, r3
 8005f9c:	79fa      	ldrb	r2, [r7, #7]
 8005f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc8 <DecimalToBCD+0x48>)
 8005fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fa4:	08d9      	lsrs	r1, r3, #3
 8005fa6:	460b      	mov	r3, r1
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	440b      	add	r3, r1
 8005fac:	005b      	lsls	r3, r3, #1
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	b25b      	sxtb	r3, r3
 8005fb4:	4303      	orrs	r3, r0
 8005fb6:	b25b      	sxtb	r3, r3
 8005fb8:	b2db      	uxtb	r3, r3
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	cccccccd 	.word	0xcccccccd

08005fcc <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005fd8:	f107 020f 	add.w	r2, r7, #15
 8005fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	21d0      	movs	r1, #208	@ 0xd0
 8005fe6:	482e      	ldr	r0, [pc, #184]	@ (80060a0 <DS3231_ReadTime+0xd4>)
 8005fe8:	f003 f89c 	bl	8009124 <HAL_I2C_Master_Transmit>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e050      	b.n	8006098 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005ff6:	f107 0210 	add.w	r2, r7, #16
 8005ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	2307      	movs	r3, #7
 8006002:	21d0      	movs	r1, #208	@ 0xd0
 8006004:	4826      	ldr	r0, [pc, #152]	@ (80060a0 <DS3231_ReadTime+0xd4>)
 8006006:	f003 f9a5 	bl	8009354 <HAL_I2C_Master_Receive>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e041      	b.n	8006098 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8006014:	7c3b      	ldrb	r3, [r7, #16]
 8006016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601a:	b2db      	uxtb	r3, r3
 800601c:	4618      	mov	r0, r3
 800601e:	f7ff ff95 	bl	8005f4c <BCDToDecimal>
 8006022:	4603      	mov	r3, r0
 8006024:	461a      	mov	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 800602a:	7c7b      	ldrb	r3, [r7, #17]
 800602c:	4618      	mov	r0, r3
 800602e:	f7ff ff8d 	bl	8005f4c <BCDToDecimal>
 8006032:	4603      	mov	r3, r0
 8006034:	461a      	mov	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 800603a:	7cbb      	ldrb	r3, [r7, #18]
 800603c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006040:	b2db      	uxtb	r3, r3
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff ff82 	bl	8005f4c <BCDToDecimal>
 8006048:	4603      	mov	r3, r0
 800604a:	461a      	mov	r2, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006050:	7cfb      	ldrb	r3, [r7, #19]
 8006052:	4618      	mov	r0, r3
 8006054:	f7ff ff7a 	bl	8005f4c <BCDToDecimal>
 8006058:	4603      	mov	r3, r0
 800605a:	461a      	mov	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006060:	7d3b      	ldrb	r3, [r7, #20]
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff ff72 	bl	8005f4c <BCDToDecimal>
 8006068:	4603      	mov	r3, r0
 800606a:	461a      	mov	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006070:	7d7b      	ldrb	r3, [r7, #21]
 8006072:	f003 031f 	and.w	r3, r3, #31
 8006076:	b2db      	uxtb	r3, r3
 8006078:	4618      	mov	r0, r3
 800607a:	f7ff ff67 	bl	8005f4c <BCDToDecimal>
 800607e:	4603      	mov	r3, r0
 8006080:	461a      	mov	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8006086:	7dbb      	ldrb	r3, [r7, #22]
 8006088:	4618      	mov	r0, r3
 800608a:	f7ff ff5f 	bl	8005f4c <BCDToDecimal>
 800608e:	4603      	mov	r3, r0
 8006090:	461a      	mov	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	3718      	adds	r7, #24
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	200010e0 	.word	0x200010e0

080060a4 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af04      	add	r7, sp, #16
 80060aa:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80060ac:	2300      	movs	r3, #0
 80060ae:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7ff ff63 	bl	8005f80 <DecimalToBCD>
 80060ba:	4603      	mov	r3, r0
 80060bc:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	785b      	ldrb	r3, [r3, #1]
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff ff5c 	bl	8005f80 <DecimalToBCD>
 80060c8:	4603      	mov	r3, r0
 80060ca:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	789b      	ldrb	r3, [r3, #2]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff ff55 	bl	8005f80 <DecimalToBCD>
 80060d6:	4603      	mov	r3, r0
 80060d8:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	78db      	ldrb	r3, [r3, #3]
 80060de:	4618      	mov	r0, r3
 80060e0:	f7ff ff4e 	bl	8005f80 <DecimalToBCD>
 80060e4:	4603      	mov	r3, r0
 80060e6:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	791b      	ldrb	r3, [r3, #4]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7ff ff47 	bl	8005f80 <DecimalToBCD>
 80060f2:	4603      	mov	r3, r0
 80060f4:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	795b      	ldrb	r3, [r3, #5]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff ff40 	bl	8005f80 <DecimalToBCD>
 8006100:	4603      	mov	r3, r0
 8006102:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	799b      	ldrb	r3, [r3, #6]
 8006108:	4618      	mov	r0, r3
 800610a:	f7ff ff39 	bl	8005f80 <DecimalToBCD>
 800610e:	4603      	mov	r3, r0
 8006110:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	b29a      	uxth	r2, r3
 8006116:	f04f 33ff 	mov.w	r3, #4294967295
 800611a:	9302      	str	r3, [sp, #8]
 800611c:	2307      	movs	r3, #7
 800611e:	9301      	str	r3, [sp, #4]
 8006120:	f107 0308 	add.w	r3, r7, #8
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	2301      	movs	r3, #1
 8006128:	21d0      	movs	r1, #208	@ 0xd0
 800612a:	4806      	ldr	r0, [pc, #24]	@ (8006144 <DS3231_SetTime+0xa0>)
 800612c:	f003 fa08 	bl	8009540 <HAL_I2C_Mem_Write>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e000      	b.n	800613c <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	200010e0 	.word	0x200010e0

08006148 <DWT_Init>:
static uint16_t DHT11_PIN;

// --- Initialise the DWT ---
// Initates the DWT (Data Watchpoint and Trace) unit (if not already initiated)
// Used for microsecond timing
static void DWT_Init(void) {
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 800614c:	4b0b      	ldr	r3, [pc, #44]	@ (800617c <DWT_Init+0x34>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <DWT_Init+0x28>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8006158:	4b09      	ldr	r3, [pc, #36]	@ (8006180 <DWT_Init+0x38>)
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	4a08      	ldr	r2, [pc, #32]	@ (8006180 <DWT_Init+0x38>)
 800615e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006162:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8006164:	4b05      	ldr	r3, [pc, #20]	@ (800617c <DWT_Init+0x34>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a04      	ldr	r2, [pc, #16]	@ (800617c <DWT_Init+0x34>)
 800616a:	f043 0301 	orr.w	r3, r3, #1
 800616e:	6013      	str	r3, [r2, #0]
    }
}
 8006170:	bf00      	nop
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	e0001000 	.word	0xe0001000
 8006180:	e000edf0 	.word	0xe000edf0

08006184 <delay_us>:

// --- Delay for microseconds ---
static void delay_us(uint32_t us) {
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT; // get the current cycle count
 800618c:	4b0d      	ldr	r3, [pc, #52]	@ (80061c4 <delay_us+0x40>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000); // calculate how many CPU cycles represent the required us delay
 8006192:	4b0d      	ldr	r3, [pc, #52]	@ (80061c8 <delay_us+0x44>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a0d      	ldr	r2, [pc, #52]	@ (80061cc <delay_us+0x48>)
 8006198:	fba2 2303 	umull	r2, r3, r2, r3
 800619c:	0c9a      	lsrs	r2, r3, #18
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	fb02 f303 	mul.w	r3, r2, r3
 80061a4:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks); // do nothing (wait) until the required number of ticks for the us delay have been achieved
 80061a6:	bf00      	nop
 80061a8:	4b06      	ldr	r3, [pc, #24]	@ (80061c4 <delay_us+0x40>)
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d8f8      	bhi.n	80061a8 <delay_us+0x24>
}
 80061b6:	bf00      	nop
 80061b8:	bf00      	nop
 80061ba:	3714      	adds	r7, #20
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	e0001000 	.word	0xe0001000
 80061c8:	20000004 	.word	0x20000004
 80061cc:	431bde83 	.word	0x431bde83

080061d0 <set_input>:

// --- Pin Mode Switching ---
static void set_input(void) {
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061d6:	1d3b      	adds	r3, r7, #4
 80061d8:	2200      	movs	r2, #0
 80061da:	601a      	str	r2, [r3, #0]
 80061dc:	605a      	str	r2, [r3, #4]
 80061de:	609a      	str	r2, [r3, #8]
 80061e0:	60da      	str	r2, [r3, #12]
 80061e2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80061e4:	4b08      	ldr	r3, [pc, #32]	@ (8006208 <set_input+0x38>)
 80061e6:	881b      	ldrh	r3, [r3, #0]
 80061e8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL; // Works for me without internal or external pull up. External may be required for some models?
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80061f2:	4b06      	ldr	r3, [pc, #24]	@ (800620c <set_input+0x3c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	1d3a      	adds	r2, r7, #4
 80061f8:	4611      	mov	r1, r2
 80061fa:	4618      	mov	r0, r3
 80061fc:	f002 fd44 	bl	8008c88 <HAL_GPIO_Init>
}
 8006200:	bf00      	nop
 8006202:	3718      	adds	r7, #24
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	20002428 	.word	0x20002428
 800620c:	20002424 	.word	0x20002424

08006210 <set_output>:

static void set_output(void) {
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006216:	1d3b      	adds	r3, r7, #4
 8006218:	2200      	movs	r2, #0
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	605a      	str	r2, [r3, #4]
 800621e:	609a      	str	r2, [r3, #8]
 8006220:	60da      	str	r2, [r3, #12]
 8006222:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8006224:	4b09      	ldr	r3, [pc, #36]	@ (800624c <set_output+0x3c>)
 8006226:	881b      	ldrh	r3, [r3, #0]
 8006228:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800622a:	2301      	movs	r3, #1
 800622c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800622e:	2300      	movs	r3, #0
 8006230:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8006236:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <set_output+0x40>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	1d3a      	adds	r2, r7, #4
 800623c:	4611      	mov	r1, r2
 800623e:	4618      	mov	r0, r3
 8006240:	f002 fd22 	bl	8008c88 <HAL_GPIO_Init>
}
 8006244:	bf00      	nop
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	20002428 	.word	0x20002428
 8006250:	20002424 	.word	0x20002424

08006254 <wait_for_input_state>:

// --- Pulse Duration Measurement ---
static uint32_t wait_for_input_state(uint8_t state, uint32_t timeout_us) {
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	6039      	str	r1, [r7, #0]
 800625e:	71fb      	strb	r3, [r7, #7]
    uint32_t start = DWT->CYCCNT; // get current cycle count
 8006260:	4b1a      	ldr	r3, [pc, #104]	@ (80062cc <wait_for_input_state+0x78>)
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = timeout_us * (SystemCoreClock / 1000000); // get the number of ticks for the timeout
 8006266:	4b1a      	ldr	r3, [pc, #104]	@ (80062d0 <wait_for_input_state+0x7c>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a1a      	ldr	r2, [pc, #104]	@ (80062d4 <wait_for_input_state+0x80>)
 800626c:	fba2 2303 	umull	r2, r3, r2, r3
 8006270:	0c9a      	lsrs	r2, r3, #18
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	fb02 f303 	mul.w	r3, r2, r3
 8006278:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks) {
 800627a:	e019      	b.n	80062b0 <wait_for_input_state+0x5c>
        if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == state) {
 800627c:	4b16      	ldr	r3, [pc, #88]	@ (80062d8 <wait_for_input_state+0x84>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a16      	ldr	r2, [pc, #88]	@ (80062dc <wait_for_input_state+0x88>)
 8006282:	8812      	ldrh	r2, [r2, #0]
 8006284:	4611      	mov	r1, r2
 8006286:	4618      	mov	r0, r3
 8006288:	f002 fe80 	bl	8008f8c <HAL_GPIO_ReadPin>
 800628c:	4603      	mov	r3, r0
 800628e:	461a      	mov	r2, r3
 8006290:	79fb      	ldrb	r3, [r7, #7]
 8006292:	4293      	cmp	r3, r2
 8006294:	d10c      	bne.n	80062b0 <wait_for_input_state+0x5c>
            return (DWT->CYCCNT - start) / (SystemCoreClock / 1000000);
 8006296:	4b0d      	ldr	r3, [pc, #52]	@ (80062cc <wait_for_input_state+0x78>)
 8006298:	685a      	ldr	r2, [r3, #4]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	1ad2      	subs	r2, r2, r3
 800629e:	4b0c      	ldr	r3, [pc, #48]	@ (80062d0 <wait_for_input_state+0x7c>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	490c      	ldr	r1, [pc, #48]	@ (80062d4 <wait_for_input_state+0x80>)
 80062a4:	fba1 1303 	umull	r1, r3, r1, r3
 80062a8:	0c9b      	lsrs	r3, r3, #18
 80062aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ae:	e008      	b.n	80062c2 <wait_for_input_state+0x6e>
    while ((DWT->CYCCNT - start) < ticks) {
 80062b0:	4b06      	ldr	r3, [pc, #24]	@ (80062cc <wait_for_input_state+0x78>)
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d8de      	bhi.n	800627c <wait_for_input_state+0x28>
        }
    }
    return 0xFFFFFFFF; // timeout
 80062be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	e0001000 	.word	0xe0001000
 80062d0:	20000004 	.word	0x20000004
 80062d4:	431bde83 	.word	0x431bde83
 80062d8:	20002424 	.word	0x20002424
 80062dc:	20002428 	.word	0x20002428

080062e0 <DHT11_Init>:

// --- Initiate the DHT11 ---
static void DHT11_Init(void) {
 80062e0:	b580      	push	{r7, lr}
 80062e2:	af00      	add	r7, sp, #0
    DWT_Init();
 80062e4:	f7ff ff30 	bl	8006148 <DWT_Init>
    set_output();
 80062e8:	f7ff ff92 	bl	8006210 <set_output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // set pin to HIGH
 80062ec:	4b04      	ldr	r3, [pc, #16]	@ (8006300 <DHT11_Init+0x20>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a04      	ldr	r2, [pc, #16]	@ (8006304 <DHT11_Init+0x24>)
 80062f2:	8811      	ldrh	r1, [r2, #0]
 80062f4:	2201      	movs	r2, #1
 80062f6:	4618      	mov	r0, r3
 80062f8:	f002 fe60 	bl	8008fbc <HAL_GPIO_WritePin>
}
 80062fc:	bf00      	nop
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	20002424 	.word	0x20002424
 8006304:	20002428 	.word	0x20002428

08006308 <DHT11_Setup>:
 * DHT11 sensor.
 *
 * @param port: Pointer to the port where the DHT11 data pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the DHT11 data pin is connected.
 */
void DHT11_Setup(GPIO_TypeDef* port, uint16_t pin) {
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	460b      	mov	r3, r1
 8006312:	807b      	strh	r3, [r7, #2]
	DHT11_PORT = port;
 8006314:	4a1e      	ldr	r2, [pc, #120]	@ (8006390 <DHT11_Setup+0x88>)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6013      	str	r3, [r2, #0]
	DHT11_PIN = pin;
 800631a:	4a1e      	ldr	r2, [pc, #120]	@ (8006394 <DHT11_Setup+0x8c>)
 800631c:	887b      	ldrh	r3, [r7, #2]
 800631e:	8013      	strh	r3, [r2, #0]

	// Enable the ports peripheral clock
	if (port == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006326:	d10c      	bne.n	8006342 <DHT11_Setup+0x3a>
 8006328:	4b1b      	ldr	r3, [pc, #108]	@ (8006398 <DHT11_Setup+0x90>)
 800632a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800632c:	4a1a      	ldr	r2, [pc, #104]	@ (8006398 <DHT11_Setup+0x90>)
 800632e:	f043 0301 	orr.w	r3, r3, #1
 8006332:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006334:	4b18      	ldr	r3, [pc, #96]	@ (8006398 <DHT11_Setup+0x90>)
 8006336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006338:	f003 0301 	and.w	r3, r3, #1
 800633c:	617b      	str	r3, [r7, #20]
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	e020      	b.n	8006384 <DHT11_Setup+0x7c>
	else if (port == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a15      	ldr	r2, [pc, #84]	@ (800639c <DHT11_Setup+0x94>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d10c      	bne.n	8006364 <DHT11_Setup+0x5c>
 800634a:	4b13      	ldr	r3, [pc, #76]	@ (8006398 <DHT11_Setup+0x90>)
 800634c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634e:	4a12      	ldr	r2, [pc, #72]	@ (8006398 <DHT11_Setup+0x90>)
 8006350:	f043 0302 	orr.w	r3, r3, #2
 8006354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006356:	4b10      	ldr	r3, [pc, #64]	@ (8006398 <DHT11_Setup+0x90>)
 8006358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	613b      	str	r3, [r7, #16]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	e00f      	b.n	8006384 <DHT11_Setup+0x7c>
	else if (port == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a0e      	ldr	r2, [pc, #56]	@ (80063a0 <DHT11_Setup+0x98>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d10b      	bne.n	8006384 <DHT11_Setup+0x7c>
 800636c:	4b0a      	ldr	r3, [pc, #40]	@ (8006398 <DHT11_Setup+0x90>)
 800636e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006370:	4a09      	ldr	r2, [pc, #36]	@ (8006398 <DHT11_Setup+0x90>)
 8006372:	f043 0304 	orr.w	r3, r3, #4
 8006376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006378:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <DHT11_Setup+0x90>)
 800637a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800637c:	f003 0304 	and.w	r3, r3, #4
 8006380:	60fb      	str	r3, [r7, #12]
 8006382:	68fb      	ldr	r3, [r7, #12]

	DHT11_Init();
 8006384:	f7ff ffac 	bl	80062e0 <DHT11_Init>
}
 8006388:	bf00      	nop
 800638a:	3718      	adds	r7, #24
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	20002424 	.word	0x20002424
 8006394:	20002428 	.word	0x20002428
 8006398:	40021000 	.word	0x40021000
 800639c:	48000400 	.word	0x48000400
 80063a0:	48000800 	.word	0x48000800

080063a4 <DHT11_Read>:
 * @retval DHT11_ERROR_NO_RESPONSE: If the sensor did not respond.
 * @retval DHT11_ERROR_TIMEOUT: If a timeout occurred while reading data.
 * @retval DHT11_ERROR_CHECKSUM: If the checksum does not match.
 *
 */
DHT11_Response DHT11_Read(uint8_t* temperature_int, uint8_t* temperature_dec, uint8_t* humidity_int, uint8_t* humidity_dec) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08a      	sub	sp, #40	@ 0x28
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
    // Create the data array to store the bytes
    uint8_t data[5] = {0}; // 5 bytes = 40 bits
 80063b2:	f107 0314 	add.w	r3, r7, #20
 80063b6:	2200      	movs	r2, #0
 80063b8:	601a      	str	r2, [r3, #0]
 80063ba:	711a      	strb	r2, [r3, #4]

    // 1. Send the start signal
    set_output();
 80063bc:	f7ff ff28 	bl	8006210 <set_output>

    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET); // pull low
 80063c0:	4b4f      	ldr	r3, [pc, #316]	@ (8006500 <DHT11_Read+0x15c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a4f      	ldr	r2, [pc, #316]	@ (8006504 <DHT11_Read+0x160>)
 80063c6:	8811      	ldrh	r1, [r2, #0]
 80063c8:	2200      	movs	r2, #0
 80063ca:	4618      	mov	r0, r3
 80063cc:	f002 fdf6 	bl	8008fbc <HAL_GPIO_WritePin>
    delay_us(18000); // for 18 ms
 80063d0:	f244 6050 	movw	r0, #18000	@ 0x4650
 80063d4:	f7ff fed6 	bl	8006184 <delay_us>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // pull high
 80063d8:	4b49      	ldr	r3, [pc, #292]	@ (8006500 <DHT11_Read+0x15c>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a49      	ldr	r2, [pc, #292]	@ (8006504 <DHT11_Read+0x160>)
 80063de:	8811      	ldrh	r1, [r2, #0]
 80063e0:	2201      	movs	r2, #1
 80063e2:	4618      	mov	r0, r3
 80063e4:	f002 fdea 	bl	8008fbc <HAL_GPIO_WritePin>
    delay_us(20); // short delay
 80063e8:	2014      	movs	r0, #20
 80063ea:	f7ff fecb 	bl	8006184 <delay_us>

    // 2. Read response
    set_input();
 80063ee:	f7ff feef 	bl	80061d0 <set_input>

    // Require LOW (54us) then HIGH (80us) (but exact timing doesn't matter, checksum will be there to see if it was successful)
    if (wait_for_input_state(GPIO_PIN_RESET, 100) == 0xFFFFFFFF) return DHT11_ERROR_NO_RESPONSE; // require LOW
 80063f2:	2164      	movs	r1, #100	@ 0x64
 80063f4:	2000      	movs	r0, #0
 80063f6:	f7ff ff2d 	bl	8006254 <wait_for_input_state>
 80063fa:	4603      	mov	r3, r0
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d101      	bne.n	8006406 <DHT11_Read+0x62>
 8006402:	2303      	movs	r3, #3
 8006404:	e078      	b.n	80064f8 <DHT11_Read+0x154>
    if (wait_for_input_state(GPIO_PIN_SET, 100) == 0xFFFFFFFF) return DHT11_ERROR_NO_RESPONSE; // require HIGH
 8006406:	2164      	movs	r1, #100	@ 0x64
 8006408:	2001      	movs	r0, #1
 800640a:	f7ff ff23 	bl	8006254 <wait_for_input_state>
 800640e:	4603      	mov	r3, r0
 8006410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006414:	d101      	bne.n	800641a <DHT11_Read+0x76>
 8006416:	2303      	movs	r3, #3
 8006418:	e06e      	b.n	80064f8 <DHT11_Read+0x154>

    // Require LOW (the start of data)
    if (wait_for_input_state(GPIO_PIN_RESET, 100) == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT; // require LOW
 800641a:	2164      	movs	r1, #100	@ 0x64
 800641c:	2000      	movs	r0, #0
 800641e:	f7ff ff19 	bl	8006254 <wait_for_input_state>
 8006422:	4603      	mov	r3, r0
 8006424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006428:	d101      	bne.n	800642e <DHT11_Read+0x8a>
 800642a:	2301      	movs	r3, #1
 800642c:	e064      	b.n	80064f8 <DHT11_Read+0x154>

    // 3. Read 5 bytes = 40 bits
    // Each bit starts with LOW for 54us, then HIGH: 24us is a bit 0, 70us is a bit 1
    for (int i = 0; i < 40; i++) {
 800642e:	2300      	movs	r3, #0
 8006430:	627b      	str	r3, [r7, #36]	@ 0x24
 8006432:	e03f      	b.n	80064b4 <DHT11_Read+0x110>
        if (wait_for_input_state(GPIO_PIN_SET, 70) == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT; // Start of bit is LOW, so wait for HIGH (which actually tells us what the bit is)
 8006434:	2146      	movs	r1, #70	@ 0x46
 8006436:	2001      	movs	r0, #1
 8006438:	f7ff ff0c 	bl	8006254 <wait_for_input_state>
 800643c:	4603      	mov	r3, r0
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006442:	d101      	bne.n	8006448 <DHT11_Read+0xa4>
 8006444:	2301      	movs	r3, #1
 8006446:	e057      	b.n	80064f8 <DHT11_Read+0x154>
        uint32_t held = wait_for_input_state(GPIO_PIN_RESET, 100); // Now that the pin is HIGH, wait until it goes LOW and count how long it takes for it to do so
 8006448:	2164      	movs	r1, #100	@ 0x64
 800644a:	2000      	movs	r0, #0
 800644c:	f7ff ff02 	bl	8006254 <wait_for_input_state>
 8006450:	61f8      	str	r0, [r7, #28]

        if (held == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT;
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006458:	d101      	bne.n	800645e <DHT11_Read+0xba>
 800645a:	2301      	movs	r3, #1
 800645c:	e04c      	b.n	80064f8 <DHT11_Read+0x154>
        uint8_t bit = (held > 40) ? 1 : 0; // if was held for >40us, then its a 1, less than 40us, its a 0
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	2b28      	cmp	r3, #40	@ 0x28
 8006462:	bf8c      	ite	hi
 8006464:	2301      	movhi	r3, #1
 8006466:	2300      	movls	r3, #0
 8006468:	b2db      	uxtb	r3, r3
 800646a:	76fb      	strb	r3, [r7, #27]

        data[i / 8] <<= 1; // i is current bit index, i / 8 is current byte index (8 bits in 1 byte), <<= 1 shifts the current byte left by 1 to make room for the new byte at LSB
 800646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646e:	2b00      	cmp	r3, #0
 8006470:	da00      	bge.n	8006474 <DHT11_Read+0xd0>
 8006472:	3307      	adds	r3, #7
 8006474:	10db      	asrs	r3, r3, #3
 8006476:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800647a:	443a      	add	r2, r7
 800647c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006480:	0052      	lsls	r2, r2, #1
 8006482:	b2d2      	uxtb	r2, r2
 8006484:	3328      	adds	r3, #40	@ 0x28
 8006486:	443b      	add	r3, r7
 8006488:	f803 2c14 	strb.w	r2, [r3, #-20]
        data[i / 8] |= bit; // bit is either 0 or 1, |= is bitwise OR assignment operator, inserts new bit into the LSB of the byte
 800648c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648e:	2b00      	cmp	r3, #0
 8006490:	da00      	bge.n	8006494 <DHT11_Read+0xf0>
 8006492:	3307      	adds	r3, #7
 8006494:	10db      	asrs	r3, r3, #3
 8006496:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800649a:	443a      	add	r2, r7
 800649c:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80064a0:	7efa      	ldrb	r2, [r7, #27]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	b2d2      	uxtb	r2, r2
 80064a6:	3328      	adds	r3, #40	@ 0x28
 80064a8:	443b      	add	r3, r7
 80064aa:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (int i = 0; i < 40; i++) {
 80064ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b0:	3301      	adds	r3, #1
 80064b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80064b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b6:	2b27      	cmp	r3, #39	@ 0x27
 80064b8:	ddbc      	ble.n	8006434 <DHT11_Read+0x90>
        // data[0] |= 1;        --> data[0] = 00000100 | 00000001 = 00000101
    }

    // 4. Check the checksum to ensure a valid reading
    // Checksum byte should be the sum of all data bytes
    uint8_t checksum = data[0] + data[1] + data[2] + data[3];
 80064ba:	7d3a      	ldrb	r2, [r7, #20]
 80064bc:	7d7b      	ldrb	r3, [r7, #21]
 80064be:	4413      	add	r3, r2
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	7dbb      	ldrb	r3, [r7, #22]
 80064c4:	4413      	add	r3, r2
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	7dfb      	ldrb	r3, [r7, #23]
 80064ca:	4413      	add	r3, r2
 80064cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (checksum != data[4]) return DHT11_ERROR_CHECKSUM;
 80064d0:	7e3b      	ldrb	r3, [r7, #24]
 80064d2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d001      	beq.n	80064de <DHT11_Read+0x13a>
 80064da:	2302      	movs	r3, #2
 80064dc:	e00c      	b.n	80064f8 <DHT11_Read+0x154>

    *humidity_int = data[0];
 80064de:	7d3a      	ldrb	r2, [r7, #20]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	701a      	strb	r2, [r3, #0]
    *humidity_dec = data[1];
 80064e4:	7d7a      	ldrb	r2, [r7, #21]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	701a      	strb	r2, [r3, #0]
    *temperature_int = data[2];
 80064ea:	7dba      	ldrb	r2, [r7, #22]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	701a      	strb	r2, [r3, #0]
    *temperature_dec = data[3];
 80064f0:	7dfa      	ldrb	r2, [r7, #23]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	701a      	strb	r2, [r3, #0]

    return DHT11_OK; // Successfully read the DHT11
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3728      	adds	r7, #40	@ 0x28
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	20002424 	.word	0x20002424
 8006504:	20002428 	.word	0x20002428

08006508 <DHT11_read_func>:

// Demo only, only does temperature integer
uint16_t DHT11_read_func(uint16_t temp) {
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	4603      	mov	r3, r0
 8006510:	80fb      	strh	r3, [r7, #6]
	uint8_t temperature_int;
	uint8_t b;
	uint8_t c;
	uint8_t d;
	DHT11_Response status = DHT11_Read(&temperature_int, &b, &c, &d);
 8006512:	f107 030b 	add.w	r3, r7, #11
 8006516:	f107 020c 	add.w	r2, r7, #12
 800651a:	f107 010d 	add.w	r1, r7, #13
 800651e:	f107 000e 	add.w	r0, r7, #14
 8006522:	f7ff ff3f 	bl	80063a4 <DHT11_Read>
 8006526:	4603      	mov	r3, r0
 8006528:	73fb      	strb	r3, [r7, #15]
	if (status != DHT11_OK) return (uint16_t)status;
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <DHT11_read_func+0x2e>
 8006530:	7bfb      	ldrb	r3, [r7, #15]
 8006532:	b29b      	uxth	r3, r3
 8006534:	e000      	b.n	8006538 <DHT11_read_func+0x30>

	return (uint16_t)temperature_int;
 8006536:	7bbb      	ldrb	r3, [r7, #14]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006540:	480d      	ldr	r0, [pc, #52]	@ (8006578 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006542:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006544:	f7fd fd5c 	bl	8004000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006548:	480c      	ldr	r0, [pc, #48]	@ (800657c <LoopForever+0x6>)
  ldr r1, =_edata
 800654a:	490d      	ldr	r1, [pc, #52]	@ (8006580 <LoopForever+0xa>)
  ldr r2, =_sidata
 800654c:	4a0d      	ldr	r2, [pc, #52]	@ (8006584 <LoopForever+0xe>)
  movs r3, #0
 800654e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006550:	e002      	b.n	8006558 <LoopCopyDataInit>

08006552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006556:	3304      	adds	r3, #4

08006558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800655a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800655c:	d3f9      	bcc.n	8006552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800655e:	4a0a      	ldr	r2, [pc, #40]	@ (8006588 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006560:	4c0a      	ldr	r4, [pc, #40]	@ (800658c <LoopForever+0x16>)
  movs r3, #0
 8006562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006564:	e001      	b.n	800656a <LoopFillZerobss>

08006566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006568:	3204      	adds	r2, #4

0800656a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800656a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800656c:	d3fb      	bcc.n	8006566 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800656e:	f00c fdf3 	bl	8013158 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006572:	f7fc fd79 	bl	8003068 <main>

08006576 <LoopForever>:

LoopForever:
    b LoopForever
 8006576:	e7fe      	b.n	8006576 <LoopForever>
  ldr   r0, =_estack
 8006578:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800657c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006580:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8006584:	0801730c 	.word	0x0801730c
  ldr r2, =_sbss
 8006588:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 800658c:	2000375c 	.word	0x2000375c

08006590 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006590:	e7fe      	b.n	8006590 <ADC1_2_IRQHandler>

08006592 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006598:	2300      	movs	r3, #0
 800659a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800659c:	2003      	movs	r0, #3
 800659e:	f001 fd8b 	bl	80080b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80065a2:	200f      	movs	r0, #15
 80065a4:	f000 f80e 	bl	80065c4 <HAL_InitTick>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d002      	beq.n	80065b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	71fb      	strb	r3, [r7, #7]
 80065b2:	e001      	b.n	80065b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80065b4:	f7fd f990 	bl	80038d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80065b8:	79fb      	ldrb	r3, [r7, #7]

}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80065d0:	4b16      	ldr	r3, [pc, #88]	@ (800662c <HAL_InitTick+0x68>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d022      	beq.n	800661e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80065d8:	4b15      	ldr	r3, [pc, #84]	@ (8006630 <HAL_InitTick+0x6c>)
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	4b13      	ldr	r3, [pc, #76]	@ (800662c <HAL_InitTick+0x68>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80065e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80065e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ec:	4618      	mov	r0, r3
 80065ee:	f001 fd96 	bl	800811e <HAL_SYSTICK_Config>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10f      	bne.n	8006618 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2b0f      	cmp	r3, #15
 80065fc:	d809      	bhi.n	8006612 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80065fe:	2200      	movs	r2, #0
 8006600:	6879      	ldr	r1, [r7, #4]
 8006602:	f04f 30ff 	mov.w	r0, #4294967295
 8006606:	f001 fd62 	bl	80080ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800660a:	4a0a      	ldr	r2, [pc, #40]	@ (8006634 <HAL_InitTick+0x70>)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6013      	str	r3, [r2, #0]
 8006610:	e007      	b.n	8006622 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	73fb      	strb	r3, [r7, #15]
 8006616:	e004      	b.n	8006622 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	73fb      	strb	r3, [r7, #15]
 800661c:	e001      	b.n	8006622 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006622:	7bfb      	ldrb	r3, [r7, #15]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}
 800662c:	2000000c 	.word	0x2000000c
 8006630:	20000004 	.word	0x20000004
 8006634:	20000008 	.word	0x20000008

08006638 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006638:	b480      	push	{r7}
 800663a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800663c:	4b05      	ldr	r3, [pc, #20]	@ (8006654 <HAL_IncTick+0x1c>)
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	4b05      	ldr	r3, [pc, #20]	@ (8006658 <HAL_IncTick+0x20>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4413      	add	r3, r2
 8006646:	4a03      	ldr	r2, [pc, #12]	@ (8006654 <HAL_IncTick+0x1c>)
 8006648:	6013      	str	r3, [r2, #0]
}
 800664a:	bf00      	nop
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr
 8006654:	2000242c 	.word	0x2000242c
 8006658:	2000000c 	.word	0x2000000c

0800665c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0
  return uwTick;
 8006660:	4b03      	ldr	r3, [pc, #12]	@ (8006670 <HAL_GetTick+0x14>)
 8006662:	681b      	ldr	r3, [r3, #0]
}
 8006664:	4618      	mov	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	2000242c 	.word	0x2000242c

08006674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800667c:	f7ff ffee 	bl	800665c <HAL_GetTick>
 8006680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668c:	d004      	beq.n	8006698 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800668e:	4b09      	ldr	r3, [pc, #36]	@ (80066b4 <HAL_Delay+0x40>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	4413      	add	r3, r2
 8006696:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006698:	bf00      	nop
 800669a:	f7ff ffdf 	bl	800665c <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d8f7      	bhi.n	800669a <HAL_Delay+0x26>
  {
  }
}
 80066aa:	bf00      	nop
 80066ac:	bf00      	nop
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	2000000c 	.word	0x2000000c

080066b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	609a      	str	r2, [r3, #8]
}
 80066d2:	bf00      	nop
 80066d4:	370c      	adds	r7, #12
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	431a      	orrs	r2, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	609a      	str	r2, [r3, #8]
}
 80066f8:	bf00      	nop
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006714:	4618      	mov	r0, r3
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006720:	b480      	push	{r7}
 8006722:	b087      	sub	sp, #28
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
 800672c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	3360      	adds	r3, #96	@ 0x60
 8006732:	461a      	mov	r2, r3
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	4b08      	ldr	r3, [pc, #32]	@ (8006764 <LL_ADC_SetOffset+0x44>)
 8006742:	4013      	ands	r3, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	4313      	orrs	r3, r2
 8006750:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006758:	bf00      	nop
 800675a:	371c      	adds	r7, #28
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr
 8006764:	03fff000 	.word	0x03fff000

08006768 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	3360      	adds	r3, #96	@ 0x60
 8006776:	461a      	mov	r2, r3
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	009b      	lsls	r3, r3, #2
 800677c:	4413      	add	r3, r2
 800677e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006788:	4618      	mov	r0, r3
 800678a:	3714      	adds	r7, #20
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3360      	adds	r3, #96	@ 0x60
 80067a4:	461a      	mov	r2, r3
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	431a      	orrs	r2, r3
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr

080067ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80067ca:	b480      	push	{r7}
 80067cc:	b087      	sub	sp, #28
 80067ce:	af00      	add	r7, sp, #0
 80067d0:	60f8      	str	r0, [r7, #12]
 80067d2:	60b9      	str	r1, [r7, #8]
 80067d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	3360      	adds	r3, #96	@ 0x60
 80067da:	461a      	mov	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	431a      	orrs	r2, r3
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80067f4:	bf00      	nop
 80067f6:	371c      	adds	r7, #28
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006800:	b480      	push	{r7}
 8006802:	b087      	sub	sp, #28
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3360      	adds	r3, #96	@ 0x60
 8006810:	461a      	mov	r2, r3
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	4413      	add	r3, r2
 8006818:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	431a      	orrs	r2, r3
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800682a:	bf00      	nop
 800682c:	371c      	adds	r7, #28
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006836:	b480      	push	{r7}
 8006838:	b083      	sub	sp, #12
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	615a      	str	r2, [r3, #20]
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006870:	2301      	movs	r3, #1
 8006872:	e000      	b.n	8006876 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006882:	b480      	push	{r7}
 8006884:	b087      	sub	sp, #28
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	3330      	adds	r3, #48	@ 0x30
 8006892:	461a      	mov	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	0a1b      	lsrs	r3, r3, #8
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	f003 030c 	and.w	r3, r3, #12
 800689e:	4413      	add	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	f003 031f 	and.w	r3, r3, #31
 80068ac:	211f      	movs	r1, #31
 80068ae:	fa01 f303 	lsl.w	r3, r1, r3
 80068b2:	43db      	mvns	r3, r3
 80068b4:	401a      	ands	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	0e9b      	lsrs	r3, r3, #26
 80068ba:	f003 011f 	and.w	r1, r3, #31
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f003 031f 	and.w	r3, r3, #31
 80068c4:	fa01 f303 	lsl.w	r3, r1, r3
 80068c8:	431a      	orrs	r2, r3
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80068ce:	bf00      	nop
 80068d0:	371c      	adds	r7, #28
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr

080068da <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80068da:	b480      	push	{r7}
 80068dc:	b087      	sub	sp, #28
 80068de:	af00      	add	r7, sp, #0
 80068e0:	60f8      	str	r0, [r7, #12]
 80068e2:	60b9      	str	r1, [r7, #8]
 80068e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	3314      	adds	r3, #20
 80068ea:	461a      	mov	r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	0e5b      	lsrs	r3, r3, #25
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	f003 0304 	and.w	r3, r3, #4
 80068f6:	4413      	add	r3, r2
 80068f8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	0d1b      	lsrs	r3, r3, #20
 8006902:	f003 031f 	and.w	r3, r3, #31
 8006906:	2107      	movs	r1, #7
 8006908:	fa01 f303 	lsl.w	r3, r1, r3
 800690c:	43db      	mvns	r3, r3
 800690e:	401a      	ands	r2, r3
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	0d1b      	lsrs	r3, r3, #20
 8006914:	f003 031f 	and.w	r3, r3, #31
 8006918:	6879      	ldr	r1, [r7, #4]
 800691a:	fa01 f303 	lsl.w	r3, r1, r3
 800691e:	431a      	orrs	r2, r3
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006924:	bf00      	nop
 8006926:	371c      	adds	r7, #28
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006948:	43db      	mvns	r3, r3
 800694a:	401a      	ands	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f003 0318 	and.w	r3, r3, #24
 8006952:	4908      	ldr	r1, [pc, #32]	@ (8006974 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006954:	40d9      	lsrs	r1, r3
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	400b      	ands	r3, r1
 800695a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800695e:	431a      	orrs	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006966:	bf00      	nop
 8006968:	3714      	adds	r7, #20
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
 8006972:	bf00      	nop
 8006974:	0007ffff 	.word	0x0007ffff

08006978 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f003 031f 	and.w	r3, r3, #31
}
 8006988:	4618      	mov	r0, r3
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80069c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	6093      	str	r3, [r2, #8]
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069e8:	d101      	bne.n	80069ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e000      	b.n	80069f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006a0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a38:	d101      	bne.n	8006a3e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e000      	b.n	8006a40 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a60:	f043 0201 	orr.w	r2, r3, #1
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006a68:	bf00      	nop
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a88:	f043 0202 	orr.w	r2, r3, #2
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 0301 	and.w	r3, r3, #1
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <LL_ADC_IsEnabled+0x18>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e000      	b.n	8006ab6 <LL_ADC_IsEnabled+0x1a>
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	370c      	adds	r7, #12
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b083      	sub	sp, #12
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d101      	bne.n	8006ada <LL_ADC_IsDisableOngoing+0x18>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e000      	b.n	8006adc <LL_ADC_IsDisableOngoing+0x1a>
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006af8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006afc:	f043 0204 	orr.w	r2, r3, #4
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006b04:	bf00      	nop
 8006b06:	370c      	adds	r7, #12
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006b24:	f043 0210 	orr.w	r2, r3, #16
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d101      	bne.n	8006b50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e000      	b.n	8006b52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b6e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006b72:	f043 0220 	orr.w	r2, r3, #32
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006b7a:	bf00      	nop
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b083      	sub	sp, #12
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f003 0308 	and.w	r3, r3, #8
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d101      	bne.n	8006b9e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e000      	b.n	8006ba0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006bac:	b590      	push	{r4, r7, lr}
 8006bae:	b089      	sub	sp, #36	@ 0x24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e167      	b.n	8006e96 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d109      	bne.n	8006be8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f7fc fea3 	bl	8003920 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7ff fef1 	bl	80069d4 <LL_ADC_IsDeepPowerDownEnabled>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d004      	beq.n	8006c02 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7ff fed7 	bl	80069b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7ff ff0c 	bl	8006a24 <LL_ADC_IsInternalRegulatorEnabled>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d115      	bne.n	8006c3e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff fef0 	bl	80069fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006c1c:	4ba0      	ldr	r3, [pc, #640]	@ (8006ea0 <HAL_ADC_Init+0x2f4>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	099b      	lsrs	r3, r3, #6
 8006c22:	4aa0      	ldr	r2, [pc, #640]	@ (8006ea4 <HAL_ADC_Init+0x2f8>)
 8006c24:	fba2 2303 	umull	r2, r3, r2, r3
 8006c28:	099b      	lsrs	r3, r3, #6
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	005b      	lsls	r3, r3, #1
 8006c2e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006c30:	e002      	b.n	8006c38 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	3b01      	subs	r3, #1
 8006c36:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1f9      	bne.n	8006c32 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff feee 	bl	8006a24 <LL_ADC_IsInternalRegulatorEnabled>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10d      	bne.n	8006c6a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c52:	f043 0210 	orr.w	r2, r3, #16
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c5e:	f043 0201 	orr.w	r2, r3, #1
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7ff ff62 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 8006c74:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c7a:	f003 0310 	and.w	r3, r3, #16
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f040 8100 	bne.w	8006e84 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f040 80fc 	bne.w	8006e84 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c90:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006c94:	f043 0202 	orr.w	r2, r3, #2
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f7ff fefb 	bl	8006a9c <LL_ADC_IsEnabled>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d111      	bne.n	8006cd0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006cac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006cb0:	f7ff fef4 	bl	8006a9c <LL_ADC_IsEnabled>
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	487c      	ldr	r0, [pc, #496]	@ (8006ea8 <HAL_ADC_Init+0x2fc>)
 8006cb8:	f7ff fef0 	bl	8006a9c <LL_ADC_IsEnabled>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	4323      	orrs	r3, r4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	4619      	mov	r1, r3
 8006cca:	4878      	ldr	r0, [pc, #480]	@ (8006eac <HAL_ADC_Init+0x300>)
 8006ccc:	f7ff fcf4 	bl	80066b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	7f5b      	ldrb	r3, [r3, #29]
 8006cd4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006cda:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006ce0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006ce6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d106      	bne.n	8006d0c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d02:	3b01      	subs	r3, #1
 8006d04:	045b      	lsls	r3, r3, #17
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d009      	beq.n	8006d28 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d18:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d20:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006d22:	69ba      	ldr	r2, [r7, #24]
 8006d24:	4313      	orrs	r3, r2
 8006d26:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68da      	ldr	r2, [r3, #12]
 8006d2e:	4b60      	ldr	r3, [pc, #384]	@ (8006eb0 <HAL_ADC_Init+0x304>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	687a      	ldr	r2, [r7, #4]
 8006d34:	6812      	ldr	r2, [r2, #0]
 8006d36:	69b9      	ldr	r1, [r7, #24]
 8006d38:	430b      	orrs	r3, r1
 8006d3a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7ff ff15 	bl	8006b86 <LL_ADC_INJ_IsConversionOngoing>
 8006d5c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d16d      	bne.n	8006e40 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d16a      	bne.n	8006e40 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006d6e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006d76:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d86:	f023 0302 	bic.w	r3, r3, #2
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6812      	ldr	r2, [r2, #0]
 8006d8e:	69b9      	ldr	r1, [r7, #24]
 8006d90:	430b      	orrs	r3, r1
 8006d92:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d017      	beq.n	8006dcc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	691a      	ldr	r2, [r3, #16]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006daa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006db4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006db8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6911      	ldr	r1, [r2, #16]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	6812      	ldr	r2, [r2, #0]
 8006dc4:	430b      	orrs	r3, r1
 8006dc6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006dca:	e013      	b.n	8006df4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	691a      	ldr	r2, [r3, #16]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006dda:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	6812      	ldr	r2, [r2, #0]
 8006de8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006dec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006df0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d118      	bne.n	8006e30 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006e08:	f023 0304 	bic.w	r3, r3, #4
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006e14:	4311      	orrs	r1, r2
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006e1a:	4311      	orrs	r1, r2
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e20:	430a      	orrs	r2, r1
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0201 	orr.w	r2, r2, #1
 8006e2c:	611a      	str	r2, [r3, #16]
 8006e2e:	e007      	b.n	8006e40 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	691a      	ldr	r2, [r3, #16]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f022 0201 	bic.w	r2, r2, #1
 8006e3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d10c      	bne.n	8006e62 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4e:	f023 010f 	bic.w	r1, r3, #15
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	1e5a      	subs	r2, r3, #1
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	430a      	orrs	r2, r1
 8006e5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006e60:	e007      	b.n	8006e72 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 020f 	bic.w	r2, r2, #15
 8006e70:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e76:	f023 0303 	bic.w	r3, r3, #3
 8006e7a:	f043 0201 	orr.w	r2, r3, #1
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006e82:	e007      	b.n	8006e94 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e88:	f043 0210 	orr.w	r2, r3, #16
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006e94:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3724      	adds	r7, #36	@ 0x24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd90      	pop	{r4, r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20000004 	.word	0x20000004
 8006ea4:	053e2d63 	.word	0x053e2d63
 8006ea8:	50000100 	.word	0x50000100
 8006eac:	50000300 	.word	0x50000300
 8006eb0:	fff04007 	.word	0xfff04007

08006eb4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ebc:	4859      	ldr	r0, [pc, #356]	@ (8007024 <HAL_ADC_Start+0x170>)
 8006ebe:	f7ff fd5b 	bl	8006978 <LL_ADC_GetMultimode>
 8006ec2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7ff fe35 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f040 809f 	bne.w	8007014 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <HAL_ADC_Start+0x30>
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	e09a      	b.n	800701a <HAL_ADC_Start+0x166>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fe63 	bl	8007bb8 <ADC_Enable>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006ef6:	7dfb      	ldrb	r3, [r7, #23]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f040 8086 	bne.w	800700a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f02:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006f06:	f023 0301 	bic.w	r3, r3, #1
 8006f0a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a44      	ldr	r2, [pc, #272]	@ (8007028 <HAL_ADC_Start+0x174>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d002      	beq.n	8006f22 <HAL_ADC_Start+0x6e>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	e001      	b.n	8006f26 <HAL_ADC_Start+0x72>
 8006f22:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6812      	ldr	r2, [r2, #0]
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d002      	beq.n	8006f34 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d105      	bne.n	8006f40 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f38:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f4c:	d106      	bne.n	8006f5c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f52:	f023 0206 	bic.w	r2, r3, #6
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	661a      	str	r2, [r3, #96]	@ 0x60
 8006f5a:	e002      	b.n	8006f62 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	221c      	movs	r2, #28
 8006f68:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a2c      	ldr	r2, [pc, #176]	@ (8007028 <HAL_ADC_Start+0x174>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d002      	beq.n	8006f82 <HAL_ADC_Start+0xce>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	e001      	b.n	8006f86 <HAL_ADC_Start+0xd2>
 8006f82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	6812      	ldr	r2, [r2, #0]
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d008      	beq.n	8006fa0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	2b05      	cmp	r3, #5
 8006f98:	d002      	beq.n	8006fa0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	2b09      	cmp	r3, #9
 8006f9e:	d114      	bne.n	8006fca <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d007      	beq.n	8006fbe <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006fb6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff fd90 	bl	8006ae8 <LL_ADC_REG_StartConversion>
 8006fc8:	e026      	b.n	8007018 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a13      	ldr	r2, [pc, #76]	@ (8007028 <HAL_ADC_Start+0x174>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d002      	beq.n	8006fe6 <HAL_ADC_Start+0x132>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	e001      	b.n	8006fea <HAL_ADC_Start+0x136>
 8006fe6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006fea:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00f      	beq.n	8007018 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ffc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007000:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007008:	e006      	b.n	8007018 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8007012:	e001      	b.n	8007018 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007014:	2302      	movs	r3, #2
 8007016:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007018:	7dfb      	ldrb	r3, [r7, #23]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	50000300 	.word	0x50000300
 8007028:	50000100 	.word	0x50000100

0800702c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800703a:	2b01      	cmp	r3, #1
 800703c:	d101      	bne.n	8007042 <HAL_ADC_Stop+0x16>
 800703e:	2302      	movs	r3, #2
 8007040:	e023      	b.n	800708a <HAL_ADC_Stop+0x5e>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800704a:	2103      	movs	r1, #3
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fcf7 	bl	8007a40 <ADC_ConversionStop>
 8007052:	4603      	mov	r3, r0
 8007054:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007056:	7bfb      	ldrb	r3, [r7, #15]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d111      	bne.n	8007080 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fe31 	bl	8007cc4 <ADC_Disable>
 8007062:	4603      	mov	r3, r0
 8007064:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007066:	7bfb      	ldrb	r3, [r7, #15]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d109      	bne.n	8007080 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007070:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	f043 0201 	orr.w	r2, r3, #1
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007088:	7bfb      	ldrb	r3, [r7, #15]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b088      	sub	sp, #32
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800709e:	4867      	ldr	r0, [pc, #412]	@ (800723c <HAL_ADC_PollForConversion+0x1a8>)
 80070a0:	f7ff fc6a 	bl	8006978 <LL_ADC_GetMultimode>
 80070a4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	2b08      	cmp	r3, #8
 80070ac:	d102      	bne.n	80070b4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80070ae:	2308      	movs	r3, #8
 80070b0:	61fb      	str	r3, [r7, #28]
 80070b2:	e02a      	b.n	800710a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d005      	beq.n	80070c6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2b05      	cmp	r3, #5
 80070be:	d002      	beq.n	80070c6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	2b09      	cmp	r3, #9
 80070c4:	d111      	bne.n	80070ea <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d007      	beq.n	80070e4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070d8:	f043 0220 	orr.w	r2, r3, #32
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e0a6      	b.n	8007232 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80070e4:	2304      	movs	r3, #4
 80070e6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80070e8:	e00f      	b.n	800710a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80070ea:	4854      	ldr	r0, [pc, #336]	@ (800723c <HAL_ADC_PollForConversion+0x1a8>)
 80070ec:	f7ff fc52 	bl	8006994 <LL_ADC_GetMultiDMATransfer>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d007      	beq.n	8007106 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070fa:	f043 0220 	orr.w	r2, r3, #32
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e095      	b.n	8007232 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8007106:	2304      	movs	r3, #4
 8007108:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800710a:	f7ff faa7 	bl	800665c <HAL_GetTick>
 800710e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007110:	e021      	b.n	8007156 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007118:	d01d      	beq.n	8007156 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800711a:	f7ff fa9f 	bl	800665c <HAL_GetTick>
 800711e:	4602      	mov	r2, r0
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	683a      	ldr	r2, [r7, #0]
 8007126:	429a      	cmp	r2, r3
 8007128:	d302      	bcc.n	8007130 <HAL_ADC_PollForConversion+0x9c>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d112      	bne.n	8007156 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	4013      	ands	r3, r2
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10b      	bne.n	8007156 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007142:	f043 0204 	orr.w	r2, r3, #4
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8007152:	2303      	movs	r3, #3
 8007154:	e06d      	b.n	8007232 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	4013      	ands	r3, r2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0d6      	beq.n	8007112 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007168:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4618      	mov	r0, r3
 8007176:	f7ff fb71 	bl	800685c <LL_ADC_REG_IsTriggerSourceSWStart>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01c      	beq.n	80071ba <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	7f5b      	ldrb	r3, [r3, #29]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d118      	bne.n	80071ba <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0308 	and.w	r3, r3, #8
 8007192:	2b08      	cmp	r3, #8
 8007194:	d111      	bne.n	80071ba <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800719a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d105      	bne.n	80071ba <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071b2:	f043 0201 	orr.w	r2, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a20      	ldr	r2, [pc, #128]	@ (8007240 <HAL_ADC_PollForConversion+0x1ac>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d002      	beq.n	80071ca <HAL_ADC_PollForConversion+0x136>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	e001      	b.n	80071ce <HAL_ADC_PollForConversion+0x13a>
 80071ca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6812      	ldr	r2, [r2, #0]
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d008      	beq.n	80071e8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d005      	beq.n	80071e8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	2b05      	cmp	r3, #5
 80071e0:	d002      	beq.n	80071e8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b09      	cmp	r3, #9
 80071e6:	d104      	bne.n	80071f2 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	61bb      	str	r3, [r7, #24]
 80071f0:	e00d      	b.n	800720e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a12      	ldr	r2, [pc, #72]	@ (8007240 <HAL_ADC_PollForConversion+0x1ac>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d002      	beq.n	8007202 <HAL_ADC_PollForConversion+0x16e>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	e001      	b.n	8007206 <HAL_ADC_PollForConversion+0x172>
 8007202:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8007206:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	2b08      	cmp	r3, #8
 8007212:	d104      	bne.n	800721e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2208      	movs	r2, #8
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	e008      	b.n	8007230 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d103      	bne.n	8007230 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	220c      	movs	r2, #12
 800722e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3720      	adds	r7, #32
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	50000300 	.word	0x50000300
 8007240:	50000100 	.word	0x50000100

08007244 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8007252:	4618      	mov	r0, r3
 8007254:	370c      	adds	r7, #12
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
	...

08007260 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b0b6      	sub	sp, #216	@ 0xd8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800726a:	2300      	movs	r3, #0
 800726c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007270:	2300      	movs	r3, #0
 8007272:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800727a:	2b01      	cmp	r3, #1
 800727c:	d101      	bne.n	8007282 <HAL_ADC_ConfigChannel+0x22>
 800727e:	2302      	movs	r3, #2
 8007280:	e3c8      	b.n	8007a14 <HAL_ADC_ConfigChannel+0x7b4>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4618      	mov	r0, r3
 8007290:	f7ff fc52 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	f040 83ad 	bne.w	80079f6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6818      	ldr	r0, [r3, #0]
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	6859      	ldr	r1, [r3, #4]
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	461a      	mov	r2, r3
 80072aa:	f7ff faea 	bl	8006882 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fc40 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 80072b8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff fc60 	bl	8006b86 <LL_ADC_INJ_IsConversionOngoing>
 80072c6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80072ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	f040 81d9 	bne.w	8007686 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80072d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f040 81d4 	bne.w	8007686 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072e6:	d10f      	bne.n	8007308 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6818      	ldr	r0, [r3, #0]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2200      	movs	r2, #0
 80072f2:	4619      	mov	r1, r3
 80072f4:	f7ff faf1 	bl	80068da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007300:	4618      	mov	r0, r3
 8007302:	f7ff fa98 	bl	8006836 <LL_ADC_SetSamplingTimeCommonConfig>
 8007306:	e00e      	b.n	8007326 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6818      	ldr	r0, [r3, #0]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	6819      	ldr	r1, [r3, #0]
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	461a      	mov	r2, r3
 8007316:	f7ff fae0 	bl	80068da <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2100      	movs	r1, #0
 8007320:	4618      	mov	r0, r3
 8007322:	f7ff fa88 	bl	8006836 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	695a      	ldr	r2, [r3, #20]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	08db      	lsrs	r3, r3, #3
 8007332:	f003 0303 	and.w	r3, r3, #3
 8007336:	005b      	lsls	r3, r3, #1
 8007338:	fa02 f303 	lsl.w	r3, r2, r3
 800733c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	2b04      	cmp	r3, #4
 8007346:	d022      	beq.n	800738e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	6919      	ldr	r1, [r3, #16]
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007358:	f7ff f9e2 	bl	8006720 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6818      	ldr	r0, [r3, #0]
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	6919      	ldr	r1, [r3, #16]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	699b      	ldr	r3, [r3, #24]
 8007368:	461a      	mov	r2, r3
 800736a:	f7ff fa2e 	bl	80067ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6818      	ldr	r0, [r3, #0]
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800737a:	2b01      	cmp	r3, #1
 800737c:	d102      	bne.n	8007384 <HAL_ADC_ConfigChannel+0x124>
 800737e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007382:	e000      	b.n	8007386 <HAL_ADC_ConfigChannel+0x126>
 8007384:	2300      	movs	r3, #0
 8007386:	461a      	mov	r2, r3
 8007388:	f7ff fa3a 	bl	8006800 <LL_ADC_SetOffsetSaturation>
 800738c:	e17b      	b.n	8007686 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2100      	movs	r1, #0
 8007394:	4618      	mov	r0, r3
 8007396:	f7ff f9e7 	bl	8006768 <LL_ADC_GetOffsetChannel>
 800739a:	4603      	mov	r3, r0
 800739c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10a      	bne.n	80073ba <HAL_ADC_ConfigChannel+0x15a>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2100      	movs	r1, #0
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7ff f9dc 	bl	8006768 <LL_ADC_GetOffsetChannel>
 80073b0:	4603      	mov	r3, r0
 80073b2:	0e9b      	lsrs	r3, r3, #26
 80073b4:	f003 021f 	and.w	r2, r3, #31
 80073b8:	e01e      	b.n	80073f8 <HAL_ADC_ConfigChannel+0x198>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2100      	movs	r1, #0
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7ff f9d1 	bl	8006768 <LL_ADC_GetOffsetChannel>
 80073c6:	4603      	mov	r3, r0
 80073c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80073d0:	fa93 f3a3 	rbit	r3, r3
 80073d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80073d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80073e0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80073e8:	2320      	movs	r3, #32
 80073ea:	e004      	b.n	80073f6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80073ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80073f0:	fab3 f383 	clz	r3, r3
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007400:	2b00      	cmp	r3, #0
 8007402:	d105      	bne.n	8007410 <HAL_ADC_ConfigChannel+0x1b0>
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	0e9b      	lsrs	r3, r3, #26
 800740a:	f003 031f 	and.w	r3, r3, #31
 800740e:	e018      	b.n	8007442 <HAL_ADC_ConfigChannel+0x1e2>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007418:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800741c:	fa93 f3a3 	rbit	r3, r3
 8007420:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8007424:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800742c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d101      	bne.n	8007438 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007434:	2320      	movs	r3, #32
 8007436:	e004      	b.n	8007442 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007438:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800743c:	fab3 f383 	clz	r3, r3
 8007440:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007442:	429a      	cmp	r2, r3
 8007444:	d106      	bne.n	8007454 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2200      	movs	r2, #0
 800744c:	2100      	movs	r1, #0
 800744e:	4618      	mov	r0, r3
 8007450:	f7ff f9a0 	bl	8006794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2101      	movs	r1, #1
 800745a:	4618      	mov	r0, r3
 800745c:	f7ff f984 	bl	8006768 <LL_ADC_GetOffsetChannel>
 8007460:	4603      	mov	r3, r0
 8007462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007466:	2b00      	cmp	r3, #0
 8007468:	d10a      	bne.n	8007480 <HAL_ADC_ConfigChannel+0x220>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2101      	movs	r1, #1
 8007470:	4618      	mov	r0, r3
 8007472:	f7ff f979 	bl	8006768 <LL_ADC_GetOffsetChannel>
 8007476:	4603      	mov	r3, r0
 8007478:	0e9b      	lsrs	r3, r3, #26
 800747a:	f003 021f 	and.w	r2, r3, #31
 800747e:	e01e      	b.n	80074be <HAL_ADC_ConfigChannel+0x25e>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2101      	movs	r1, #1
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff f96e 	bl	8006768 <LL_ADC_GetOffsetChannel>
 800748c:	4603      	mov	r3, r0
 800748e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007496:	fa93 f3a3 	rbit	r3, r3
 800749a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800749e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80074a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80074a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80074ae:	2320      	movs	r3, #32
 80074b0:	e004      	b.n	80074bc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80074b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80074b6:	fab3 f383 	clz	r3, r3
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d105      	bne.n	80074d6 <HAL_ADC_ConfigChannel+0x276>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	0e9b      	lsrs	r3, r3, #26
 80074d0:	f003 031f 	and.w	r3, r3, #31
 80074d4:	e018      	b.n	8007508 <HAL_ADC_ConfigChannel+0x2a8>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80074e2:	fa93 f3a3 	rbit	r3, r3
 80074e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80074ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80074ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80074f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80074fa:	2320      	movs	r3, #32
 80074fc:	e004      	b.n	8007508 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80074fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007502:	fab3 f383 	clz	r3, r3
 8007506:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007508:	429a      	cmp	r2, r3
 800750a:	d106      	bne.n	800751a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2200      	movs	r2, #0
 8007512:	2101      	movs	r1, #1
 8007514:	4618      	mov	r0, r3
 8007516:	f7ff f93d 	bl	8006794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2102      	movs	r1, #2
 8007520:	4618      	mov	r0, r3
 8007522:	f7ff f921 	bl	8006768 <LL_ADC_GetOffsetChannel>
 8007526:	4603      	mov	r3, r0
 8007528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800752c:	2b00      	cmp	r3, #0
 800752e:	d10a      	bne.n	8007546 <HAL_ADC_ConfigChannel+0x2e6>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2102      	movs	r1, #2
 8007536:	4618      	mov	r0, r3
 8007538:	f7ff f916 	bl	8006768 <LL_ADC_GetOffsetChannel>
 800753c:	4603      	mov	r3, r0
 800753e:	0e9b      	lsrs	r3, r3, #26
 8007540:	f003 021f 	and.w	r2, r3, #31
 8007544:	e01e      	b.n	8007584 <HAL_ADC_ConfigChannel+0x324>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2102      	movs	r1, #2
 800754c:	4618      	mov	r0, r3
 800754e:	f7ff f90b 	bl	8006768 <LL_ADC_GetOffsetChannel>
 8007552:	4603      	mov	r3, r0
 8007554:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007558:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800755c:	fa93 f3a3 	rbit	r3, r3
 8007560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007564:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007568:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800756c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8007574:	2320      	movs	r3, #32
 8007576:	e004      	b.n	8007582 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8007578:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800757c:	fab3 f383 	clz	r3, r3
 8007580:	b2db      	uxtb	r3, r3
 8007582:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800758c:	2b00      	cmp	r3, #0
 800758e:	d105      	bne.n	800759c <HAL_ADC_ConfigChannel+0x33c>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	0e9b      	lsrs	r3, r3, #26
 8007596:	f003 031f 	and.w	r3, r3, #31
 800759a:	e016      	b.n	80075ca <HAL_ADC_ConfigChannel+0x36a>
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80075a8:	fa93 f3a3 	rbit	r3, r3
 80075ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80075ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80075b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80075b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80075bc:	2320      	movs	r3, #32
 80075be:	e004      	b.n	80075ca <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80075c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80075c4:	fab3 f383 	clz	r3, r3
 80075c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d106      	bne.n	80075dc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2200      	movs	r2, #0
 80075d4:	2102      	movs	r1, #2
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7ff f8dc 	bl	8006794 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2103      	movs	r1, #3
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7ff f8c0 	bl	8006768 <LL_ADC_GetOffsetChannel>
 80075e8:	4603      	mov	r3, r0
 80075ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d10a      	bne.n	8007608 <HAL_ADC_ConfigChannel+0x3a8>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2103      	movs	r1, #3
 80075f8:	4618      	mov	r0, r3
 80075fa:	f7ff f8b5 	bl	8006768 <LL_ADC_GetOffsetChannel>
 80075fe:	4603      	mov	r3, r0
 8007600:	0e9b      	lsrs	r3, r3, #26
 8007602:	f003 021f 	and.w	r2, r3, #31
 8007606:	e017      	b.n	8007638 <HAL_ADC_ConfigChannel+0x3d8>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2103      	movs	r1, #3
 800760e:	4618      	mov	r0, r3
 8007610:	f7ff f8aa 	bl	8006768 <LL_ADC_GetOffsetChannel>
 8007614:	4603      	mov	r3, r0
 8007616:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007618:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800761a:	fa93 f3a3 	rbit	r3, r3
 800761e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007620:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007622:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007624:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007626:	2b00      	cmp	r3, #0
 8007628:	d101      	bne.n	800762e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800762a:	2320      	movs	r3, #32
 800762c:	e003      	b.n	8007636 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800762e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007630:	fab3 f383 	clz	r3, r3
 8007634:	b2db      	uxtb	r3, r3
 8007636:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007640:	2b00      	cmp	r3, #0
 8007642:	d105      	bne.n	8007650 <HAL_ADC_ConfigChannel+0x3f0>
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	0e9b      	lsrs	r3, r3, #26
 800764a:	f003 031f 	and.w	r3, r3, #31
 800764e:	e011      	b.n	8007674 <HAL_ADC_ConfigChannel+0x414>
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007656:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007658:	fa93 f3a3 	rbit	r3, r3
 800765c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800765e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007660:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007662:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007664:	2b00      	cmp	r3, #0
 8007666:	d101      	bne.n	800766c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007668:	2320      	movs	r3, #32
 800766a:	e003      	b.n	8007674 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800766c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800766e:	fab3 f383 	clz	r3, r3
 8007672:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007674:	429a      	cmp	r2, r3
 8007676:	d106      	bne.n	8007686 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2200      	movs	r2, #0
 800767e:	2103      	movs	r1, #3
 8007680:	4618      	mov	r0, r3
 8007682:	f7ff f887 	bl	8006794 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4618      	mov	r0, r3
 800768c:	f7ff fa06 	bl	8006a9c <LL_ADC_IsEnabled>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	f040 8140 	bne.w	8007918 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	6819      	ldr	r1, [r3, #0]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	461a      	mov	r2, r3
 80076a6:	f7ff f943 	bl	8006930 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	4a8f      	ldr	r2, [pc, #572]	@ (80078ec <HAL_ADC_ConfigChannel+0x68c>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	f040 8131 	bne.w	8007918 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10b      	bne.n	80076de <HAL_ADC_ConfigChannel+0x47e>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	0e9b      	lsrs	r3, r3, #26
 80076cc:	3301      	adds	r3, #1
 80076ce:	f003 031f 	and.w	r3, r3, #31
 80076d2:	2b09      	cmp	r3, #9
 80076d4:	bf94      	ite	ls
 80076d6:	2301      	movls	r3, #1
 80076d8:	2300      	movhi	r3, #0
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	e019      	b.n	8007712 <HAL_ADC_ConfigChannel+0x4b2>
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076e6:	fa93 f3a3 	rbit	r3, r3
 80076ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80076ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076ee:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80076f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80076f6:	2320      	movs	r3, #32
 80076f8:	e003      	b.n	8007702 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80076fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076fc:	fab3 f383 	clz	r3, r3
 8007700:	b2db      	uxtb	r3, r3
 8007702:	3301      	adds	r3, #1
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	2b09      	cmp	r3, #9
 800770a:	bf94      	ite	ls
 800770c:	2301      	movls	r3, #1
 800770e:	2300      	movhi	r3, #0
 8007710:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007712:	2b00      	cmp	r3, #0
 8007714:	d079      	beq.n	800780a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <HAL_ADC_ConfigChannel+0x4d2>
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	0e9b      	lsrs	r3, r3, #26
 8007728:	3301      	adds	r3, #1
 800772a:	069b      	lsls	r3, r3, #26
 800772c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007730:	e015      	b.n	800775e <HAL_ADC_ConfigChannel+0x4fe>
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800773a:	fa93 f3a3 	rbit	r3, r3
 800773e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007742:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007744:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800774a:	2320      	movs	r3, #32
 800774c:	e003      	b.n	8007756 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800774e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007750:	fab3 f383 	clz	r3, r3
 8007754:	b2db      	uxtb	r3, r3
 8007756:	3301      	adds	r3, #1
 8007758:	069b      	lsls	r3, r3, #26
 800775a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007766:	2b00      	cmp	r3, #0
 8007768:	d109      	bne.n	800777e <HAL_ADC_ConfigChannel+0x51e>
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	0e9b      	lsrs	r3, r3, #26
 8007770:	3301      	adds	r3, #1
 8007772:	f003 031f 	and.w	r3, r3, #31
 8007776:	2101      	movs	r1, #1
 8007778:	fa01 f303 	lsl.w	r3, r1, r3
 800777c:	e017      	b.n	80077ae <HAL_ADC_ConfigChannel+0x54e>
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007786:	fa93 f3a3 	rbit	r3, r3
 800778a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800778c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800778e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007790:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007792:	2b00      	cmp	r3, #0
 8007794:	d101      	bne.n	800779a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8007796:	2320      	movs	r3, #32
 8007798:	e003      	b.n	80077a2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800779a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800779c:	fab3 f383 	clz	r3, r3
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	3301      	adds	r3, #1
 80077a4:	f003 031f 	and.w	r3, r3, #31
 80077a8:	2101      	movs	r1, #1
 80077aa:	fa01 f303 	lsl.w	r3, r1, r3
 80077ae:	ea42 0103 	orr.w	r1, r2, r3
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d10a      	bne.n	80077d4 <HAL_ADC_ConfigChannel+0x574>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	0e9b      	lsrs	r3, r3, #26
 80077c4:	3301      	adds	r3, #1
 80077c6:	f003 021f 	and.w	r2, r3, #31
 80077ca:	4613      	mov	r3, r2
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	4413      	add	r3, r2
 80077d0:	051b      	lsls	r3, r3, #20
 80077d2:	e018      	b.n	8007806 <HAL_ADC_ConfigChannel+0x5a6>
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077dc:	fa93 f3a3 	rbit	r3, r3
 80077e0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80077e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80077e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d101      	bne.n	80077f0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80077ec:	2320      	movs	r3, #32
 80077ee:	e003      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80077f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077f2:	fab3 f383 	clz	r3, r3
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	3301      	adds	r3, #1
 80077fa:	f003 021f 	and.w	r2, r3, #31
 80077fe:	4613      	mov	r3, r2
 8007800:	005b      	lsls	r3, r3, #1
 8007802:	4413      	add	r3, r2
 8007804:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007806:	430b      	orrs	r3, r1
 8007808:	e081      	b.n	800790e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007812:	2b00      	cmp	r3, #0
 8007814:	d107      	bne.n	8007826 <HAL_ADC_ConfigChannel+0x5c6>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	0e9b      	lsrs	r3, r3, #26
 800781c:	3301      	adds	r3, #1
 800781e:	069b      	lsls	r3, r3, #26
 8007820:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007824:	e015      	b.n	8007852 <HAL_ADC_ConfigChannel+0x5f2>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800782c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800782e:	fa93 f3a3 	rbit	r3, r3
 8007832:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007836:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800783e:	2320      	movs	r3, #32
 8007840:	e003      	b.n	800784a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8007842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007844:	fab3 f383 	clz	r3, r3
 8007848:	b2db      	uxtb	r3, r3
 800784a:	3301      	adds	r3, #1
 800784c:	069b      	lsls	r3, r3, #26
 800784e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800785a:	2b00      	cmp	r3, #0
 800785c:	d109      	bne.n	8007872 <HAL_ADC_ConfigChannel+0x612>
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	0e9b      	lsrs	r3, r3, #26
 8007864:	3301      	adds	r3, #1
 8007866:	f003 031f 	and.w	r3, r3, #31
 800786a:	2101      	movs	r1, #1
 800786c:	fa01 f303 	lsl.w	r3, r1, r3
 8007870:	e017      	b.n	80078a2 <HAL_ADC_ConfigChannel+0x642>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007878:	6a3b      	ldr	r3, [r7, #32]
 800787a:	fa93 f3a3 	rbit	r3, r3
 800787e:	61fb      	str	r3, [r7, #28]
  return result;
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007886:	2b00      	cmp	r3, #0
 8007888:	d101      	bne.n	800788e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800788a:	2320      	movs	r3, #32
 800788c:	e003      	b.n	8007896 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800788e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007890:	fab3 f383 	clz	r3, r3
 8007894:	b2db      	uxtb	r3, r3
 8007896:	3301      	adds	r3, #1
 8007898:	f003 031f 	and.w	r3, r3, #31
 800789c:	2101      	movs	r1, #1
 800789e:	fa01 f303 	lsl.w	r3, r1, r3
 80078a2:	ea42 0103 	orr.w	r1, r2, r3
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10d      	bne.n	80078ce <HAL_ADC_ConfigChannel+0x66e>
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	0e9b      	lsrs	r3, r3, #26
 80078b8:	3301      	adds	r3, #1
 80078ba:	f003 021f 	and.w	r2, r3, #31
 80078be:	4613      	mov	r3, r2
 80078c0:	005b      	lsls	r3, r3, #1
 80078c2:	4413      	add	r3, r2
 80078c4:	3b1e      	subs	r3, #30
 80078c6:	051b      	lsls	r3, r3, #20
 80078c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80078cc:	e01e      	b.n	800790c <HAL_ADC_ConfigChannel+0x6ac>
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	fa93 f3a3 	rbit	r3, r3
 80078da:	613b      	str	r3, [r7, #16]
  return result;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d104      	bne.n	80078f0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80078e6:	2320      	movs	r3, #32
 80078e8:	e006      	b.n	80078f8 <HAL_ADC_ConfigChannel+0x698>
 80078ea:	bf00      	nop
 80078ec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	fab3 f383 	clz	r3, r3
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	3301      	adds	r3, #1
 80078fa:	f003 021f 	and.w	r2, r3, #31
 80078fe:	4613      	mov	r3, r2
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	4413      	add	r3, r2
 8007904:	3b1e      	subs	r3, #30
 8007906:	051b      	lsls	r3, r3, #20
 8007908:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800790c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007912:	4619      	mov	r1, r3
 8007914:	f7fe ffe1 	bl	80068da <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	4b3f      	ldr	r3, [pc, #252]	@ (8007a1c <HAL_ADC_ConfigChannel+0x7bc>)
 800791e:	4013      	ands	r3, r2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d071      	beq.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007924:	483e      	ldr	r0, [pc, #248]	@ (8007a20 <HAL_ADC_ConfigChannel+0x7c0>)
 8007926:	f7fe feed 	bl	8006704 <LL_ADC_GetCommonPathInternalCh>
 800792a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a3c      	ldr	r2, [pc, #240]	@ (8007a24 <HAL_ADC_ConfigChannel+0x7c4>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d004      	beq.n	8007942 <HAL_ADC_ConfigChannel+0x6e2>
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a3a      	ldr	r2, [pc, #232]	@ (8007a28 <HAL_ADC_ConfigChannel+0x7c8>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d127      	bne.n	8007992 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007942:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800794a:	2b00      	cmp	r3, #0
 800794c:	d121      	bne.n	8007992 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007956:	d157      	bne.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007958:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800795c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007960:	4619      	mov	r1, r3
 8007962:	482f      	ldr	r0, [pc, #188]	@ (8007a20 <HAL_ADC_ConfigChannel+0x7c0>)
 8007964:	f7fe febb 	bl	80066de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007968:	4b30      	ldr	r3, [pc, #192]	@ (8007a2c <HAL_ADC_ConfigChannel+0x7cc>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	099b      	lsrs	r3, r3, #6
 800796e:	4a30      	ldr	r2, [pc, #192]	@ (8007a30 <HAL_ADC_ConfigChannel+0x7d0>)
 8007970:	fba2 2303 	umull	r2, r3, r2, r3
 8007974:	099b      	lsrs	r3, r3, #6
 8007976:	1c5a      	adds	r2, r3, #1
 8007978:	4613      	mov	r3, r2
 800797a:	005b      	lsls	r3, r3, #1
 800797c:	4413      	add	r3, r2
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007982:	e002      	b.n	800798a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	3b01      	subs	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1f9      	bne.n	8007984 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007990:	e03a      	b.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a27      	ldr	r2, [pc, #156]	@ (8007a34 <HAL_ADC_ConfigChannel+0x7d4>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d113      	bne.n	80079c4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800799c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10d      	bne.n	80079c4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a22      	ldr	r2, [pc, #136]	@ (8007a38 <HAL_ADC_ConfigChannel+0x7d8>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d02a      	beq.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079ba:	4619      	mov	r1, r3
 80079bc:	4818      	ldr	r0, [pc, #96]	@ (8007a20 <HAL_ADC_ConfigChannel+0x7c0>)
 80079be:	f7fe fe8e 	bl	80066de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80079c2:	e021      	b.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a1c      	ldr	r2, [pc, #112]	@ (8007a3c <HAL_ADC_ConfigChannel+0x7dc>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d11c      	bne.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80079ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d116      	bne.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a16      	ldr	r2, [pc, #88]	@ (8007a38 <HAL_ADC_ConfigChannel+0x7d8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d011      	beq.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80079ec:	4619      	mov	r1, r3
 80079ee:	480c      	ldr	r0, [pc, #48]	@ (8007a20 <HAL_ADC_ConfigChannel+0x7c0>)
 80079f0:	f7fe fe75 	bl	80066de <LL_ADC_SetCommonPathInternalCh>
 80079f4:	e008      	b.n	8007a08 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079fa:	f043 0220 	orr.w	r2, r3, #32
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007a10:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	37d8      	adds	r7, #216	@ 0xd8
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	80080000 	.word	0x80080000
 8007a20:	50000300 	.word	0x50000300
 8007a24:	c3210000 	.word	0xc3210000
 8007a28:	90c00010 	.word	0x90c00010
 8007a2c:	20000004 	.word	0x20000004
 8007a30:	053e2d63 	.word	0x053e2d63
 8007a34:	c7520000 	.word	0xc7520000
 8007a38:	50000100 	.word	0x50000100
 8007a3c:	cb840000 	.word	0xcb840000

08007a40 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b088      	sub	sp, #32
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f7ff f86e 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 8007a5c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff f88f 	bl	8006b86 <LL_ADC_INJ_IsConversionOngoing>
 8007a68:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d103      	bne.n	8007a78 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 8098 	beq.w	8007ba8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d02a      	beq.n	8007adc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	7f5b      	ldrb	r3, [r3, #29]
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d126      	bne.n	8007adc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	7f1b      	ldrb	r3, [r3, #28]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d122      	bne.n	8007adc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8007a96:	2301      	movs	r3, #1
 8007a98:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007a9a:	e014      	b.n	8007ac6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	4a45      	ldr	r2, [pc, #276]	@ (8007bb4 <ADC_ConversionStop+0x174>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d90d      	bls.n	8007ac0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aa8:	f043 0210 	orr.w	r2, r3, #16
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ab4:	f043 0201 	orr.w	r2, r3, #1
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e074      	b.n	8007baa <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b40      	cmp	r3, #64	@ 0x40
 8007ad2:	d1e3      	bne.n	8007a9c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2240      	movs	r2, #64	@ 0x40
 8007ada:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d014      	beq.n	8007b0c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f7ff f826 	bl	8006b38 <LL_ADC_REG_IsConversionOngoing>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d00c      	beq.n	8007b0c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7fe ffe3 	bl	8006ac2 <LL_ADC_IsDisableOngoing>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d104      	bne.n	8007b0c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff f802 	bl	8006b10 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d014      	beq.n	8007b3c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7ff f835 	bl	8006b86 <LL_ADC_INJ_IsConversionOngoing>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00c      	beq.n	8007b3c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7fe ffcb 	bl	8006ac2 <LL_ADC_IsDisableOngoing>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d104      	bne.n	8007b3c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff f811 	bl	8006b5e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d005      	beq.n	8007b4e <ADC_ConversionStop+0x10e>
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	2b03      	cmp	r3, #3
 8007b46:	d105      	bne.n	8007b54 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007b48:	230c      	movs	r3, #12
 8007b4a:	617b      	str	r3, [r7, #20]
        break;
 8007b4c:	e005      	b.n	8007b5a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007b4e:	2308      	movs	r3, #8
 8007b50:	617b      	str	r3, [r7, #20]
        break;
 8007b52:	e002      	b.n	8007b5a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007b54:	2304      	movs	r3, #4
 8007b56:	617b      	str	r3, [r7, #20]
        break;
 8007b58:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007b5a:	f7fe fd7f 	bl	800665c <HAL_GetTick>
 8007b5e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b60:	e01b      	b.n	8007b9a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007b62:	f7fe fd7b 	bl	800665c <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	2b05      	cmp	r3, #5
 8007b6e:	d914      	bls.n	8007b9a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	689a      	ldr	r2, [r3, #8]
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	4013      	ands	r3, r2
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00d      	beq.n	8007b9a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b82:	f043 0210 	orr.w	r2, r3, #16
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b8e:	f043 0201 	orr.w	r2, r3, #1
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e007      	b.n	8007baa <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1dc      	bne.n	8007b62 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3720      	adds	r7, #32
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	a33fffff 	.word	0xa33fffff

08007bb8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe ff67 	bl	8006a9c <LL_ADC_IsEnabled>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d169      	bne.n	8007ca8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	689a      	ldr	r2, [r3, #8]
 8007bda:	4b36      	ldr	r3, [pc, #216]	@ (8007cb4 <ADC_Enable+0xfc>)
 8007bdc:	4013      	ands	r3, r2
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00d      	beq.n	8007bfe <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007be6:	f043 0210 	orr.w	r2, r3, #16
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bf2:	f043 0201 	orr.w	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e055      	b.n	8007caa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe ff22 	bl	8006a4c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007c08:	482b      	ldr	r0, [pc, #172]	@ (8007cb8 <ADC_Enable+0x100>)
 8007c0a:	f7fe fd7b 	bl	8006704 <LL_ADC_GetCommonPathInternalCh>
 8007c0e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007c10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d013      	beq.n	8007c40 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007c18:	4b28      	ldr	r3, [pc, #160]	@ (8007cbc <ADC_Enable+0x104>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	099b      	lsrs	r3, r3, #6
 8007c1e:	4a28      	ldr	r2, [pc, #160]	@ (8007cc0 <ADC_Enable+0x108>)
 8007c20:	fba2 2303 	umull	r2, r3, r2, r3
 8007c24:	099b      	lsrs	r3, r3, #6
 8007c26:	1c5a      	adds	r2, r3, #1
 8007c28:	4613      	mov	r3, r2
 8007c2a:	005b      	lsls	r3, r3, #1
 8007c2c:	4413      	add	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007c32:	e002      	b.n	8007c3a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1f9      	bne.n	8007c34 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007c40:	f7fe fd0c 	bl	800665c <HAL_GetTick>
 8007c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c46:	e028      	b.n	8007c9a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7fe ff25 	bl	8006a9c <LL_ADC_IsEnabled>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d104      	bne.n	8007c62 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7fe fef5 	bl	8006a4c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007c62:	f7fe fcfb 	bl	800665c <HAL_GetTick>
 8007c66:	4602      	mov	r2, r0
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	2b02      	cmp	r3, #2
 8007c6e:	d914      	bls.n	8007c9a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f003 0301 	and.w	r3, r3, #1
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d00d      	beq.n	8007c9a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c82:	f043 0210 	orr.w	r2, r3, #16
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c8e:	f043 0201 	orr.w	r2, r3, #1
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e007      	b.n	8007caa <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d1cf      	bne.n	8007c48 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	8000003f 	.word	0x8000003f
 8007cb8:	50000300 	.word	0x50000300
 8007cbc:	20000004 	.word	0x20000004
 8007cc0:	053e2d63 	.word	0x053e2d63

08007cc4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f7fe fef6 	bl	8006ac2 <LL_ADC_IsDisableOngoing>
 8007cd6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f7fe fedd 	bl	8006a9c <LL_ADC_IsEnabled>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d047      	beq.n	8007d78 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d144      	bne.n	8007d78 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	f003 030d 	and.w	r3, r3, #13
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d10c      	bne.n	8007d16 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7fe feb7 	bl	8006a74 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2203      	movs	r2, #3
 8007d0c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007d0e:	f7fe fca5 	bl	800665c <HAL_GetTick>
 8007d12:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d14:	e029      	b.n	8007d6a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d1a:	f043 0210 	orr.w	r2, r3, #16
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d26:	f043 0201 	orr.w	r2, r3, #1
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e023      	b.n	8007d7a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007d32:	f7fe fc93 	bl	800665c <HAL_GetTick>
 8007d36:	4602      	mov	r2, r0
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	1ad3      	subs	r3, r2, r3
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d914      	bls.n	8007d6a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00d      	beq.n	8007d6a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d52:	f043 0210 	orr.w	r2, r3, #16
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d5e:	f043 0201 	orr.w	r2, r3, #1
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	e007      	b.n	8007d7a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1dc      	bne.n	8007d32 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <LL_ADC_IsEnabled>:
{
 8007d82:	b480      	push	{r7}
 8007d84:	b083      	sub	sp, #12
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d101      	bne.n	8007d9a <LL_ADC_IsEnabled+0x18>
 8007d96:	2301      	movs	r3, #1
 8007d98:	e000      	b.n	8007d9c <LL_ADC_IsEnabled+0x1a>
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <LL_ADC_REG_IsConversionOngoing>:
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d101      	bne.n	8007dc0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	e000      	b.n	8007dc2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	370c      	adds	r7, #12
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
	...

08007dd0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007dd0:	b590      	push	{r4, r7, lr}
 8007dd2:	b0a1      	sub	sp, #132	@ 0x84
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d101      	bne.n	8007dee <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007dea:	2302      	movs	r3, #2
 8007dec:	e08b      	b.n	8007f06 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007df6:	2300      	movs	r3, #0
 8007df8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e06:	d102      	bne.n	8007e0e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007e08:	4b41      	ldr	r3, [pc, #260]	@ (8007f10 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007e0a:	60bb      	str	r3, [r7, #8]
 8007e0c:	e001      	b.n	8007e12 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d10b      	bne.n	8007e30 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e1c:	f043 0220 	orr.w	r2, r3, #32
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e06a      	b.n	8007f06 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff ffb8 	bl	8007da8 <LL_ADC_REG_IsConversionOngoing>
 8007e38:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7ff ffb2 	bl	8007da8 <LL_ADC_REG_IsConversionOngoing>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d14c      	bne.n	8007ee4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007e4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d149      	bne.n	8007ee4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007e50:	4b30      	ldr	r3, [pc, #192]	@ (8007f14 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007e52:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d028      	beq.n	8007eae <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007e5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	6859      	ldr	r1, [r3, #4]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007e6e:	035b      	lsls	r3, r3, #13
 8007e70:	430b      	orrs	r3, r1
 8007e72:	431a      	orrs	r2, r3
 8007e74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e76:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e78:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007e7c:	f7ff ff81 	bl	8007d82 <LL_ADC_IsEnabled>
 8007e80:	4604      	mov	r4, r0
 8007e82:	4823      	ldr	r0, [pc, #140]	@ (8007f10 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007e84:	f7ff ff7d 	bl	8007d82 <LL_ADC_IsEnabled>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	4323      	orrs	r3, r4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d133      	bne.n	8007ef8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007e90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007e98:	f023 030f 	bic.w	r3, r3, #15
 8007e9c:	683a      	ldr	r2, [r7, #0]
 8007e9e:	6811      	ldr	r1, [r2, #0]
 8007ea0:	683a      	ldr	r2, [r7, #0]
 8007ea2:	6892      	ldr	r2, [r2, #8]
 8007ea4:	430a      	orrs	r2, r1
 8007ea6:	431a      	orrs	r2, r3
 8007ea8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007eaa:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007eac:	e024      	b.n	8007ef8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007eb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007eb8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007eba:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007ebe:	f7ff ff60 	bl	8007d82 <LL_ADC_IsEnabled>
 8007ec2:	4604      	mov	r4, r0
 8007ec4:	4812      	ldr	r0, [pc, #72]	@ (8007f10 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007ec6:	f7ff ff5c 	bl	8007d82 <LL_ADC_IsEnabled>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	4323      	orrs	r3, r4
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d112      	bne.n	8007ef8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007ed2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007eda:	f023 030f 	bic.w	r3, r3, #15
 8007ede:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007ee0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ee2:	e009      	b.n	8007ef8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ee8:	f043 0220 	orr.w	r2, r3, #32
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007ef6:	e000      	b.n	8007efa <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ef8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007f02:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3784      	adds	r7, #132	@ 0x84
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd90      	pop	{r4, r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	50000100 	.word	0x50000100
 8007f14:	50000300 	.word	0x50000300

08007f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f003 0307 	and.w	r3, r3, #7
 8007f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007f28:	4b0c      	ldr	r3, [pc, #48]	@ (8007f5c <__NVIC_SetPriorityGrouping+0x44>)
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007f34:	4013      	ands	r3, r2
 8007f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007f40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007f4a:	4a04      	ldr	r2, [pc, #16]	@ (8007f5c <__NVIC_SetPriorityGrouping+0x44>)
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	60d3      	str	r3, [r2, #12]
}
 8007f50:	bf00      	nop
 8007f52:	3714      	adds	r7, #20
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	e000ed00 	.word	0xe000ed00

08007f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f60:	b480      	push	{r7}
 8007f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f64:	4b04      	ldr	r3, [pc, #16]	@ (8007f78 <__NVIC_GetPriorityGrouping+0x18>)
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	0a1b      	lsrs	r3, r3, #8
 8007f6a:	f003 0307 	and.w	r3, r3, #7
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	e000ed00 	.word	0xe000ed00

08007f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	4603      	mov	r3, r0
 8007f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	db0b      	blt.n	8007fa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f8e:	79fb      	ldrb	r3, [r7, #7]
 8007f90:	f003 021f 	and.w	r2, r3, #31
 8007f94:	4907      	ldr	r1, [pc, #28]	@ (8007fb4 <__NVIC_EnableIRQ+0x38>)
 8007f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f9a:	095b      	lsrs	r3, r3, #5
 8007f9c:	2001      	movs	r0, #1
 8007f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8007fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007fa6:	bf00      	nop
 8007fa8:	370c      	adds	r7, #12
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	e000e100 	.word	0xe000e100

08007fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	6039      	str	r1, [r7, #0]
 8007fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	db0a      	blt.n	8007fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	b2da      	uxtb	r2, r3
 8007fd0:	490c      	ldr	r1, [pc, #48]	@ (8008004 <__NVIC_SetPriority+0x4c>)
 8007fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fd6:	0112      	lsls	r2, r2, #4
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	440b      	add	r3, r1
 8007fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007fe0:	e00a      	b.n	8007ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	b2da      	uxtb	r2, r3
 8007fe6:	4908      	ldr	r1, [pc, #32]	@ (8008008 <__NVIC_SetPriority+0x50>)
 8007fe8:	79fb      	ldrb	r3, [r7, #7]
 8007fea:	f003 030f 	and.w	r3, r3, #15
 8007fee:	3b04      	subs	r3, #4
 8007ff0:	0112      	lsls	r2, r2, #4
 8007ff2:	b2d2      	uxtb	r2, r2
 8007ff4:	440b      	add	r3, r1
 8007ff6:	761a      	strb	r2, [r3, #24]
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr
 8008004:	e000e100 	.word	0xe000e100
 8008008:	e000ed00 	.word	0xe000ed00

0800800c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800800c:	b480      	push	{r7}
 800800e:	b089      	sub	sp, #36	@ 0x24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f003 0307 	and.w	r3, r3, #7
 800801e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	f1c3 0307 	rsb	r3, r3, #7
 8008026:	2b04      	cmp	r3, #4
 8008028:	bf28      	it	cs
 800802a:	2304      	movcs	r3, #4
 800802c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	3304      	adds	r3, #4
 8008032:	2b06      	cmp	r3, #6
 8008034:	d902      	bls.n	800803c <NVIC_EncodePriority+0x30>
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	3b03      	subs	r3, #3
 800803a:	e000      	b.n	800803e <NVIC_EncodePriority+0x32>
 800803c:	2300      	movs	r3, #0
 800803e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008040:	f04f 32ff 	mov.w	r2, #4294967295
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	fa02 f303 	lsl.w	r3, r2, r3
 800804a:	43da      	mvns	r2, r3
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	401a      	ands	r2, r3
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008054:	f04f 31ff 	mov.w	r1, #4294967295
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	fa01 f303 	lsl.w	r3, r1, r3
 800805e:	43d9      	mvns	r1, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008064:	4313      	orrs	r3, r2
         );
}
 8008066:	4618      	mov	r0, r3
 8008068:	3724      	adds	r7, #36	@ 0x24
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
	...

08008074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	3b01      	subs	r3, #1
 8008080:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008084:	d301      	bcc.n	800808a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008086:	2301      	movs	r3, #1
 8008088:	e00f      	b.n	80080aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800808a:	4a0a      	ldr	r2, [pc, #40]	@ (80080b4 <SysTick_Config+0x40>)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	3b01      	subs	r3, #1
 8008090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008092:	210f      	movs	r1, #15
 8008094:	f04f 30ff 	mov.w	r0, #4294967295
 8008098:	f7ff ff8e 	bl	8007fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800809c:	4b05      	ldr	r3, [pc, #20]	@ (80080b4 <SysTick_Config+0x40>)
 800809e:	2200      	movs	r2, #0
 80080a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80080a2:	4b04      	ldr	r3, [pc, #16]	@ (80080b4 <SysTick_Config+0x40>)
 80080a4:	2207      	movs	r2, #7
 80080a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	e000e010 	.word	0xe000e010

080080b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f7ff ff29 	bl	8007f18 <__NVIC_SetPriorityGrouping>
}
 80080c6:	bf00      	nop
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80080ce:	b580      	push	{r7, lr}
 80080d0:	b086      	sub	sp, #24
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	4603      	mov	r3, r0
 80080d6:	60b9      	str	r1, [r7, #8]
 80080d8:	607a      	str	r2, [r7, #4]
 80080da:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80080dc:	f7ff ff40 	bl	8007f60 <__NVIC_GetPriorityGrouping>
 80080e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	68b9      	ldr	r1, [r7, #8]
 80080e6:	6978      	ldr	r0, [r7, #20]
 80080e8:	f7ff ff90 	bl	800800c <NVIC_EncodePriority>
 80080ec:	4602      	mov	r2, r0
 80080ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080f2:	4611      	mov	r1, r2
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7ff ff5f 	bl	8007fb8 <__NVIC_SetPriority>
}
 80080fa:	bf00      	nop
 80080fc:	3718      	adds	r7, #24
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}

08008102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b082      	sub	sp, #8
 8008106:	af00      	add	r7, sp, #0
 8008108:	4603      	mov	r3, r0
 800810a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800810c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008110:	4618      	mov	r0, r3
 8008112:	f7ff ff33 	bl	8007f7c <__NVIC_EnableIRQ>
}
 8008116:	bf00      	nop
 8008118:	3708      	adds	r7, #8
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}

0800811e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b082      	sub	sp, #8
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7ff ffa4 	bl	8008074 <SysTick_Config>
 800812c:	4603      	mov	r3, r0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b082      	sub	sp, #8
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d101      	bne.n	8008148 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008144:	2301      	movs	r3, #1
 8008146:	e014      	b.n	8008172 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	791b      	ldrb	r3, [r3, #4]
 800814c:	b2db      	uxtb	r3, r3
 800814e:	2b00      	cmp	r3, #0
 8008150:	d105      	bne.n	800815e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f7fb fc4f 	bl	80039fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2202      	movs	r2, #2
 8008162:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2201      	movs	r2, #1
 800816e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
	...

0800817c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d101      	bne.n	8008190 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e056      	b.n	800823e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	795b      	ldrb	r3, [r3, #5]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d101      	bne.n	800819c <HAL_DAC_Start+0x20>
 8008198:	2302      	movs	r3, #2
 800819a:	e050      	b.n	800823e <HAL_DAC_Start+0xc2>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2202      	movs	r2, #2
 80081a6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6819      	ldr	r1, [r3, #0]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2201      	movs	r2, #1
 80081b6:	409a      	lsls	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	430a      	orrs	r2, r1
 80081be:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80081c0:	4b22      	ldr	r3, [pc, #136]	@ (800824c <HAL_DAC_Start+0xd0>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	099b      	lsrs	r3, r3, #6
 80081c6:	4a22      	ldr	r2, [pc, #136]	@ (8008250 <HAL_DAC_Start+0xd4>)
 80081c8:	fba2 2303 	umull	r2, r3, r2, r3
 80081cc:	099b      	lsrs	r3, r3, #6
 80081ce:	3301      	adds	r3, #1
 80081d0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80081d2:	e002      	b.n	80081da <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d1f9      	bne.n	80081d4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d10f      	bne.n	8008206 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d11d      	bne.n	8008230 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	685a      	ldr	r2, [r3, #4]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f042 0201 	orr.w	r2, r2, #1
 8008202:	605a      	str	r2, [r3, #4]
 8008204:	e014      	b.n	8008230 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	f003 0310 	and.w	r3, r3, #16
 8008216:	2102      	movs	r1, #2
 8008218:	fa01 f303 	lsl.w	r3, r1, r3
 800821c:	429a      	cmp	r2, r3
 800821e:	d107      	bne.n	8008230 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f042 0202 	orr.w	r2, r2, #2
 800822e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3714      	adds	r7, #20
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	20000004 	.word	0x20000004
 8008250:	053e2d63 	.word	0x053e2d63

08008254 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008254:	b480      	push	{r7}
 8008256:	b087      	sub	sp, #28
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	607a      	str	r2, [r7, #4]
 8008260:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8008262:	2300      	movs	r3, #0
 8008264:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d101      	bne.n	8008270 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	e018      	b.n	80082a2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d105      	bne.n	800828e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4413      	add	r3, r2
 8008288:	3308      	adds	r3, #8
 800828a:	617b      	str	r3, [r7, #20]
 800828c:	e004      	b.n	8008298 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4413      	add	r3, r2
 8008294:	3314      	adds	r3, #20
 8008296:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	461a      	mov	r2, r3
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b08a      	sub	sp, #40	@ 0x28
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082bc:	2300      	movs	r3, #0
 80082be:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_DAC_ConfigChannel+0x1c>
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e1a1      	b.n	8008614 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	795b      	ldrb	r3, [r3, #5]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d101      	bne.n	80082e2 <HAL_DAC_ConfigChannel+0x32>
 80082de:	2302      	movs	r3, #2
 80082e0:	e198      	b.n	8008614 <HAL_DAC_ConfigChannel+0x364>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2201      	movs	r2, #1
 80082e6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2202      	movs	r2, #2
 80082ec:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	2b04      	cmp	r3, #4
 80082f4:	d17a      	bne.n	80083ec <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80082f6:	f7fe f9b1 	bl	800665c <HAL_GetTick>
 80082fa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d13d      	bne.n	800837e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008302:	e018      	b.n	8008336 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008304:	f7fe f9aa 	bl	800665c <HAL_GetTick>
 8008308:	4602      	mov	r2, r0
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	2b01      	cmp	r3, #1
 8008310:	d911      	bls.n	8008336 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	f043 0208 	orr.w	r2, r3, #8
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2203      	movs	r2, #3
 8008330:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8008332:	2303      	movs	r3, #3
 8008334:	e16e      	b.n	8008614 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800833c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1df      	bne.n	8008304 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68ba      	ldr	r2, [r7, #8]
 800834a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800834c:	641a      	str	r2, [r3, #64]	@ 0x40
 800834e:	e020      	b.n	8008392 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008350:	f7fe f984 	bl	800665c <HAL_GetTick>
 8008354:	4602      	mov	r2, r0
 8008356:	69bb      	ldr	r3, [r7, #24]
 8008358:	1ad3      	subs	r3, r2, r3
 800835a:	2b01      	cmp	r3, #1
 800835c:	d90f      	bls.n	800837e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008364:	2b00      	cmp	r3, #0
 8008366:	da0a      	bge.n	800837e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	f043 0208 	orr.w	r2, r3, #8
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2203      	movs	r2, #3
 8008378:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800837a:	2303      	movs	r3, #3
 800837c:	e14a      	b.n	8008614 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008384:	2b00      	cmp	r3, #0
 8008386:	dbe3      	blt.n	8008350 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008390:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f003 0310 	and.w	r3, r3, #16
 800839e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80083a2:	fa01 f303 	lsl.w	r3, r1, r3
 80083a6:	43db      	mvns	r3, r3
 80083a8:	ea02 0103 	and.w	r1, r2, r3
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f003 0310 	and.w	r3, r3, #16
 80083b6:	409a      	lsls	r2, r3
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	430a      	orrs	r2, r1
 80083be:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f003 0310 	and.w	r3, r3, #16
 80083cc:	21ff      	movs	r1, #255	@ 0xff
 80083ce:	fa01 f303 	lsl.w	r3, r1, r3
 80083d2:	43db      	mvns	r3, r3
 80083d4:	ea02 0103 	and.w	r1, r2, r3
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f003 0310 	and.w	r3, r3, #16
 80083e2:	409a      	lsls	r2, r3
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	430a      	orrs	r2, r1
 80083ea:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	69db      	ldr	r3, [r3, #28]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d11d      	bne.n	8008430 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083fa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f003 0310 	and.w	r3, r3, #16
 8008402:	221f      	movs	r2, #31
 8008404:	fa02 f303 	lsl.w	r3, r2, r3
 8008408:	43db      	mvns	r3, r3
 800840a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800840c:	4013      	ands	r3, r2
 800840e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	6a1b      	ldr	r3, [r3, #32]
 8008414:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f003 0310 	and.w	r3, r3, #16
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	fa02 f303 	lsl.w	r3, r2, r3
 8008422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008424:	4313      	orrs	r3, r2
 8008426:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800842e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008436:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f003 0310 	and.w	r3, r3, #16
 800843e:	2207      	movs	r2, #7
 8008440:	fa02 f303 	lsl.w	r3, r2, r3
 8008444:	43db      	mvns	r3, r3
 8008446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008448:	4013      	ands	r3, r2
 800844a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d102      	bne.n	800845a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8008454:	2300      	movs	r3, #0
 8008456:	623b      	str	r3, [r7, #32]
 8008458:	e00f      	b.n	800847a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	2b02      	cmp	r3, #2
 8008460:	d102      	bne.n	8008468 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8008462:	2301      	movs	r3, #1
 8008464:	623b      	str	r3, [r7, #32]
 8008466:	e008      	b.n	800847a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	695b      	ldr	r3, [r3, #20]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d102      	bne.n	8008476 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8008470:	2301      	movs	r3, #1
 8008472:	623b      	str	r3, [r7, #32]
 8008474:	e001      	b.n	800847a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8008476:	2300      	movs	r3, #0
 8008478:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	4313      	orrs	r3, r2
 8008484:	6a3a      	ldr	r2, [r7, #32]
 8008486:	4313      	orrs	r3, r2
 8008488:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f003 0310 	and.w	r3, r3, #16
 8008490:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008494:	fa02 f303 	lsl.w	r3, r2, r3
 8008498:	43db      	mvns	r3, r3
 800849a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800849c:	4013      	ands	r3, r2
 800849e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	791b      	ldrb	r3, [r3, #4]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d102      	bne.n	80084ae <HAL_DAC_ConfigChannel+0x1fe>
 80084a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80084ac:	e000      	b.n	80084b0 <HAL_DAC_ConfigChannel+0x200>
 80084ae:	2300      	movs	r3, #0
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f003 0310 	and.w	r3, r3, #16
 80084bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084c0:	fa02 f303 	lsl.w	r3, r2, r3
 80084c4:	43db      	mvns	r3, r3
 80084c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084c8:	4013      	ands	r3, r2
 80084ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	795b      	ldrb	r3, [r3, #5]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d102      	bne.n	80084da <HAL_DAC_ConfigChannel+0x22a>
 80084d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084d8:	e000      	b.n	80084dc <HAL_DAC_ConfigChannel+0x22c>
 80084da:	2300      	movs	r3, #0
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	4313      	orrs	r3, r2
 80084e0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80084e8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d114      	bne.n	800851c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80084f2:	f003 ff2f 	bl	800c354 <HAL_RCC_GetHCLKFreq>
 80084f6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	4a48      	ldr	r2, [pc, #288]	@ (800861c <HAL_DAC_ConfigChannel+0x36c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d904      	bls.n	800850a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8008500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008506:	627b      	str	r3, [r7, #36]	@ 0x24
 8008508:	e00f      	b.n	800852a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	4a44      	ldr	r2, [pc, #272]	@ (8008620 <HAL_DAC_ConfigChannel+0x370>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d90a      	bls.n	8008528 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8008512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008514:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008518:	627b      	str	r3, [r7, #36]	@ 0x24
 800851a:	e006      	b.n	800852a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008522:	4313      	orrs	r3, r2
 8008524:	627b      	str	r3, [r7, #36]	@ 0x24
 8008526:	e000      	b.n	800852a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8008528:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f003 0310 	and.w	r3, r3, #16
 8008530:	697a      	ldr	r2, [r7, #20]
 8008532:	fa02 f303 	lsl.w	r3, r2, r3
 8008536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008538:	4313      	orrs	r3, r2
 800853a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008542:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6819      	ldr	r1, [r3, #0]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f003 0310 	and.w	r3, r3, #16
 8008550:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8008554:	fa02 f303 	lsl.w	r3, r2, r3
 8008558:	43da      	mvns	r2, r3
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	400a      	ands	r2, r1
 8008560:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f003 0310 	and.w	r3, r3, #16
 8008570:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8008574:	fa02 f303 	lsl.w	r3, r2, r3
 8008578:	43db      	mvns	r3, r3
 800857a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800857c:	4013      	ands	r3, r2
 800857e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	68db      	ldr	r3, [r3, #12]
 8008584:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f003 0310 	and.w	r3, r3, #16
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	fa02 f303 	lsl.w	r3, r2, r3
 8008592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008594:	4313      	orrs	r3, r2
 8008596:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800859e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	6819      	ldr	r1, [r3, #0]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f003 0310 	and.w	r3, r3, #16
 80085ac:	22c0      	movs	r2, #192	@ 0xc0
 80085ae:	fa02 f303 	lsl.w	r3, r2, r3
 80085b2:	43da      	mvns	r2, r3
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	400a      	ands	r2, r1
 80085ba:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	089b      	lsrs	r3, r3, #2
 80085c2:	f003 030f 	and.w	r3, r3, #15
 80085c6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	089b      	lsrs	r3, r3, #2
 80085ce:	021b      	lsls	r3, r3, #8
 80085d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f003 0310 	and.w	r3, r3, #16
 80085e6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80085ea:	fa01 f303 	lsl.w	r3, r1, r3
 80085ee:	43db      	mvns	r3, r3
 80085f0:	ea02 0103 	and.w	r1, r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f003 0310 	and.w	r3, r3, #16
 80085fa:	697a      	ldr	r2, [r7, #20]
 80085fc:	409a      	lsls	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	430a      	orrs	r2, r1
 8008604:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2201      	movs	r2, #1
 800860a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8008612:	7ffb      	ldrb	r3, [r7, #31]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3728      	adds	r7, #40	@ 0x28
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	09896800 	.word	0x09896800
 8008620:	04c4b400 	.word	0x04c4b400

08008624 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e08d      	b.n	8008752 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	461a      	mov	r2, r3
 800863c:	4b47      	ldr	r3, [pc, #284]	@ (800875c <HAL_DMA_Init+0x138>)
 800863e:	429a      	cmp	r2, r3
 8008640:	d80f      	bhi.n	8008662 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	4b45      	ldr	r3, [pc, #276]	@ (8008760 <HAL_DMA_Init+0x13c>)
 800864a:	4413      	add	r3, r2
 800864c:	4a45      	ldr	r2, [pc, #276]	@ (8008764 <HAL_DMA_Init+0x140>)
 800864e:	fba2 2303 	umull	r2, r3, r2, r3
 8008652:	091b      	lsrs	r3, r3, #4
 8008654:	009a      	lsls	r2, r3, #2
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a42      	ldr	r2, [pc, #264]	@ (8008768 <HAL_DMA_Init+0x144>)
 800865e:	641a      	str	r2, [r3, #64]	@ 0x40
 8008660:	e00e      	b.n	8008680 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	4b40      	ldr	r3, [pc, #256]	@ (800876c <HAL_DMA_Init+0x148>)
 800866a:	4413      	add	r3, r2
 800866c:	4a3d      	ldr	r2, [pc, #244]	@ (8008764 <HAL_DMA_Init+0x140>)
 800866e:	fba2 2303 	umull	r2, r3, r2, r3
 8008672:	091b      	lsrs	r3, r3, #4
 8008674:	009a      	lsls	r2, r3, #2
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a3c      	ldr	r2, [pc, #240]	@ (8008770 <HAL_DMA_Init+0x14c>)
 800867e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800869a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80086a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	699b      	ldr	r3, [r3, #24]
 80086b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68fa      	ldr	r2, [r7, #12]
 80086d0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 fa76 	bl	8008bc4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80086e0:	d102      	bne.n	80086e8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685a      	ldr	r2, [r3, #4]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086f0:	b2d2      	uxtb	r2, r2
 80086f2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80086fc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d010      	beq.n	8008728 <HAL_DMA_Init+0x104>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	2b04      	cmp	r3, #4
 800870c:	d80c      	bhi.n	8008728 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fa96 	bl	8008c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008718:	2200      	movs	r2, #0
 800871a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008724:	605a      	str	r2, [r3, #4]
 8008726:	e008      	b.n	800873a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2200      	movs	r2, #0
 800872c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	40020407 	.word	0x40020407
 8008760:	bffdfff8 	.word	0xbffdfff8
 8008764:	cccccccd 	.word	0xcccccccd
 8008768:	40020000 	.word	0x40020000
 800876c:	bffdfbf8 	.word	0xbffdfbf8
 8008770:	40020400 	.word	0x40020400

08008774 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	607a      	str	r2, [r7, #4]
 8008780:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800878c:	2b01      	cmp	r3, #1
 800878e:	d101      	bne.n	8008794 <HAL_DMA_Start_IT+0x20>
 8008790:	2302      	movs	r3, #2
 8008792:	e066      	b.n	8008862 <HAL_DMA_Start_IT+0xee>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d155      	bne.n	8008854 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2202      	movs	r2, #2
 80087ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2200      	movs	r2, #0
 80087b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f022 0201 	bic.w	r2, r2, #1
 80087c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	68b9      	ldr	r1, [r7, #8]
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f000 f9bb 	bl	8008b48 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d008      	beq.n	80087ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f042 020e 	orr.w	r2, r2, #14
 80087e8:	601a      	str	r2, [r3, #0]
 80087ea:	e00f      	b.n	800880c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f022 0204 	bic.w	r2, r2, #4
 80087fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f042 020a 	orr.w	r2, r2, #10
 800880a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008816:	2b00      	cmp	r3, #0
 8008818:	d007      	beq.n	800882a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008828:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882e:	2b00      	cmp	r3, #0
 8008830:	d007      	beq.n	8008842 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800883c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008840:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f042 0201 	orr.w	r2, r2, #1
 8008850:	601a      	str	r2, [r3, #0]
 8008852:	e005      	b.n	8008860 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800885c:	2302      	movs	r3, #2
 800885e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008860:	7dfb      	ldrb	r3, [r7, #23]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3718      	adds	r7, #24
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}

0800886a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800886a:	b480      	push	{r7}
 800886c:	b085      	sub	sp, #20
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008872:	2300      	movs	r3, #0
 8008874:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800887c:	b2db      	uxtb	r3, r3
 800887e:	2b02      	cmp	r3, #2
 8008880:	d005      	beq.n	800888e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2204      	movs	r2, #4
 8008886:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	73fb      	strb	r3, [r7, #15]
 800888c:	e037      	b.n	80088fe <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f022 020e 	bic.w	r2, r2, #14
 800889c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80088ac:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681a      	ldr	r2, [r3, #0]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f022 0201 	bic.w	r2, r2, #1
 80088bc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088c2:	f003 021f 	and.w	r2, r3, #31
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ca:	2101      	movs	r1, #1
 80088cc:	fa01 f202 	lsl.w	r2, r1, r2
 80088d0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80088da:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00c      	beq.n	80088fe <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80088f2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80088fc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2201      	movs	r2, #1
 8008902:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800890e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008924:	2300      	movs	r3, #0
 8008926:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b02      	cmp	r3, #2
 8008932:	d00d      	beq.n	8008950 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2204      	movs	r2, #4
 8008938:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	73fb      	strb	r3, [r7, #15]
 800894e:	e047      	b.n	80089e0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 020e 	bic.w	r2, r2, #14
 800895e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f022 0201 	bic.w	r2, r2, #1
 800896e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800897a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800897e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008984:	f003 021f 	and.w	r2, r3, #31
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800898c:	2101      	movs	r1, #1
 800898e:	fa01 f202 	lsl.w	r2, r1, r2
 8008992:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800899c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00c      	beq.n	80089c0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80089be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	4798      	blx	r3
    }
  }
  return status;
 80089e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3710      	adds	r7, #16
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}

080089ea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80089ea:	b580      	push	{r7, lr}
 80089ec:	b084      	sub	sp, #16
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a06:	f003 031f 	and.w	r3, r3, #31
 8008a0a:	2204      	movs	r2, #4
 8008a0c:	409a      	lsls	r2, r3
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	4013      	ands	r3, r2
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d026      	beq.n	8008a64 <HAL_DMA_IRQHandler+0x7a>
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	f003 0304 	and.w	r3, r3, #4
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d021      	beq.n	8008a64 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 0320 	and.w	r3, r3, #32
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d107      	bne.n	8008a3e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f022 0204 	bic.w	r2, r2, #4
 8008a3c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a42:	f003 021f 	and.w	r2, r3, #31
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4a:	2104      	movs	r1, #4
 8008a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8008a50:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d071      	beq.n	8008b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008a62:	e06c      	b.n	8008b3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a68:	f003 031f 	and.w	r3, r3, #31
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	409a      	lsls	r2, r3
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	4013      	ands	r3, r2
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d02e      	beq.n	8008ad6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	f003 0302 	and.w	r3, r3, #2
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d029      	beq.n	8008ad6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 0320 	and.w	r3, r3, #32
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d10b      	bne.n	8008aa8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 020a 	bic.w	r2, r2, #10
 8008a9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aac:	f003 021f 	and.w	r2, r3, #31
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab4:	2102      	movs	r1, #2
 8008ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8008aba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d038      	beq.n	8008b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008ad4:	e033      	b.n	8008b3e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ada:	f003 031f 	and.w	r3, r3, #31
 8008ade:	2208      	movs	r2, #8
 8008ae0:	409a      	lsls	r2, r3
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d02a      	beq.n	8008b40 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	f003 0308 	and.w	r3, r3, #8
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d025      	beq.n	8008b40 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f022 020e 	bic.w	r2, r2, #14
 8008b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b08:	f003 021f 	and.w	r2, r3, #31
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b10:	2101      	movs	r1, #1
 8008b12:	fa01 f202 	lsl.w	r2, r1, r2
 8008b16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d004      	beq.n	8008b40 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008b3e:	bf00      	nop
 8008b40:	bf00      	nop
}
 8008b42:	3710      	adds	r7, #16
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	60b9      	str	r1, [r7, #8]
 8008b52:	607a      	str	r2, [r7, #4]
 8008b54:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b5e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d004      	beq.n	8008b72 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6c:	68fa      	ldr	r2, [r7, #12]
 8008b6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b70:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b76:	f003 021f 	and.w	r2, r3, #31
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7e:	2101      	movs	r1, #1
 8008b80:	fa01 f202 	lsl.w	r2, r1, r2
 8008b84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	2b10      	cmp	r3, #16
 8008b94:	d108      	bne.n	8008ba8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008ba6:	e007      	b.n	8008bb8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	68ba      	ldr	r2, [r7, #8]
 8008bae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	60da      	str	r2, [r3, #12]
}
 8008bb8:	bf00      	nop
 8008bba:	3714      	adds	r7, #20
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b087      	sub	sp, #28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4b16      	ldr	r3, [pc, #88]	@ (8008c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d802      	bhi.n	8008bde <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008bd8:	4b15      	ldr	r3, [pc, #84]	@ (8008c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008bda:	617b      	str	r3, [r7, #20]
 8008bdc:	e001      	b.n	8008be2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8008bde:	4b15      	ldr	r3, [pc, #84]	@ (8008c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008be0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	3b08      	subs	r3, #8
 8008bee:	4a12      	ldr	r2, [pc, #72]	@ (8008c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008bf4:	091b      	lsrs	r3, r3, #4
 8008bf6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bfc:	089b      	lsrs	r3, r3, #2
 8008bfe:	009a      	lsls	r2, r3, #2
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	4413      	add	r3, r2
 8008c04:	461a      	mov	r2, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a0b      	ldr	r2, [pc, #44]	@ (8008c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008c0e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f003 031f 	and.w	r3, r3, #31
 8008c16:	2201      	movs	r2, #1
 8008c18:	409a      	lsls	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008c1e:	bf00      	nop
 8008c20:	371c      	adds	r7, #28
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	40020407 	.word	0x40020407
 8008c30:	40020800 	.word	0x40020800
 8008c34:	40020820 	.word	0x40020820
 8008c38:	cccccccd 	.word	0xcccccccd
 8008c3c:	40020880 	.word	0x40020880

08008c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	4b0b      	ldr	r3, [pc, #44]	@ (8008c80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008c54:	4413      	add	r3, r2
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	461a      	mov	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4a08      	ldr	r2, [pc, #32]	@ (8008c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008c62:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	f003 031f 	and.w	r3, r3, #31
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	409a      	lsls	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008c74:	bf00      	nop
 8008c76:	3714      	adds	r7, #20
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr
 8008c80:	1000823f 	.word	0x1000823f
 8008c84:	40020940 	.word	0x40020940

08008c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b087      	sub	sp, #28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008c92:	2300      	movs	r3, #0
 8008c94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008c96:	e15a      	b.n	8008f4e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	2101      	movs	r1, #1
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ca4:	4013      	ands	r3, r2
 8008ca6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	f000 814c 	beq.w	8008f48 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	f003 0303 	and.w	r3, r3, #3
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d005      	beq.n	8008cc8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d130      	bne.n	8008d2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	005b      	lsls	r3, r3, #1
 8008cd2:	2203      	movs	r2, #3
 8008cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd8:	43db      	mvns	r3, r3
 8008cda:	693a      	ldr	r2, [r7, #16]
 8008cdc:	4013      	ands	r3, r2
 8008cde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	68da      	ldr	r2, [r3, #12]
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	005b      	lsls	r3, r3, #1
 8008ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008cfe:	2201      	movs	r2, #1
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	fa02 f303 	lsl.w	r3, r2, r3
 8008d06:	43db      	mvns	r3, r3
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	4013      	ands	r3, r2
 8008d0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	091b      	lsrs	r3, r3, #4
 8008d14:	f003 0201 	and.w	r2, r3, #1
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	f003 0303 	and.w	r3, r3, #3
 8008d32:	2b03      	cmp	r3, #3
 8008d34:	d017      	beq.n	8008d66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	005b      	lsls	r3, r3, #1
 8008d40:	2203      	movs	r2, #3
 8008d42:	fa02 f303 	lsl.w	r3, r2, r3
 8008d46:	43db      	mvns	r3, r3
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	689a      	ldr	r2, [r3, #8]
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	005b      	lsls	r3, r3, #1
 8008d56:	fa02 f303 	lsl.w	r3, r2, r3
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	2b02      	cmp	r3, #2
 8008d70:	d123      	bne.n	8008dba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	08da      	lsrs	r2, r3, #3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	3208      	adds	r2, #8
 8008d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	f003 0307 	and.w	r3, r3, #7
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	220f      	movs	r2, #15
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	4013      	ands	r3, r2
 8008d94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	691a      	ldr	r2, [r3, #16]
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	f003 0307 	and.w	r3, r3, #7
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	fa02 f303 	lsl.w	r3, r2, r3
 8008da6:	693a      	ldr	r2, [r7, #16]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	08da      	lsrs	r2, r3, #3
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	3208      	adds	r2, #8
 8008db4:	6939      	ldr	r1, [r7, #16]
 8008db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	005b      	lsls	r3, r3, #1
 8008dc4:	2203      	movs	r2, #3
 8008dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dca:	43db      	mvns	r3, r3
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	4013      	ands	r3, r2
 8008dd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	f003 0203 	and.w	r2, r3, #3
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	005b      	lsls	r3, r3, #1
 8008dde:	fa02 f303 	lsl.w	r3, r2, r3
 8008de2:	693a      	ldr	r2, [r7, #16]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	f000 80a6 	beq.w	8008f48 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008dfc:	4b5b      	ldr	r3, [pc, #364]	@ (8008f6c <HAL_GPIO_Init+0x2e4>)
 8008dfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e00:	4a5a      	ldr	r2, [pc, #360]	@ (8008f6c <HAL_GPIO_Init+0x2e4>)
 8008e02:	f043 0301 	orr.w	r3, r3, #1
 8008e06:	6613      	str	r3, [r2, #96]	@ 0x60
 8008e08:	4b58      	ldr	r3, [pc, #352]	@ (8008f6c <HAL_GPIO_Init+0x2e4>)
 8008e0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e0c:	f003 0301 	and.w	r3, r3, #1
 8008e10:	60bb      	str	r3, [r7, #8]
 8008e12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e14:	4a56      	ldr	r2, [pc, #344]	@ (8008f70 <HAL_GPIO_Init+0x2e8>)
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	089b      	lsrs	r3, r3, #2
 8008e1a:	3302      	adds	r3, #2
 8008e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	f003 0303 	and.w	r3, r3, #3
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	220f      	movs	r2, #15
 8008e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e30:	43db      	mvns	r3, r3
 8008e32:	693a      	ldr	r2, [r7, #16]
 8008e34:	4013      	ands	r3, r2
 8008e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008e3e:	d01f      	beq.n	8008e80 <HAL_GPIO_Init+0x1f8>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a4c      	ldr	r2, [pc, #304]	@ (8008f74 <HAL_GPIO_Init+0x2ec>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d019      	beq.n	8008e7c <HAL_GPIO_Init+0x1f4>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a4b      	ldr	r2, [pc, #300]	@ (8008f78 <HAL_GPIO_Init+0x2f0>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d013      	beq.n	8008e78 <HAL_GPIO_Init+0x1f0>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a4a      	ldr	r2, [pc, #296]	@ (8008f7c <HAL_GPIO_Init+0x2f4>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d00d      	beq.n	8008e74 <HAL_GPIO_Init+0x1ec>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a49      	ldr	r2, [pc, #292]	@ (8008f80 <HAL_GPIO_Init+0x2f8>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d007      	beq.n	8008e70 <HAL_GPIO_Init+0x1e8>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a48      	ldr	r2, [pc, #288]	@ (8008f84 <HAL_GPIO_Init+0x2fc>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d101      	bne.n	8008e6c <HAL_GPIO_Init+0x1e4>
 8008e68:	2305      	movs	r3, #5
 8008e6a:	e00a      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e6c:	2306      	movs	r3, #6
 8008e6e:	e008      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e70:	2304      	movs	r3, #4
 8008e72:	e006      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e74:	2303      	movs	r3, #3
 8008e76:	e004      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e78:	2302      	movs	r3, #2
 8008e7a:	e002      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e000      	b.n	8008e82 <HAL_GPIO_Init+0x1fa>
 8008e80:	2300      	movs	r3, #0
 8008e82:	697a      	ldr	r2, [r7, #20]
 8008e84:	f002 0203 	and.w	r2, r2, #3
 8008e88:	0092      	lsls	r2, r2, #2
 8008e8a:	4093      	lsls	r3, r2
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e92:	4937      	ldr	r1, [pc, #220]	@ (8008f70 <HAL_GPIO_Init+0x2e8>)
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	089b      	lsrs	r3, r3, #2
 8008e98:	3302      	adds	r3, #2
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008ea0:	4b39      	ldr	r3, [pc, #228]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	43db      	mvns	r3, r3
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	4013      	ands	r3, r2
 8008eae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008ebc:	693a      	ldr	r2, [r7, #16]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ec4:	4a30      	ldr	r2, [pc, #192]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008eca:	4b2f      	ldr	r3, [pc, #188]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	43db      	mvns	r3, r3
 8008ed4:	693a      	ldr	r2, [r7, #16]
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008eee:	4a26      	ldr	r2, [pc, #152]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008ef4:	4b24      	ldr	r3, [pc, #144]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	43db      	mvns	r3, r3
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	4013      	ands	r3, r2
 8008f02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d003      	beq.n	8008f18 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008f18:	4a1b      	ldr	r2, [pc, #108]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008f1a:	693b      	ldr	r3, [r7, #16]
 8008f1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	43db      	mvns	r3, r3
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	4013      	ands	r3, r2
 8008f2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d003      	beq.n	8008f42 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008f42:	4a11      	ldr	r2, [pc, #68]	@ (8008f88 <HAL_GPIO_Init+0x300>)
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	fa22 f303 	lsr.w	r3, r2, r3
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f47f ae9d 	bne.w	8008c98 <HAL_GPIO_Init+0x10>
  }
}
 8008f5e:	bf00      	nop
 8008f60:	bf00      	nop
 8008f62:	371c      	adds	r7, #28
 8008f64:	46bd      	mov	sp, r7
 8008f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6a:	4770      	bx	lr
 8008f6c:	40021000 	.word	0x40021000
 8008f70:	40010000 	.word	0x40010000
 8008f74:	48000400 	.word	0x48000400
 8008f78:	48000800 	.word	0x48000800
 8008f7c:	48000c00 	.word	0x48000c00
 8008f80:	48001000 	.word	0x48001000
 8008f84:	48001400 	.word	0x48001400
 8008f88:	40010400 	.word	0x40010400

08008f8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	691a      	ldr	r2, [r3, #16]
 8008f9c:	887b      	ldrh	r3, [r7, #2]
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d002      	beq.n	8008faa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	73fb      	strb	r3, [r7, #15]
 8008fa8:	e001      	b.n	8008fae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008faa:	2300      	movs	r3, #0
 8008fac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3714      	adds	r7, #20
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	807b      	strh	r3, [r7, #2]
 8008fc8:	4613      	mov	r3, r2
 8008fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008fcc:	787b      	ldrb	r3, [r7, #1]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d003      	beq.n	8008fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008fd2:	887a      	ldrh	r2, [r7, #2]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008fd8:	e002      	b.n	8008fe0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008fda:	887a      	ldrh	r2, [r7, #2]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008fe0:	bf00      	nop
 8008fe2:	370c      	adds	r7, #12
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b082      	sub	sp, #8
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d101      	bne.n	8008ffe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e08d      	b.n	800911a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009004:	b2db      	uxtb	r3, r3
 8009006:	2b00      	cmp	r3, #0
 8009008:	d106      	bne.n	8009018 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2200      	movs	r2, #0
 800900e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009012:	6878      	ldr	r0, [r7, #4]
 8009014:	f7fa fd30 	bl	8003a78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2224      	movs	r2, #36	@ 0x24
 800901c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f022 0201 	bic.w	r2, r2, #1
 800902e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	685a      	ldr	r2, [r3, #4]
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800903c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	689a      	ldr	r2, [r3, #8]
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800904c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	68db      	ldr	r3, [r3, #12]
 8009052:	2b01      	cmp	r3, #1
 8009054:	d107      	bne.n	8009066 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	689a      	ldr	r2, [r3, #8]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009062:	609a      	str	r2, [r3, #8]
 8009064:	e006      	b.n	8009074 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	689a      	ldr	r2, [r3, #8]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009072:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	2b02      	cmp	r3, #2
 800907a:	d108      	bne.n	800908e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	685a      	ldr	r2, [r3, #4]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800908a:	605a      	str	r2, [r3, #4]
 800908c:	e007      	b.n	800909e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800909c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	6812      	ldr	r2, [r2, #0]
 80090a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80090ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68da      	ldr	r2, [r3, #12]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80090c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	691a      	ldr	r2, [r3, #16]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	695b      	ldr	r3, [r3, #20]
 80090ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	699b      	ldr	r3, [r3, #24]
 80090d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	430a      	orrs	r2, r1
 80090da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	69d9      	ldr	r1, [r3, #28]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6a1a      	ldr	r2, [r3, #32]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f042 0201 	orr.w	r2, r2, #1
 80090fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2220      	movs	r2, #32
 8009106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009118:	2300      	movs	r3, #0
}
 800911a:	4618      	mov	r0, r3
 800911c:	3708      	adds	r7, #8
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
	...

08009124 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b088      	sub	sp, #32
 8009128:	af02      	add	r7, sp, #8
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	607a      	str	r2, [r7, #4]
 800912e:	461a      	mov	r2, r3
 8009130:	460b      	mov	r3, r1
 8009132:	817b      	strh	r3, [r7, #10]
 8009134:	4613      	mov	r3, r2
 8009136:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800913e:	b2db      	uxtb	r3, r3
 8009140:	2b20      	cmp	r3, #32
 8009142:	f040 80fd 	bne.w	8009340 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800914c:	2b01      	cmp	r3, #1
 800914e:	d101      	bne.n	8009154 <HAL_I2C_Master_Transmit+0x30>
 8009150:	2302      	movs	r3, #2
 8009152:	e0f6      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2201      	movs	r2, #1
 8009158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800915c:	f7fd fa7e 	bl	800665c <HAL_GetTick>
 8009160:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	9300      	str	r3, [sp, #0]
 8009166:	2319      	movs	r3, #25
 8009168:	2201      	movs	r2, #1
 800916a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 fb72 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e0e1      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2221      	movs	r2, #33	@ 0x21
 8009182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2210      	movs	r2, #16
 800918a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	893a      	ldrh	r2, [r7, #8]
 800919e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2200      	movs	r2, #0
 80091a4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	2bff      	cmp	r3, #255	@ 0xff
 80091ae:	d906      	bls.n	80091be <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	22ff      	movs	r2, #255	@ 0xff
 80091b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80091b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091ba:	617b      	str	r3, [r7, #20]
 80091bc:	e007      	b.n	80091ce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80091c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80091cc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d024      	beq.n	8009220 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091da:	781a      	ldrb	r2, [r3, #0]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e6:	1c5a      	adds	r2, r3, #1
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	3b01      	subs	r3, #1
 80091f4:	b29a      	uxth	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091fe:	3b01      	subs	r3, #1
 8009200:	b29a      	uxth	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800920a:	b2db      	uxtb	r3, r3
 800920c:	3301      	adds	r3, #1
 800920e:	b2da      	uxtb	r2, r3
 8009210:	8979      	ldrh	r1, [r7, #10]
 8009212:	4b4e      	ldr	r3, [pc, #312]	@ (800934c <HAL_I2C_Master_Transmit+0x228>)
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 fd6d 	bl	8009cf8 <I2C_TransferConfig>
 800921e:	e066      	b.n	80092ee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009224:	b2da      	uxtb	r2, r3
 8009226:	8979      	ldrh	r1, [r7, #10]
 8009228:	4b48      	ldr	r3, [pc, #288]	@ (800934c <HAL_I2C_Master_Transmit+0x228>)
 800922a:	9300      	str	r3, [sp, #0]
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f000 fd62 	bl	8009cf8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009234:	e05b      	b.n	80092ee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009236:	693a      	ldr	r2, [r7, #16]
 8009238:	6a39      	ldr	r1, [r7, #32]
 800923a:	68f8      	ldr	r0, [r7, #12]
 800923c:	f000 fb65 	bl	800990a <I2C_WaitOnTXISFlagUntilTimeout>
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d001      	beq.n	800924a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e07b      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924e:	781a      	ldrb	r2, [r3, #0]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925a:	1c5a      	adds	r2, r3, #1
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009264:	b29b      	uxth	r3, r3
 8009266:	3b01      	subs	r3, #1
 8009268:	b29a      	uxth	r2, r3
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009272:	3b01      	subs	r3, #1
 8009274:	b29a      	uxth	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800927e:	b29b      	uxth	r3, r3
 8009280:	2b00      	cmp	r3, #0
 8009282:	d034      	beq.n	80092ee <HAL_I2C_Master_Transmit+0x1ca>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009288:	2b00      	cmp	r3, #0
 800928a:	d130      	bne.n	80092ee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	9300      	str	r3, [sp, #0]
 8009290:	6a3b      	ldr	r3, [r7, #32]
 8009292:	2200      	movs	r2, #0
 8009294:	2180      	movs	r1, #128	@ 0x80
 8009296:	68f8      	ldr	r0, [r7, #12]
 8009298:	f000 fade 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e04d      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	2bff      	cmp	r3, #255	@ 0xff
 80092ae:	d90e      	bls.n	80092ce <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	22ff      	movs	r2, #255	@ 0xff
 80092b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092ba:	b2da      	uxtb	r2, r3
 80092bc:	8979      	ldrh	r1, [r7, #10]
 80092be:	2300      	movs	r3, #0
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	f000 fd16 	bl	8009cf8 <I2C_TransferConfig>
 80092cc:	e00f      	b.n	80092ee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092d2:	b29a      	uxth	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092dc:	b2da      	uxtb	r2, r3
 80092de:	8979      	ldrh	r1, [r7, #10]
 80092e0:	2300      	movs	r3, #0
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f000 fd05 	bl	8009cf8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d19e      	bne.n	8009236 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092f8:	693a      	ldr	r2, [r7, #16]
 80092fa:	6a39      	ldr	r1, [r7, #32]
 80092fc:	68f8      	ldr	r0, [r7, #12]
 80092fe:	f000 fb4b 	bl	8009998 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009302:	4603      	mov	r3, r0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d001      	beq.n	800930c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009308:	2301      	movs	r3, #1
 800930a:	e01a      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2220      	movs	r2, #32
 8009312:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6859      	ldr	r1, [r3, #4]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	4b0c      	ldr	r3, [pc, #48]	@ (8009350 <HAL_I2C_Master_Transmit+0x22c>)
 8009320:	400b      	ands	r3, r1
 8009322:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2220      	movs	r2, #32
 8009328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2200      	movs	r2, #0
 8009330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800933c:	2300      	movs	r3, #0
 800933e:	e000      	b.n	8009342 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009340:	2302      	movs	r3, #2
  }
}
 8009342:	4618      	mov	r0, r3
 8009344:	3718      	adds	r7, #24
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
 800934a:	bf00      	nop
 800934c:	80002000 	.word	0x80002000
 8009350:	fe00e800 	.word	0xfe00e800

08009354 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b088      	sub	sp, #32
 8009358:	af02      	add	r7, sp, #8
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	607a      	str	r2, [r7, #4]
 800935e:	461a      	mov	r2, r3
 8009360:	460b      	mov	r3, r1
 8009362:	817b      	strh	r3, [r7, #10]
 8009364:	4613      	mov	r3, r2
 8009366:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800936e:	b2db      	uxtb	r3, r3
 8009370:	2b20      	cmp	r3, #32
 8009372:	f040 80db 	bne.w	800952c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800937c:	2b01      	cmp	r3, #1
 800937e:	d101      	bne.n	8009384 <HAL_I2C_Master_Receive+0x30>
 8009380:	2302      	movs	r3, #2
 8009382:	e0d4      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2201      	movs	r2, #1
 8009388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800938c:	f7fd f966 	bl	800665c <HAL_GetTick>
 8009390:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	9300      	str	r3, [sp, #0]
 8009396:	2319      	movs	r3, #25
 8009398:	2201      	movs	r2, #1
 800939a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 fa5a 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d001      	beq.n	80093ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e0bf      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2222      	movs	r2, #34	@ 0x22
 80093b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2210      	movs	r2, #16
 80093ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2200      	movs	r2, #0
 80093c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	893a      	ldrh	r2, [r7, #8]
 80093ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2200      	movs	r2, #0
 80093d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093da:	b29b      	uxth	r3, r3
 80093dc:	2bff      	cmp	r3, #255	@ 0xff
 80093de:	d90e      	bls.n	80093fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	22ff      	movs	r2, #255	@ 0xff
 80093e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093ea:	b2da      	uxtb	r2, r3
 80093ec:	8979      	ldrh	r1, [r7, #10]
 80093ee:	4b52      	ldr	r3, [pc, #328]	@ (8009538 <HAL_I2C_Master_Receive+0x1e4>)
 80093f0:	9300      	str	r3, [sp, #0]
 80093f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f000 fc7e 	bl	8009cf8 <I2C_TransferConfig>
 80093fc:	e06d      	b.n	80094da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800940c:	b2da      	uxtb	r2, r3
 800940e:	8979      	ldrh	r1, [r7, #10]
 8009410:	4b49      	ldr	r3, [pc, #292]	@ (8009538 <HAL_I2C_Master_Receive+0x1e4>)
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009418:	68f8      	ldr	r0, [r7, #12]
 800941a:	f000 fc6d 	bl	8009cf8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800941e:	e05c      	b.n	80094da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009420:	697a      	ldr	r2, [r7, #20]
 8009422:	6a39      	ldr	r1, [r7, #32]
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f000 fafb 	bl	8009a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d001      	beq.n	8009434 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e07c      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943e:	b2d2      	uxtb	r2, r2
 8009440:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009446:	1c5a      	adds	r2, r3, #1
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009450:	3b01      	subs	r3, #1
 8009452:	b29a      	uxth	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800945c:	b29b      	uxth	r3, r3
 800945e:	3b01      	subs	r3, #1
 8009460:	b29a      	uxth	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800946a:	b29b      	uxth	r3, r3
 800946c:	2b00      	cmp	r3, #0
 800946e:	d034      	beq.n	80094da <HAL_I2C_Master_Receive+0x186>
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009474:	2b00      	cmp	r3, #0
 8009476:	d130      	bne.n	80094da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	6a3b      	ldr	r3, [r7, #32]
 800947e:	2200      	movs	r2, #0
 8009480:	2180      	movs	r1, #128	@ 0x80
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f000 f9e8 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d001      	beq.n	8009492 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e04d      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009496:	b29b      	uxth	r3, r3
 8009498:	2bff      	cmp	r3, #255	@ 0xff
 800949a:	d90e      	bls.n	80094ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	22ff      	movs	r2, #255	@ 0xff
 80094a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094a6:	b2da      	uxtb	r2, r3
 80094a8:	8979      	ldrh	r1, [r7, #10]
 80094aa:	2300      	movs	r3, #0
 80094ac:	9300      	str	r3, [sp, #0]
 80094ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f000 fc20 	bl	8009cf8 <I2C_TransferConfig>
 80094b8:	e00f      	b.n	80094da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094be:	b29a      	uxth	r2, r3
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094c8:	b2da      	uxtb	r2, r3
 80094ca:	8979      	ldrh	r1, [r7, #10]
 80094cc:	2300      	movs	r3, #0
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f000 fc0f 	bl	8009cf8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094de:	b29b      	uxth	r3, r3
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d19d      	bne.n	8009420 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094e4:	697a      	ldr	r2, [r7, #20]
 80094e6:	6a39      	ldr	r1, [r7, #32]
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f000 fa55 	bl	8009998 <I2C_WaitOnSTOPFlagUntilTimeout>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d001      	beq.n	80094f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e01a      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2220      	movs	r2, #32
 80094fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	6859      	ldr	r1, [r3, #4]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	4b0c      	ldr	r3, [pc, #48]	@ (800953c <HAL_I2C_Master_Receive+0x1e8>)
 800950c:	400b      	ands	r3, r1
 800950e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2220      	movs	r2, #32
 8009514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2200      	movs	r2, #0
 800951c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2200      	movs	r2, #0
 8009524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009528:	2300      	movs	r3, #0
 800952a:	e000      	b.n	800952e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800952c:	2302      	movs	r3, #2
  }
}
 800952e:	4618      	mov	r0, r3
 8009530:	3718      	adds	r7, #24
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	80002400 	.word	0x80002400
 800953c:	fe00e800 	.word	0xfe00e800

08009540 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b088      	sub	sp, #32
 8009544:	af02      	add	r7, sp, #8
 8009546:	60f8      	str	r0, [r7, #12]
 8009548:	4608      	mov	r0, r1
 800954a:	4611      	mov	r1, r2
 800954c:	461a      	mov	r2, r3
 800954e:	4603      	mov	r3, r0
 8009550:	817b      	strh	r3, [r7, #10]
 8009552:	460b      	mov	r3, r1
 8009554:	813b      	strh	r3, [r7, #8]
 8009556:	4613      	mov	r3, r2
 8009558:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009560:	b2db      	uxtb	r3, r3
 8009562:	2b20      	cmp	r3, #32
 8009564:	f040 80f9 	bne.w	800975a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009568:	6a3b      	ldr	r3, [r7, #32]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d002      	beq.n	8009574 <HAL_I2C_Mem_Write+0x34>
 800956e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009570:	2b00      	cmp	r3, #0
 8009572:	d105      	bne.n	8009580 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800957a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	e0ed      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009586:	2b01      	cmp	r3, #1
 8009588:	d101      	bne.n	800958e <HAL_I2C_Mem_Write+0x4e>
 800958a:	2302      	movs	r3, #2
 800958c:	e0e6      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2201      	movs	r2, #1
 8009592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009596:	f7fd f861 	bl	800665c <HAL_GetTick>
 800959a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	2319      	movs	r3, #25
 80095a2:	2201      	movs	r2, #1
 80095a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f000 f955 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 80095ae:	4603      	mov	r3, r0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d001      	beq.n	80095b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	e0d1      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2221      	movs	r2, #33	@ 0x21
 80095bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2240      	movs	r2, #64	@ 0x40
 80095c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6a3a      	ldr	r2, [r7, #32]
 80095d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80095d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80095e0:	88f8      	ldrh	r0, [r7, #6]
 80095e2:	893a      	ldrh	r2, [r7, #8]
 80095e4:	8979      	ldrh	r1, [r7, #10]
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	9301      	str	r3, [sp, #4]
 80095ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ec:	9300      	str	r3, [sp, #0]
 80095ee:	4603      	mov	r3, r0
 80095f0:	68f8      	ldr	r0, [r7, #12]
 80095f2:	f000 f8b9 	bl	8009768 <I2C_RequestMemoryWrite>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d005      	beq.n	8009608 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2200      	movs	r2, #0
 8009600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	e0a9      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800960c:	b29b      	uxth	r3, r3
 800960e:	2bff      	cmp	r3, #255	@ 0xff
 8009610:	d90e      	bls.n	8009630 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	22ff      	movs	r2, #255	@ 0xff
 8009616:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800961c:	b2da      	uxtb	r2, r3
 800961e:	8979      	ldrh	r1, [r7, #10]
 8009620:	2300      	movs	r3, #0
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 fb65 	bl	8009cf8 <I2C_TransferConfig>
 800962e:	e00f      	b.n	8009650 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009634:	b29a      	uxth	r2, r3
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800963e:	b2da      	uxtb	r2, r3
 8009640:	8979      	ldrh	r1, [r7, #10]
 8009642:	2300      	movs	r3, #0
 8009644:	9300      	str	r3, [sp, #0]
 8009646:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800964a:	68f8      	ldr	r0, [r7, #12]
 800964c:	f000 fb54 	bl	8009cf8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f000 f958 	bl	800990a <I2C_WaitOnTXISFlagUntilTimeout>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d001      	beq.n	8009664 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	e07b      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009668:	781a      	ldrb	r2, [r3, #0]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009674:	1c5a      	adds	r2, r3, #1
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800967e:	b29b      	uxth	r3, r3
 8009680:	3b01      	subs	r3, #1
 8009682:	b29a      	uxth	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800968c:	3b01      	subs	r3, #1
 800968e:	b29a      	uxth	r2, r3
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009698:	b29b      	uxth	r3, r3
 800969a:	2b00      	cmp	r3, #0
 800969c:	d034      	beq.n	8009708 <HAL_I2C_Mem_Write+0x1c8>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d130      	bne.n	8009708 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	9300      	str	r3, [sp, #0]
 80096aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ac:	2200      	movs	r2, #0
 80096ae:	2180      	movs	r1, #128	@ 0x80
 80096b0:	68f8      	ldr	r0, [r7, #12]
 80096b2:	f000 f8d1 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d001      	beq.n	80096c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80096bc:	2301      	movs	r3, #1
 80096be:	e04d      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	2bff      	cmp	r3, #255	@ 0xff
 80096c8:	d90e      	bls.n	80096e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	22ff      	movs	r2, #255	@ 0xff
 80096ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096d4:	b2da      	uxtb	r2, r3
 80096d6:	8979      	ldrh	r1, [r7, #10]
 80096d8:	2300      	movs	r3, #0
 80096da:	9300      	str	r3, [sp, #0]
 80096dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80096e0:	68f8      	ldr	r0, [r7, #12]
 80096e2:	f000 fb09 	bl	8009cf8 <I2C_TransferConfig>
 80096e6:	e00f      	b.n	8009708 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	8979      	ldrh	r1, [r7, #10]
 80096fa:	2300      	movs	r3, #0
 80096fc:	9300      	str	r3, [sp, #0]
 80096fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	f000 faf8 	bl	8009cf8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970c:	b29b      	uxth	r3, r3
 800970e:	2b00      	cmp	r3, #0
 8009710:	d19e      	bne.n	8009650 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009712:	697a      	ldr	r2, [r7, #20]
 8009714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009716:	68f8      	ldr	r0, [r7, #12]
 8009718:	f000 f93e 	bl	8009998 <I2C_WaitOnSTOPFlagUntilTimeout>
 800971c:	4603      	mov	r3, r0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d001      	beq.n	8009726 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e01a      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2220      	movs	r2, #32
 800972c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	6859      	ldr	r1, [r3, #4]
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	4b0a      	ldr	r3, [pc, #40]	@ (8009764 <HAL_I2C_Mem_Write+0x224>)
 800973a:	400b      	ands	r3, r1
 800973c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2220      	movs	r2, #32
 8009742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009756:	2300      	movs	r3, #0
 8009758:	e000      	b.n	800975c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800975a:	2302      	movs	r3, #2
  }
}
 800975c:	4618      	mov	r0, r3
 800975e:	3718      	adds	r7, #24
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	fe00e800 	.word	0xfe00e800

08009768 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b086      	sub	sp, #24
 800976c:	af02      	add	r7, sp, #8
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	4608      	mov	r0, r1
 8009772:	4611      	mov	r1, r2
 8009774:	461a      	mov	r2, r3
 8009776:	4603      	mov	r3, r0
 8009778:	817b      	strh	r3, [r7, #10]
 800977a:	460b      	mov	r3, r1
 800977c:	813b      	strh	r3, [r7, #8]
 800977e:	4613      	mov	r3, r2
 8009780:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009782:	88fb      	ldrh	r3, [r7, #6]
 8009784:	b2da      	uxtb	r2, r3
 8009786:	8979      	ldrh	r1, [r7, #10]
 8009788:	4b20      	ldr	r3, [pc, #128]	@ (800980c <I2C_RequestMemoryWrite+0xa4>)
 800978a:	9300      	str	r3, [sp, #0]
 800978c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f000 fab1 	bl	8009cf8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009796:	69fa      	ldr	r2, [r7, #28]
 8009798:	69b9      	ldr	r1, [r7, #24]
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 f8b5 	bl	800990a <I2C_WaitOnTXISFlagUntilTimeout>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d001      	beq.n	80097aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	e02c      	b.n	8009804 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80097aa:	88fb      	ldrh	r3, [r7, #6]
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d105      	bne.n	80097bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80097b0:	893b      	ldrh	r3, [r7, #8]
 80097b2:	b2da      	uxtb	r2, r3
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80097ba:	e015      	b.n	80097e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80097bc:	893b      	ldrh	r3, [r7, #8]
 80097be:	0a1b      	lsrs	r3, r3, #8
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	b2da      	uxtb	r2, r3
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80097ca:	69fa      	ldr	r2, [r7, #28]
 80097cc:	69b9      	ldr	r1, [r7, #24]
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f000 f89b 	bl	800990a <I2C_WaitOnTXISFlagUntilTimeout>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d001      	beq.n	80097de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e012      	b.n	8009804 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80097de:	893b      	ldrh	r3, [r7, #8]
 80097e0:	b2da      	uxtb	r2, r3
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	2200      	movs	r2, #0
 80097f0:	2180      	movs	r1, #128	@ 0x80
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	f000 f830 	bl	8009858 <I2C_WaitOnFlagUntilTimeout>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d001      	beq.n	8009802 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e000      	b.n	8009804 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009802:	2300      	movs	r3, #0
}
 8009804:	4618      	mov	r0, r3
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}
 800980c:	80002000 	.word	0x80002000

08009810 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	699b      	ldr	r3, [r3, #24]
 800981e:	f003 0302 	and.w	r3, r3, #2
 8009822:	2b02      	cmp	r3, #2
 8009824:	d103      	bne.n	800982e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2200      	movs	r2, #0
 800982c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	699b      	ldr	r3, [r3, #24]
 8009834:	f003 0301 	and.w	r3, r3, #1
 8009838:	2b01      	cmp	r3, #1
 800983a:	d007      	beq.n	800984c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	699a      	ldr	r2, [r3, #24]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f042 0201 	orr.w	r2, r2, #1
 800984a:	619a      	str	r2, [r3, #24]
  }
}
 800984c:	bf00      	nop
 800984e:	370c      	adds	r7, #12
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	60f8      	str	r0, [r7, #12]
 8009860:	60b9      	str	r1, [r7, #8]
 8009862:	603b      	str	r3, [r7, #0]
 8009864:	4613      	mov	r3, r2
 8009866:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009868:	e03b      	b.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800986a:	69ba      	ldr	r2, [r7, #24]
 800986c:	6839      	ldr	r1, [r7, #0]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f000 f962 	bl	8009b38 <I2C_IsErrorOccurred>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d001      	beq.n	800987e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e041      	b.n	8009902 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009884:	d02d      	beq.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009886:	f7fc fee9 	bl	800665c <HAL_GetTick>
 800988a:	4602      	mov	r2, r0
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	1ad3      	subs	r3, r2, r3
 8009890:	683a      	ldr	r2, [r7, #0]
 8009892:	429a      	cmp	r2, r3
 8009894:	d302      	bcc.n	800989c <I2C_WaitOnFlagUntilTimeout+0x44>
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d122      	bne.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	699a      	ldr	r2, [r3, #24]
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	4013      	ands	r3, r2
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	bf0c      	ite	eq
 80098ac:	2301      	moveq	r3, #1
 80098ae:	2300      	movne	r3, #0
 80098b0:	b2db      	uxtb	r3, r3
 80098b2:	461a      	mov	r2, r3
 80098b4:	79fb      	ldrb	r3, [r7, #7]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d113      	bne.n	80098e2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098be:	f043 0220 	orr.w	r2, r3, #32
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80098de:	2301      	movs	r3, #1
 80098e0:	e00f      	b.n	8009902 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	699a      	ldr	r2, [r3, #24]
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	4013      	ands	r3, r2
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	bf0c      	ite	eq
 80098f2:	2301      	moveq	r3, #1
 80098f4:	2300      	movne	r3, #0
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	461a      	mov	r2, r3
 80098fa:	79fb      	ldrb	r3, [r7, #7]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d0b4      	beq.n	800986a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800990a:	b580      	push	{r7, lr}
 800990c:	b084      	sub	sp, #16
 800990e:	af00      	add	r7, sp, #0
 8009910:	60f8      	str	r0, [r7, #12]
 8009912:	60b9      	str	r1, [r7, #8]
 8009914:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009916:	e033      	b.n	8009980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	68b9      	ldr	r1, [r7, #8]
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f000 f90b 	bl	8009b38 <I2C_IsErrorOccurred>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d001      	beq.n	800992c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e031      	b.n	8009990 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009932:	d025      	beq.n	8009980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009934:	f7fc fe92 	bl	800665c <HAL_GetTick>
 8009938:	4602      	mov	r2, r0
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	1ad3      	subs	r3, r2, r3
 800993e:	68ba      	ldr	r2, [r7, #8]
 8009940:	429a      	cmp	r2, r3
 8009942:	d302      	bcc.n	800994a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d11a      	bne.n	8009980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	699b      	ldr	r3, [r3, #24]
 8009950:	f003 0302 	and.w	r3, r3, #2
 8009954:	2b02      	cmp	r3, #2
 8009956:	d013      	beq.n	8009980 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800995c:	f043 0220 	orr.w	r2, r3, #32
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2220      	movs	r2, #32
 8009968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800997c:	2301      	movs	r3, #1
 800997e:	e007      	b.n	8009990 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	699b      	ldr	r3, [r3, #24]
 8009986:	f003 0302 	and.w	r3, r3, #2
 800998a:	2b02      	cmp	r3, #2
 800998c:	d1c4      	bne.n	8009918 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800998e:	2300      	movs	r3, #0
}
 8009990:	4618      	mov	r0, r3
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	60f8      	str	r0, [r7, #12]
 80099a0:	60b9      	str	r1, [r7, #8]
 80099a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80099a4:	e02f      	b.n	8009a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	68b9      	ldr	r1, [r7, #8]
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f000 f8c4 	bl	8009b38 <I2C_IsErrorOccurred>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d001      	beq.n	80099ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e02d      	b.n	8009a16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099ba:	f7fc fe4f 	bl	800665c <HAL_GetTick>
 80099be:	4602      	mov	r2, r0
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	1ad3      	subs	r3, r2, r3
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d302      	bcc.n	80099d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d11a      	bne.n	8009a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	f003 0320 	and.w	r3, r3, #32
 80099da:	2b20      	cmp	r3, #32
 80099dc:	d013      	beq.n	8009a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099e2:	f043 0220 	orr.w	r2, r3, #32
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2220      	movs	r2, #32
 80099ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2200      	movs	r2, #0
 80099f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	e007      	b.n	8009a16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	f003 0320 	and.w	r3, r3, #32
 8009a10:	2b20      	cmp	r3, #32
 8009a12:	d1c8      	bne.n	80099a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
	...

08009a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b086      	sub	sp, #24
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009a30:	e071      	b.n	8009b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	68b9      	ldr	r1, [r7, #8]
 8009a36:	68f8      	ldr	r0, [r7, #12]
 8009a38:	f000 f87e 	bl	8009b38 <I2C_IsErrorOccurred>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d001      	beq.n	8009a46 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	f003 0320 	and.w	r3, r3, #32
 8009a50:	2b20      	cmp	r3, #32
 8009a52:	d13b      	bne.n	8009acc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009a54:	7dfb      	ldrb	r3, [r7, #23]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d138      	bne.n	8009acc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	699b      	ldr	r3, [r3, #24]
 8009a60:	f003 0304 	and.w	r3, r3, #4
 8009a64:	2b04      	cmp	r3, #4
 8009a66:	d105      	bne.n	8009a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d001      	beq.n	8009a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009a70:	2300      	movs	r3, #0
 8009a72:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	f003 0310 	and.w	r3, r3, #16
 8009a7e:	2b10      	cmp	r3, #16
 8009a80:	d121      	bne.n	8009ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2210      	movs	r2, #16
 8009a88:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2204      	movs	r2, #4
 8009a8e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2220      	movs	r2, #32
 8009a96:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	6859      	ldr	r1, [r3, #4]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	4b24      	ldr	r3, [pc, #144]	@ (8009b34 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009aa4:	400b      	ands	r3, r1
 8009aa6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2220      	movs	r2, #32
 8009aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	75fb      	strb	r3, [r7, #23]
 8009ac4:	e002      	b.n	8009acc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009acc:	f7fc fdc6 	bl	800665c <HAL_GetTick>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	68ba      	ldr	r2, [r7, #8]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d302      	bcc.n	8009ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d119      	bne.n	8009b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009ae2:	7dfb      	ldrb	r3, [r7, #23]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d116      	bne.n	8009b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	699b      	ldr	r3, [r3, #24]
 8009aee:	f003 0304 	and.w	r3, r3, #4
 8009af2:	2b04      	cmp	r3, #4
 8009af4:	d00f      	beq.n	8009b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009afa:	f043 0220 	orr.w	r2, r3, #32
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009b12:	2301      	movs	r3, #1
 8009b14:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	699b      	ldr	r3, [r3, #24]
 8009b1c:	f003 0304 	and.w	r3, r3, #4
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d002      	beq.n	8009b2a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009b24:	7dfb      	ldrb	r3, [r7, #23]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d083      	beq.n	8009a32 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	fe00e800 	.word	0xfe00e800

08009b38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b08a      	sub	sp, #40	@ 0x28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b44:	2300      	movs	r3, #0
 8009b46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	699b      	ldr	r3, [r3, #24]
 8009b50:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009b52:	2300      	movs	r3, #0
 8009b54:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	f003 0310 	and.w	r3, r3, #16
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d068      	beq.n	8009c36 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2210      	movs	r2, #16
 8009b6a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009b6c:	e049      	b.n	8009c02 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b74:	d045      	beq.n	8009c02 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009b76:	f7fc fd71 	bl	800665c <HAL_GetTick>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d302      	bcc.n	8009b8c <I2C_IsErrorOccurred+0x54>
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d13a      	bne.n	8009c02 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b96:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009b9e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	699b      	ldr	r3, [r3, #24]
 8009ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009baa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bae:	d121      	bne.n	8009bf4 <I2C_IsErrorOccurred+0xbc>
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bb6:	d01d      	beq.n	8009bf4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009bb8:	7cfb      	ldrb	r3, [r7, #19]
 8009bba:	2b20      	cmp	r3, #32
 8009bbc:	d01a      	beq.n	8009bf4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	685a      	ldr	r2, [r3, #4]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bcc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009bce:	f7fc fd45 	bl	800665c <HAL_GetTick>
 8009bd2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009bd4:	e00e      	b.n	8009bf4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009bd6:	f7fc fd41 	bl	800665c <HAL_GetTick>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	69fb      	ldr	r3, [r7, #28]
 8009bde:	1ad3      	subs	r3, r2, r3
 8009be0:	2b19      	cmp	r3, #25
 8009be2:	d907      	bls.n	8009bf4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009be4:	6a3b      	ldr	r3, [r7, #32]
 8009be6:	f043 0320 	orr.w	r3, r3, #32
 8009bea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009bf2:	e006      	b.n	8009c02 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	f003 0320 	and.w	r3, r3, #32
 8009bfe:	2b20      	cmp	r3, #32
 8009c00:	d1e9      	bne.n	8009bd6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	699b      	ldr	r3, [r3, #24]
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b20      	cmp	r3, #32
 8009c0e:	d003      	beq.n	8009c18 <I2C_IsErrorOccurred+0xe0>
 8009c10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d0aa      	beq.n	8009b6e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d103      	bne.n	8009c28 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2220      	movs	r2, #32
 8009c26:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009c28:	6a3b      	ldr	r3, [r7, #32]
 8009c2a:	f043 0304 	orr.w	r3, r3, #4
 8009c2e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	699b      	ldr	r3, [r3, #24]
 8009c3c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d00b      	beq.n	8009c60 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009c48:	6a3b      	ldr	r3, [r7, #32]
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009c58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d00b      	beq.n	8009c82 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009c6a:	6a3b      	ldr	r3, [r7, #32]
 8009c6c:	f043 0308 	orr.w	r3, r3, #8
 8009c70:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009c7a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00b      	beq.n	8009ca4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009c8c:	6a3b      	ldr	r3, [r7, #32]
 8009c8e:	f043 0302 	orr.w	r3, r3, #2
 8009c92:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d01c      	beq.n	8009ce6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f7ff fdaf 	bl	8009810 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	6859      	ldr	r1, [r3, #4]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8009cf4 <I2C_IsErrorOccurred+0x1bc>)
 8009cbe:	400b      	ands	r3, r1
 8009cc0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009cc6:	6a3b      	ldr	r3, [r7, #32]
 8009cc8:	431a      	orrs	r2, r3
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2220      	movs	r2, #32
 8009cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009ce6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3728      	adds	r7, #40	@ 0x28
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	fe00e800 	.word	0xfe00e800

08009cf8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	607b      	str	r3, [r7, #4]
 8009d02:	460b      	mov	r3, r1
 8009d04:	817b      	strh	r3, [r7, #10]
 8009d06:	4613      	mov	r3, r2
 8009d08:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d0a:	897b      	ldrh	r3, [r7, #10]
 8009d0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009d10:	7a7b      	ldrb	r3, [r7, #9]
 8009d12:	041b      	lsls	r3, r3, #16
 8009d14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d18:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d26:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	685a      	ldr	r2, [r3, #4]
 8009d2e:	6a3b      	ldr	r3, [r7, #32]
 8009d30:	0d5b      	lsrs	r3, r3, #21
 8009d32:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009d36:	4b08      	ldr	r3, [pc, #32]	@ (8009d58 <I2C_TransferConfig+0x60>)
 8009d38:	430b      	orrs	r3, r1
 8009d3a:	43db      	mvns	r3, r3
 8009d3c:	ea02 0103 	and.w	r1, r2, r3
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	697a      	ldr	r2, [r7, #20]
 8009d46:	430a      	orrs	r2, r1
 8009d48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009d4a:	bf00      	nop
 8009d4c:	371c      	adds	r7, #28
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop
 8009d58:	03ff63ff 	.word	0x03ff63ff

08009d5c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	2b20      	cmp	r3, #32
 8009d70:	d138      	bne.n	8009de4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d101      	bne.n	8009d80 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009d7c:	2302      	movs	r3, #2
 8009d7e:	e032      	b.n	8009de6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2201      	movs	r2, #1
 8009d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2224      	movs	r2, #36	@ 0x24
 8009d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f022 0201 	bic.w	r2, r2, #1
 8009d9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009dae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	6819      	ldr	r1, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	683a      	ldr	r2, [r7, #0]
 8009dbc:	430a      	orrs	r2, r1
 8009dbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f042 0201 	orr.w	r2, r2, #1
 8009dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2220      	movs	r2, #32
 8009dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009de0:	2300      	movs	r3, #0
 8009de2:	e000      	b.n	8009de6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009de4:	2302      	movs	r3, #2
  }
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	370c      	adds	r7, #12
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr

08009df2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009df2:	b480      	push	{r7}
 8009df4:	b085      	sub	sp, #20
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	2b20      	cmp	r3, #32
 8009e06:	d139      	bne.n	8009e7c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d101      	bne.n	8009e16 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009e12:	2302      	movs	r3, #2
 8009e14:	e033      	b.n	8009e7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2224      	movs	r2, #36	@ 0x24
 8009e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	681a      	ldr	r2, [r3, #0]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f022 0201 	bic.w	r2, r2, #1
 8009e34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009e44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	021b      	lsls	r3, r3, #8
 8009e4a:	68fa      	ldr	r2, [r7, #12]
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	681a      	ldr	r2, [r3, #0]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f042 0201 	orr.w	r2, r2, #1
 8009e66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2220      	movs	r2, #32
 8009e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	e000      	b.n	8009e7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009e7c:	2302      	movs	r3, #2
  }
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3714      	adds	r7, #20
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr

08009e8a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009e8a:	b580      	push	{r7, lr}
 8009e8c:	b084      	sub	sp, #16
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d101      	bne.n	8009e9c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e0c0      	b.n	800a01e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d106      	bne.n	8009eb6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f008 f827 	bl	8011f04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2203      	movs	r2, #3
 8009eba:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f004 fa87 	bl	800e3d6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ec8:	2300      	movs	r3, #0
 8009eca:	73fb      	strb	r3, [r7, #15]
 8009ecc:	e03e      	b.n	8009f4c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009ece:	7bfa      	ldrb	r2, [r7, #15]
 8009ed0:	6879      	ldr	r1, [r7, #4]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	00db      	lsls	r3, r3, #3
 8009eda:	440b      	add	r3, r1
 8009edc:	3311      	adds	r3, #17
 8009ede:	2201      	movs	r2, #1
 8009ee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009ee2:	7bfa      	ldrb	r2, [r7, #15]
 8009ee4:	6879      	ldr	r1, [r7, #4]
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	4413      	add	r3, r2
 8009eec:	00db      	lsls	r3, r3, #3
 8009eee:	440b      	add	r3, r1
 8009ef0:	3310      	adds	r3, #16
 8009ef2:	7bfa      	ldrb	r2, [r7, #15]
 8009ef4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009ef6:	7bfa      	ldrb	r2, [r7, #15]
 8009ef8:	6879      	ldr	r1, [r7, #4]
 8009efa:	4613      	mov	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4413      	add	r3, r2
 8009f00:	00db      	lsls	r3, r3, #3
 8009f02:	440b      	add	r3, r1
 8009f04:	3313      	adds	r3, #19
 8009f06:	2200      	movs	r2, #0
 8009f08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009f0a:	7bfa      	ldrb	r2, [r7, #15]
 8009f0c:	6879      	ldr	r1, [r7, #4]
 8009f0e:	4613      	mov	r3, r2
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	4413      	add	r3, r2
 8009f14:	00db      	lsls	r3, r3, #3
 8009f16:	440b      	add	r3, r1
 8009f18:	3320      	adds	r3, #32
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009f1e:	7bfa      	ldrb	r2, [r7, #15]
 8009f20:	6879      	ldr	r1, [r7, #4]
 8009f22:	4613      	mov	r3, r2
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	4413      	add	r3, r2
 8009f28:	00db      	lsls	r3, r3, #3
 8009f2a:	440b      	add	r3, r1
 8009f2c:	3324      	adds	r3, #36	@ 0x24
 8009f2e:	2200      	movs	r2, #0
 8009f30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009f32:	7bfb      	ldrb	r3, [r7, #15]
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	1c5a      	adds	r2, r3, #1
 8009f38:	4613      	mov	r3, r2
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	4413      	add	r3, r2
 8009f3e:	00db      	lsls	r3, r3, #3
 8009f40:	440b      	add	r3, r1
 8009f42:	2200      	movs	r2, #0
 8009f44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f46:	7bfb      	ldrb	r3, [r7, #15]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	73fb      	strb	r3, [r7, #15]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	791b      	ldrb	r3, [r3, #4]
 8009f50:	7bfa      	ldrb	r2, [r7, #15]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d3bb      	bcc.n	8009ece <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009f56:	2300      	movs	r3, #0
 8009f58:	73fb      	strb	r3, [r7, #15]
 8009f5a:	e044      	b.n	8009fe6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009f5c:	7bfa      	ldrb	r2, [r7, #15]
 8009f5e:	6879      	ldr	r1, [r7, #4]
 8009f60:	4613      	mov	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4413      	add	r3, r2
 8009f66:	00db      	lsls	r3, r3, #3
 8009f68:	440b      	add	r3, r1
 8009f6a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8009f6e:	2200      	movs	r2, #0
 8009f70:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009f72:	7bfa      	ldrb	r2, [r7, #15]
 8009f74:	6879      	ldr	r1, [r7, #4]
 8009f76:	4613      	mov	r3, r2
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	4413      	add	r3, r2
 8009f7c:	00db      	lsls	r3, r3, #3
 8009f7e:	440b      	add	r3, r1
 8009f80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009f84:	7bfa      	ldrb	r2, [r7, #15]
 8009f86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009f88:	7bfa      	ldrb	r2, [r7, #15]
 8009f8a:	6879      	ldr	r1, [r7, #4]
 8009f8c:	4613      	mov	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	4413      	add	r3, r2
 8009f92:	00db      	lsls	r3, r3, #3
 8009f94:	440b      	add	r3, r1
 8009f96:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009f9e:	7bfa      	ldrb	r2, [r7, #15]
 8009fa0:	6879      	ldr	r1, [r7, #4]
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	4413      	add	r3, r2
 8009fa8:	00db      	lsls	r3, r3, #3
 8009faa:	440b      	add	r3, r1
 8009fac:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009fb4:	7bfa      	ldrb	r2, [r7, #15]
 8009fb6:	6879      	ldr	r1, [r7, #4]
 8009fb8:	4613      	mov	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	4413      	add	r3, r2
 8009fbe:	00db      	lsls	r3, r3, #3
 8009fc0:	440b      	add	r3, r1
 8009fc2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009fca:	7bfa      	ldrb	r2, [r7, #15]
 8009fcc:	6879      	ldr	r1, [r7, #4]
 8009fce:	4613      	mov	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	4413      	add	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	440b      	add	r3, r1
 8009fd8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8009fdc:	2200      	movs	r2, #0
 8009fde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009fe0:	7bfb      	ldrb	r3, [r7, #15]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	73fb      	strb	r3, [r7, #15]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	791b      	ldrb	r3, [r3, #4]
 8009fea:	7bfa      	ldrb	r2, [r7, #15]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d3b5      	bcc.n	8009f5c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6818      	ldr	r0, [r3, #0]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	3304      	adds	r3, #4
 8009ff8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009ffc:	f004 fa06 	bl	800e40c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2201      	movs	r2, #1
 800a00a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	7a9b      	ldrb	r3, [r3, #10]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d102      	bne.n	800a01c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f001 fc0e 	bl	800b838 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3710      	adds	r7, #16
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b082      	sub	sp, #8
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a034:	2b01      	cmp	r3, #1
 800a036:	d101      	bne.n	800a03c <HAL_PCD_Start+0x16>
 800a038:	2302      	movs	r3, #2
 800a03a:	e012      	b.n	800a062 <HAL_PCD_Start+0x3c>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2201      	movs	r2, #1
 800a040:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4618      	mov	r0, r3
 800a04a:	f004 f9ad 	bl	800e3a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4618      	mov	r0, r3
 800a054:	f005 ff8a 	bl	800ff6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a060:	2300      	movs	r3, #0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3708      	adds	r7, #8
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b084      	sub	sp, #16
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4618      	mov	r0, r3
 800a078:	f005 ff8f 	bl	800ff9a <USB_ReadInterrupts>
 800a07c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d003      	beq.n	800a090 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fb06 	bl	800a69a <PCD_EP_ISR_Handler>

    return;
 800a08e:	e110      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a096:	2b00      	cmp	r3, #0
 800a098:	d013      	beq.n	800a0c2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0a2:	b29a      	uxth	r2, r3
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0ac:	b292      	uxth	r2, r2
 800a0ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f007 ffb7 	bl	8012026 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800a0b8:	2100      	movs	r1, #0
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f8fc 	bl	800a2b8 <HAL_PCD_SetAddress>

    return;
 800a0c0:	e0f7      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d00c      	beq.n	800a0e6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0d4:	b29a      	uxth	r2, r3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a0de:	b292      	uxth	r2, r2
 800a0e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a0e4:	e0e5      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00c      	beq.n	800a10a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0f8:	b29a      	uxth	r2, r3
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a102:	b292      	uxth	r2, r2
 800a104:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a108:	e0d3      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d034      	beq.n	800a17e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f022 0204 	bic.w	r2, r2, #4
 800a126:	b292      	uxth	r2, r2
 800a128:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a134:	b29a      	uxth	r2, r3
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f022 0208 	bic.w	r2, r2, #8
 800a13e:	b292      	uxth	r2, r2
 800a140:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d107      	bne.n	800a15e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2200      	movs	r2, #0
 800a152:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a156:	2100      	movs	r1, #0
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f008 f957 	bl	801240c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f007 ff9a 	bl	8012098 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a176:	b292      	uxth	r2, r2
 800a178:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a17c:	e099      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a184:	2b00      	cmp	r3, #0
 800a186:	d027      	beq.n	800a1d8 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a190:	b29a      	uxth	r2, r3
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f042 0208 	orr.w	r2, r2, #8
 800a19a:	b292      	uxth	r2, r2
 800a19c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a1a8:	b29a      	uxth	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a1b2:	b292      	uxth	r2, r2
 800a1b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a1c0:	b29a      	uxth	r2, r3
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f042 0204 	orr.w	r2, r2, #4
 800a1ca:	b292      	uxth	r2, r2
 800a1cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f007 ff47 	bl	8012064 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a1d6:	e06c      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d040      	beq.n	800a264 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a1ea:	b29a      	uxth	r2, r3
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a1f4:	b292      	uxth	r2, r2
 800a1f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800a200:	2b00      	cmp	r3, #0
 800a202:	d12b      	bne.n	800a25c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f042 0204 	orr.w	r2, r2, #4
 800a216:	b292      	uxth	r2, r2
 800a218:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a224:	b29a      	uxth	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f042 0208 	orr.w	r2, r2, #8
 800a22e:	b292      	uxth	r2, r2
 800a230:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a244:	b29b      	uxth	r3, r3
 800a246:	089b      	lsrs	r3, r3, #2
 800a248:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a252:	2101      	movs	r1, #1
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f008 f8d9 	bl	801240c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800a25a:	e02a      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800a25c:	6878      	ldr	r0, [r7, #4]
 800a25e:	f007 ff01 	bl	8012064 <HAL_PCD_SuspendCallback>
    return;
 800a262:	e026      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d00f      	beq.n	800a28e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a276:	b29a      	uxth	r2, r3
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a280:	b292      	uxth	r2, r2
 800a282:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f007 febf 	bl	801200a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800a28c:	e011      	b.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00c      	beq.n	800a2b2 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a2a0:	b29a      	uxth	r2, r3
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a2aa:	b292      	uxth	r2, r2
 800a2ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800a2b0:	bf00      	nop
  }
}
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b082      	sub	sp, #8
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d101      	bne.n	800a2d2 <HAL_PCD_SetAddress+0x1a>
 800a2ce:	2302      	movs	r3, #2
 800a2d0:	e012      	b.n	800a2f8 <HAL_PCD_SetAddress+0x40>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	78fa      	ldrb	r2, [r7, #3]
 800a2de:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	78fa      	ldrb	r2, [r7, #3]
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f005 fe2b 	bl	800ff44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3708      	adds	r7, #8
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	4608      	mov	r0, r1
 800a30a:	4611      	mov	r1, r2
 800a30c:	461a      	mov	r2, r3
 800a30e:	4603      	mov	r3, r0
 800a310:	70fb      	strb	r3, [r7, #3]
 800a312:	460b      	mov	r3, r1
 800a314:	803b      	strh	r3, [r7, #0]
 800a316:	4613      	mov	r3, r2
 800a318:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a31e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a322:	2b00      	cmp	r3, #0
 800a324:	da0e      	bge.n	800a344 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a326:	78fb      	ldrb	r3, [r7, #3]
 800a328:	f003 0207 	and.w	r2, r3, #7
 800a32c:	4613      	mov	r3, r2
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	4413      	add	r3, r2
 800a332:	00db      	lsls	r3, r3, #3
 800a334:	3310      	adds	r3, #16
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	4413      	add	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2201      	movs	r2, #1
 800a340:	705a      	strb	r2, [r3, #1]
 800a342:	e00e      	b.n	800a362 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a344:	78fb      	ldrb	r3, [r7, #3]
 800a346:	f003 0207 	and.w	r2, r3, #7
 800a34a:	4613      	mov	r3, r2
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4413      	add	r3, r2
 800a350:	00db      	lsls	r3, r3, #3
 800a352:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	4413      	add	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2200      	movs	r2, #0
 800a360:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800a362:	78fb      	ldrb	r3, [r7, #3]
 800a364:	f003 0307 	and.w	r3, r3, #7
 800a368:	b2da      	uxtb	r2, r3
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800a36e:	883b      	ldrh	r3, [r7, #0]
 800a370:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	78ba      	ldrb	r2, [r7, #2]
 800a37c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800a37e:	78bb      	ldrb	r3, [r7, #2]
 800a380:	2b02      	cmp	r3, #2
 800a382:	d102      	bne.n	800a38a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2200      	movs	r2, #0
 800a388:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a390:	2b01      	cmp	r3, #1
 800a392:	d101      	bne.n	800a398 <HAL_PCD_EP_Open+0x98>
 800a394:	2302      	movs	r3, #2
 800a396:	e00e      	b.n	800a3b6 <HAL_PCD_EP_Open+0xb6>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	68f9      	ldr	r1, [r7, #12]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f004 f84e 	bl	800e448 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800a3b4:	7afb      	ldrb	r3, [r7, #11]
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3710      	adds	r7, #16
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b084      	sub	sp, #16
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a3ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	da0e      	bge.n	800a3f0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a3d2:	78fb      	ldrb	r3, [r7, #3]
 800a3d4:	f003 0207 	and.w	r2, r3, #7
 800a3d8:	4613      	mov	r3, r2
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4413      	add	r3, r2
 800a3de:	00db      	lsls	r3, r3, #3
 800a3e0:	3310      	adds	r3, #16
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	705a      	strb	r2, [r3, #1]
 800a3ee:	e00e      	b.n	800a40e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a3f0:	78fb      	ldrb	r3, [r7, #3]
 800a3f2:	f003 0207 	and.w	r2, r3, #7
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	009b      	lsls	r3, r3, #2
 800a3fa:	4413      	add	r3, r2
 800a3fc:	00db      	lsls	r3, r3, #3
 800a3fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	4413      	add	r3, r2
 800a406:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	2200      	movs	r2, #0
 800a40c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a40e:	78fb      	ldrb	r3, [r7, #3]
 800a410:	f003 0307 	and.w	r3, r3, #7
 800a414:	b2da      	uxtb	r2, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a420:	2b01      	cmp	r3, #1
 800a422:	d101      	bne.n	800a428 <HAL_PCD_EP_Close+0x6a>
 800a424:	2302      	movs	r3, #2
 800a426:	e00e      	b.n	800a446 <HAL_PCD_EP_Close+0x88>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68f9      	ldr	r1, [r7, #12]
 800a436:	4618      	mov	r0, r3
 800a438:	f004 fcee 	bl	800ee18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	3710      	adds	r7, #16
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b086      	sub	sp, #24
 800a452:	af00      	add	r7, sp, #0
 800a454:	60f8      	str	r0, [r7, #12]
 800a456:	607a      	str	r2, [r7, #4]
 800a458:	603b      	str	r3, [r7, #0]
 800a45a:	460b      	mov	r3, r1
 800a45c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a45e:	7afb      	ldrb	r3, [r7, #11]
 800a460:	f003 0207 	and.w	r2, r3, #7
 800a464:	4613      	mov	r3, r2
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	4413      	add	r3, r2
 800a46a:	00db      	lsls	r3, r3, #3
 800a46c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a470:	68fa      	ldr	r2, [r7, #12]
 800a472:	4413      	add	r3, r2
 800a474:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	683a      	ldr	r2, [r7, #0]
 800a480:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	2200      	movs	r2, #0
 800a486:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	2200      	movs	r2, #0
 800a48c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a48e:	7afb      	ldrb	r3, [r7, #11]
 800a490:	f003 0307 	and.w	r3, r3, #7
 800a494:	b2da      	uxtb	r2, r3
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	6979      	ldr	r1, [r7, #20]
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f004 fea6 	bl	800f1f2 <USB_EPStartXfer>

  return HAL_OK;
 800a4a6:	2300      	movs	r3, #0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3718      	adds	r7, #24
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}

0800a4b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b083      	sub	sp, #12
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	460b      	mov	r3, r1
 800a4ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a4bc:	78fb      	ldrb	r3, [r7, #3]
 800a4be:	f003 0207 	and.w	r2, r3, #7
 800a4c2:	6879      	ldr	r1, [r7, #4]
 800a4c4:	4613      	mov	r3, r2
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	4413      	add	r3, r2
 800a4ca:	00db      	lsls	r3, r3, #3
 800a4cc:	440b      	add	r3, r1
 800a4ce:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800a4d2:	681b      	ldr	r3, [r3, #0]
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b086      	sub	sp, #24
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	607a      	str	r2, [r7, #4]
 800a4ea:	603b      	str	r3, [r7, #0]
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a4f0:	7afb      	ldrb	r3, [r7, #11]
 800a4f2:	f003 0207 	and.w	r2, r3, #7
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	4413      	add	r3, r2
 800a4fc:	00db      	lsls	r3, r3, #3
 800a4fe:	3310      	adds	r3, #16
 800a500:	68fa      	ldr	r2, [r7, #12]
 800a502:	4413      	add	r3, r2
 800a504:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	683a      	ldr	r2, [r7, #0]
 800a510:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	2201      	movs	r2, #1
 800a516:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	683a      	ldr	r2, [r7, #0]
 800a51e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	2200      	movs	r2, #0
 800a524:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	2201      	movs	r2, #1
 800a52a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a52c:	7afb      	ldrb	r3, [r7, #11]
 800a52e:	f003 0307 	and.w	r3, r3, #7
 800a532:	b2da      	uxtb	r2, r3
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	6979      	ldr	r1, [r7, #20]
 800a53e:	4618      	mov	r0, r3
 800a540:	f004 fe57 	bl	800f1f2 <USB_EPStartXfer>

  return HAL_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	3718      	adds	r7, #24
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b084      	sub	sp, #16
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	460b      	mov	r3, r1
 800a558:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a55a:	78fb      	ldrb	r3, [r7, #3]
 800a55c:	f003 0307 	and.w	r3, r3, #7
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	7912      	ldrb	r2, [r2, #4]
 800a564:	4293      	cmp	r3, r2
 800a566:	d901      	bls.n	800a56c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	e03e      	b.n	800a5ea <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a56c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a570:	2b00      	cmp	r3, #0
 800a572:	da0e      	bge.n	800a592 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a574:	78fb      	ldrb	r3, [r7, #3]
 800a576:	f003 0207 	and.w	r2, r3, #7
 800a57a:	4613      	mov	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	4413      	add	r3, r2
 800a580:	00db      	lsls	r3, r3, #3
 800a582:	3310      	adds	r3, #16
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	4413      	add	r3, r2
 800a588:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2201      	movs	r2, #1
 800a58e:	705a      	strb	r2, [r3, #1]
 800a590:	e00c      	b.n	800a5ac <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a592:	78fa      	ldrb	r2, [r7, #3]
 800a594:	4613      	mov	r3, r2
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	4413      	add	r3, r2
 800a59a:	00db      	lsls	r3, r3, #3
 800a59c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	4413      	add	r3, r2
 800a5a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a5b2:	78fb      	ldrb	r3, [r7, #3]
 800a5b4:	f003 0307 	and.w	r3, r3, #7
 800a5b8:	b2da      	uxtb	r2, r3
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d101      	bne.n	800a5cc <HAL_PCD_EP_SetStall+0x7e>
 800a5c8:	2302      	movs	r3, #2
 800a5ca:	e00e      	b.n	800a5ea <HAL_PCD_EP_SetStall+0x9c>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68f9      	ldr	r1, [r7, #12]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f005 fbb8 	bl	800fd50 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}

0800a5f2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a5f2:	b580      	push	{r7, lr}
 800a5f4:	b084      	sub	sp, #16
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	6078      	str	r0, [r7, #4]
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a5fe:	78fb      	ldrb	r3, [r7, #3]
 800a600:	f003 030f 	and.w	r3, r3, #15
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	7912      	ldrb	r2, [r2, #4]
 800a608:	4293      	cmp	r3, r2
 800a60a:	d901      	bls.n	800a610 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a60c:	2301      	movs	r3, #1
 800a60e:	e040      	b.n	800a692 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a610:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a614:	2b00      	cmp	r3, #0
 800a616:	da0e      	bge.n	800a636 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a618:	78fb      	ldrb	r3, [r7, #3]
 800a61a:	f003 0207 	and.w	r2, r3, #7
 800a61e:	4613      	mov	r3, r2
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	4413      	add	r3, r2
 800a624:	00db      	lsls	r3, r3, #3
 800a626:	3310      	adds	r3, #16
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	4413      	add	r3, r2
 800a62c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2201      	movs	r2, #1
 800a632:	705a      	strb	r2, [r3, #1]
 800a634:	e00e      	b.n	800a654 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a636:	78fb      	ldrb	r3, [r7, #3]
 800a638:	f003 0207 	and.w	r2, r3, #7
 800a63c:	4613      	mov	r3, r2
 800a63e:	009b      	lsls	r3, r3, #2
 800a640:	4413      	add	r3, r2
 800a642:	00db      	lsls	r3, r3, #3
 800a644:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	4413      	add	r3, r2
 800a64c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2200      	movs	r2, #0
 800a652:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2200      	movs	r2, #0
 800a658:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a65a:	78fb      	ldrb	r3, [r7, #3]
 800a65c:	f003 0307 	and.w	r3, r3, #7
 800a660:	b2da      	uxtb	r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d101      	bne.n	800a674 <HAL_PCD_EP_ClrStall+0x82>
 800a670:	2302      	movs	r3, #2
 800a672:	e00e      	b.n	800a692 <HAL_PCD_EP_ClrStall+0xa0>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	68f9      	ldr	r1, [r7, #12]
 800a682:	4618      	mov	r0, r3
 800a684:	f005 fbb5 	bl	800fdf2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a690:	2300      	movs	r3, #0
}
 800a692:	4618      	mov	r0, r3
 800a694:	3710      	adds	r7, #16
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a69a:	b580      	push	{r7, lr}
 800a69c:	b092      	sub	sp, #72	@ 0x48
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a6a2:	e333      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a6ac:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a6ae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	f003 030f 	and.w	r3, r3, #15
 800a6b6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a6ba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f040 8108 	bne.w	800a8d4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a6c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a6c6:	f003 0310 	and.w	r3, r3, #16
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d14c      	bne.n	800a768 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	881b      	ldrh	r3, [r3, #0]
 800a6d4:	b29b      	uxth	r3, r3
 800a6d6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a6da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6de:	813b      	strh	r3, [r7, #8]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681a      	ldr	r2, [r3, #0]
 800a6e4:	893b      	ldrh	r3, [r7, #8]
 800a6e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a6ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	3310      	adds	r3, #16
 800a6f6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a700:	b29b      	uxth	r3, r3
 800a702:	461a      	mov	r2, r3
 800a704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a706:	781b      	ldrb	r3, [r3, #0]
 800a708:	00db      	lsls	r3, r3, #3
 800a70a:	4413      	add	r3, r2
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	6812      	ldr	r2, [r2, #0]
 800a710:	4413      	add	r3, r2
 800a712:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a716:	881b      	ldrh	r3, [r3, #0]
 800a718:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a71c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a71e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a722:	695a      	ldr	r2, [r3, #20]
 800a724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a726:	69db      	ldr	r3, [r3, #28]
 800a728:	441a      	add	r2, r3
 800a72a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a72c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a72e:	2100      	movs	r1, #0
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f007 fc50 	bl	8011fd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	7b1b      	ldrb	r3, [r3, #12]
 800a73a:	b2db      	uxtb	r3, r3
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f000 82e5 	beq.w	800ad0c <PCD_EP_ISR_Handler+0x672>
 800a742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a744:	699b      	ldr	r3, [r3, #24]
 800a746:	2b00      	cmp	r3, #0
 800a748:	f040 82e0 	bne.w	800ad0c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	7b1b      	ldrb	r3, [r3, #12]
 800a750:	b2db      	uxtb	r3, r3
 800a752:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a756:	b2da      	uxtb	r2, r3
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2200      	movs	r2, #0
 800a764:	731a      	strb	r2, [r3, #12]
 800a766:	e2d1      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a76e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	881b      	ldrh	r3, [r3, #0]
 800a776:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a778:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a77a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d032      	beq.n	800a7e8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	461a      	mov	r2, r3
 800a78e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	00db      	lsls	r3, r3, #3
 800a794:	4413      	add	r3, r2
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	6812      	ldr	r2, [r2, #0]
 800a79a:	4413      	add	r3, r2
 800a79c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a7a0:	881b      	ldrh	r3, [r3, #0]
 800a7a2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a7a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7a8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6818      	ldr	r0, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a7b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7b6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a7b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ba:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	f005 fc3f 	bl	8010040 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	881b      	ldrh	r3, [r3, #0]
 800a7c8:	b29a      	uxth	r2, r3
 800a7ca:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a7ce:	4013      	ands	r3, r2
 800a7d0:	817b      	strh	r3, [r7, #10]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	897a      	ldrh	r2, [r7, #10]
 800a7d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a7dc:	b292      	uxth	r2, r2
 800a7de:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f007 fbcb 	bl	8011f7c <HAL_PCD_SetupStageCallback>
 800a7e6:	e291      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a7e8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f280 828d 	bge.w	800ad0c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	b29a      	uxth	r2, r3
 800a7fa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a7fe:	4013      	ands	r3, r2
 800a800:	81fb      	strh	r3, [r7, #14]
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	89fa      	ldrh	r2, [r7, #14]
 800a808:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a80c:	b292      	uxth	r2, r2
 800a80e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a818:	b29b      	uxth	r3, r3
 800a81a:	461a      	mov	r2, r3
 800a81c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	00db      	lsls	r3, r3, #3
 800a822:	4413      	add	r3, r2
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	6812      	ldr	r2, [r2, #0]
 800a828:	4413      	add	r3, r2
 800a82a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a82e:	881b      	ldrh	r3, [r3, #0]
 800a830:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a836:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a83a:	69db      	ldr	r3, [r3, #28]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d019      	beq.n	800a874 <PCD_EP_ISR_Handler+0x1da>
 800a840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a842:	695b      	ldr	r3, [r3, #20]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d015      	beq.n	800a874 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6818      	ldr	r0, [r3, #0]
 800a84c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a84e:	6959      	ldr	r1, [r3, #20]
 800a850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a852:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a854:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a856:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a858:	b29b      	uxth	r3, r3
 800a85a:	f005 fbf1 	bl	8010040 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a85e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a860:	695a      	ldr	r2, [r3, #20]
 800a862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a864:	69db      	ldr	r3, [r3, #28]
 800a866:	441a      	add	r2, r3
 800a868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a86a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a86c:	2100      	movs	r1, #0
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f007 fb96 	bl	8011fa0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	881b      	ldrh	r3, [r3, #0]
 800a87a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a87c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a87e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a882:	2b00      	cmp	r3, #0
 800a884:	f040 8242 	bne.w	800ad0c <PCD_EP_ISR_Handler+0x672>
 800a888:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a88a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a88e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a892:	f000 823b 	beq.w	800ad0c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	881b      	ldrh	r3, [r3, #0]
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8a6:	81bb      	strh	r3, [r7, #12]
 800a8a8:	89bb      	ldrh	r3, [r7, #12]
 800a8aa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a8ae:	81bb      	strh	r3, [r7, #12]
 800a8b0:	89bb      	ldrh	r3, [r7, #12]
 800a8b2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a8b6:	81bb      	strh	r3, [r7, #12]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	89bb      	ldrh	r3, [r7, #12]
 800a8be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	8013      	strh	r3, [r2, #0]
 800a8d2:	e21b      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	461a      	mov	r2, r3
 800a8da:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a8de:	009b      	lsls	r3, r3, #2
 800a8e0:	4413      	add	r3, r2
 800a8e2:	881b      	ldrh	r3, [r3, #0]
 800a8e4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a8e6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f280 80f1 	bge.w	800aad2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	4413      	add	r3, r2
 800a8fe:	881b      	ldrh	r3, [r3, #0]
 800a900:	b29a      	uxth	r2, r3
 800a902:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a906:	4013      	ands	r3, r2
 800a908:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	461a      	mov	r2, r3
 800a910:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	4413      	add	r3, r2
 800a918:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a91a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a91e:	b292      	uxth	r2, r2
 800a920:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a922:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a926:	4613      	mov	r3, r2
 800a928:	009b      	lsls	r3, r3, #2
 800a92a:	4413      	add	r3, r2
 800a92c:	00db      	lsls	r3, r3, #3
 800a92e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	4413      	add	r3, r2
 800a936:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a93a:	7b1b      	ldrb	r3, [r3, #12]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d123      	bne.n	800a988 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a948:	b29b      	uxth	r3, r3
 800a94a:	461a      	mov	r2, r3
 800a94c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	00db      	lsls	r3, r3, #3
 800a952:	4413      	add	r3, r2
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	6812      	ldr	r2, [r2, #0]
 800a958:	4413      	add	r3, r2
 800a95a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a95e:	881b      	ldrh	r3, [r3, #0]
 800a960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a964:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a968:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f000 808b 	beq.w	800aa88 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6818      	ldr	r0, [r3, #0]
 800a976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a978:	6959      	ldr	r1, [r3, #20]
 800a97a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a97c:	88da      	ldrh	r2, [r3, #6]
 800a97e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a982:	f005 fb5d 	bl	8010040 <USB_ReadPMA>
 800a986:	e07f      	b.n	800aa88 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a988:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a98a:	78db      	ldrb	r3, [r3, #3]
 800a98c:	2b02      	cmp	r3, #2
 800a98e:	d109      	bne.n	800a9a4 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a990:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a992:	461a      	mov	r2, r3
 800a994:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	f000 f9c6 	bl	800ad28 <HAL_PCD_EP_DB_Receive>
 800a99c:	4603      	mov	r3, r0
 800a99e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a9a2:	e071      	b.n	800aa88 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	4413      	add	r3, r2
 800a9b2:	881b      	ldrh	r3, [r3, #0]
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9be:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	441a      	add	r2, r3
 800a9ce:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a9d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	4413      	add	r3, r2
 800a9f2:	881b      	ldrh	r3, [r3, #0]
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d022      	beq.n	800aa44 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	461a      	mov	r2, r3
 800aa0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	00db      	lsls	r3, r3, #3
 800aa10:	4413      	add	r3, r2
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	6812      	ldr	r2, [r2, #0]
 800aa16:	4413      	add	r3, r2
 800aa18:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa1c:	881b      	ldrh	r3, [r3, #0]
 800aa1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa22:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800aa26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d02c      	beq.n	800aa88 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6818      	ldr	r0, [r3, #0]
 800aa32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa34:	6959      	ldr	r1, [r3, #20]
 800aa36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa38:	891a      	ldrh	r2, [r3, #8]
 800aa3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa3e:	f005 faff 	bl	8010040 <USB_ReadPMA>
 800aa42:	e021      	b.n	800aa88 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	461a      	mov	r2, r3
 800aa50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	00db      	lsls	r3, r3, #3
 800aa56:	4413      	add	r3, r2
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	6812      	ldr	r2, [r2, #0]
 800aa5c:	4413      	add	r3, r2
 800aa5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa62:	881b      	ldrh	r3, [r3, #0]
 800aa64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800aa6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d009      	beq.n	800aa88 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6818      	ldr	r0, [r3, #0]
 800aa78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa7a:	6959      	ldr	r1, [r3, #20]
 800aa7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa7e:	895a      	ldrh	r2, [r3, #10]
 800aa80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa84:	f005 fadc 	bl	8010040 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800aa88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa8a:	69da      	ldr	r2, [r3, #28]
 800aa8c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa90:	441a      	add	r2, r3
 800aa92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa94:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800aa96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa98:	695a      	ldr	r2, [r3, #20]
 800aa9a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800aa9e:	441a      	add	r2, r3
 800aaa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaa2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800aaa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaa6:	699b      	ldr	r3, [r3, #24]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d005      	beq.n	800aab8 <PCD_EP_ISR_Handler+0x41e>
 800aaac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800aab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aab2:	691b      	ldr	r3, [r3, #16]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d206      	bcs.n	800aac6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800aab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	4619      	mov	r1, r3
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f007 fa6e 	bl	8011fa0 <HAL_PCD_DataOutStageCallback>
 800aac4:	e005      	b.n	800aad2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aacc:	4618      	mov	r0, r3
 800aace:	f004 fb90 	bl	800f1f2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800aad2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aad8:	2b00      	cmp	r3, #0
 800aada:	f000 8117 	beq.w	800ad0c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800aade:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800aae2:	4613      	mov	r3, r2
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	4413      	add	r3, r2
 800aae8:	00db      	lsls	r3, r3, #3
 800aaea:	3310      	adds	r3, #16
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	4413      	add	r3, r2
 800aaf0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	4413      	add	r3, r2
 800ab00:	881b      	ldrh	r3, [r3, #0]
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ab08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab0c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	461a      	mov	r2, r3
 800ab14:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ab18:	009b      	lsls	r3, r3, #2
 800ab1a:	441a      	add	r2, r3
 800ab1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ab1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800ab2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab2c:	78db      	ldrb	r3, [r3, #3]
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	f040 80a1 	bne.w	800ac76 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800ab34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab36:	2200      	movs	r2, #0
 800ab38:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ab3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab3c:	7b1b      	ldrb	r3, [r3, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	f000 8092 	beq.w	800ac68 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ab44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ab46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d046      	beq.n	800abdc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab50:	785b      	ldrb	r3, [r3, #1]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d126      	bne.n	800aba4 <PCD_EP_ISR_Handler+0x50a>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	617b      	str	r3, [r7, #20]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	461a      	mov	r2, r3
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	617b      	str	r3, [r7, #20]
 800ab6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab70:	781b      	ldrb	r3, [r3, #0]
 800ab72:	00da      	lsls	r2, r3, #3
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	4413      	add	r3, r2
 800ab78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab7c:	613b      	str	r3, [r7, #16]
 800ab7e:	693b      	ldr	r3, [r7, #16]
 800ab80:	881b      	ldrh	r3, [r3, #0]
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab88:	b29a      	uxth	r2, r3
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	801a      	strh	r2, [r3, #0]
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	881b      	ldrh	r3, [r3, #0]
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ab98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ab9c:	b29a      	uxth	r2, r3
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	801a      	strh	r2, [r3, #0]
 800aba2:	e061      	b.n	800ac68 <PCD_EP_ISR_Handler+0x5ce>
 800aba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aba6:	785b      	ldrb	r3, [r3, #1]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d15d      	bne.n	800ac68 <PCD_EP_ISR_Handler+0x5ce>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	61fb      	str	r3, [r7, #28]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abba:	b29b      	uxth	r3, r3
 800abbc:	461a      	mov	r2, r3
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	4413      	add	r3, r2
 800abc2:	61fb      	str	r3, [r7, #28]
 800abc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	00da      	lsls	r2, r3, #3
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	4413      	add	r3, r2
 800abce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800abd2:	61bb      	str	r3, [r7, #24]
 800abd4:	69bb      	ldr	r3, [r7, #24]
 800abd6:	2200      	movs	r2, #0
 800abd8:	801a      	strh	r2, [r3, #0]
 800abda:	e045      	b.n	800ac68 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800abe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800abe4:	785b      	ldrb	r3, [r3, #1]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d126      	bne.n	800ac38 <PCD_EP_ISR_Handler+0x59e>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	627b      	str	r3, [r7, #36]	@ 0x24
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	461a      	mov	r2, r3
 800abfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abfe:	4413      	add	r3, r2
 800ac00:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	00da      	lsls	r2, r3, #3
 800ac08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac10:	623b      	str	r3, [r7, #32]
 800ac12:	6a3b      	ldr	r3, [r7, #32]
 800ac14:	881b      	ldrh	r3, [r3, #0]
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac1c:	b29a      	uxth	r2, r3
 800ac1e:	6a3b      	ldr	r3, [r7, #32]
 800ac20:	801a      	strh	r2, [r3, #0]
 800ac22:	6a3b      	ldr	r3, [r7, #32]
 800ac24:	881b      	ldrh	r3, [r3, #0]
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac30:	b29a      	uxth	r2, r3
 800ac32:	6a3b      	ldr	r3, [r7, #32]
 800ac34:	801a      	strh	r2, [r3, #0]
 800ac36:	e017      	b.n	800ac68 <PCD_EP_ISR_Handler+0x5ce>
 800ac38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac3a:	785b      	ldrb	r3, [r3, #1]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d113      	bne.n	800ac68 <PCD_EP_ISR_Handler+0x5ce>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac4e:	4413      	add	r3, r2
 800ac50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	00da      	lsls	r2, r3, #3
 800ac58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac5a:	4413      	add	r3, r2
 800ac5c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac60:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac64:	2200      	movs	r2, #0
 800ac66:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ac68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f007 f9b1 	bl	8011fd6 <HAL_PCD_DataInStageCallback>
 800ac74:	e04a      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800ac76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ac78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d13f      	bne.n	800ad00 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac88:	b29b      	uxth	r3, r3
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	00db      	lsls	r3, r3, #3
 800ac92:	4413      	add	r3, r2
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	6812      	ldr	r2, [r2, #0]
 800ac98:	4413      	add	r3, r2
 800ac9a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac9e:	881b      	ldrh	r3, [r3, #0]
 800aca0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aca4:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800aca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aca8:	699a      	ldr	r2, [r3, #24]
 800acaa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800acac:	429a      	cmp	r2, r3
 800acae:	d906      	bls.n	800acbe <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800acb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acb2:	699a      	ldr	r2, [r3, #24]
 800acb4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800acb6:	1ad2      	subs	r2, r2, r3
 800acb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acba:	619a      	str	r2, [r3, #24]
 800acbc:	e002      	b.n	800acc4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800acbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc0:	2200      	movs	r2, #0
 800acc2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800acc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc6:	699b      	ldr	r3, [r3, #24]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d106      	bne.n	800acda <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800accc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f007 f97f 	bl	8011fd6 <HAL_PCD_DataInStageCallback>
 800acd8:	e018      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800acda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acdc:	695a      	ldr	r2, [r3, #20]
 800acde:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ace0:	441a      	add	r2, r3
 800ace2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ace4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800ace6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ace8:	69da      	ldr	r2, [r3, #28]
 800acea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800acec:	441a      	add	r2, r3
 800acee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acf0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acf8:	4618      	mov	r0, r3
 800acfa:	f004 fa7a 	bl	800f1f2 <USB_EPStartXfer>
 800acfe:	e005      	b.n	800ad0c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800ad00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ad02:	461a      	mov	r2, r3
 800ad04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f000 f917 	bl	800af3a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	b21b      	sxth	r3, r3
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	f6ff acc3 	blt.w	800a6a4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800ad1e:	2300      	movs	r3, #0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3748      	adds	r7, #72	@ 0x48
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b088      	sub	sp, #32
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	60f8      	str	r0, [r7, #12]
 800ad30:	60b9      	str	r1, [r7, #8]
 800ad32:	4613      	mov	r3, r2
 800ad34:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ad36:	88fb      	ldrh	r3, [r7, #6]
 800ad38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d07c      	beq.n	800ae3a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	781b      	ldrb	r3, [r3, #0]
 800ad50:	00db      	lsls	r3, r3, #3
 800ad52:	4413      	add	r3, r2
 800ad54:	68fa      	ldr	r2, [r7, #12]
 800ad56:	6812      	ldr	r2, [r2, #0]
 800ad58:	4413      	add	r3, r2
 800ad5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad5e:	881b      	ldrh	r3, [r3, #0]
 800ad60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad64:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	699a      	ldr	r2, [r3, #24]
 800ad6a:	8b7b      	ldrh	r3, [r7, #26]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d306      	bcc.n	800ad7e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	699a      	ldr	r2, [r3, #24]
 800ad74:	8b7b      	ldrh	r3, [r7, #26]
 800ad76:	1ad2      	subs	r2, r2, r3
 800ad78:	68bb      	ldr	r3, [r7, #8]
 800ad7a:	619a      	str	r2, [r3, #24]
 800ad7c:	e002      	b.n	800ad84 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	2200      	movs	r2, #0
 800ad82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	699b      	ldr	r3, [r3, #24]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d123      	bne.n	800add4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	461a      	mov	r2, r3
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	781b      	ldrb	r3, [r3, #0]
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4413      	add	r3, r2
 800ad9a:	881b      	ldrh	r3, [r3, #0]
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ada2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ada6:	833b      	strh	r3, [r7, #24]
 800ada8:	8b3b      	ldrh	r3, [r7, #24]
 800adaa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800adae:	833b      	strh	r3, [r7, #24]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	461a      	mov	r2, r3
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	441a      	add	r2, r3
 800adbe:	8b3b      	ldrh	r3, [r7, #24]
 800adc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800adc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800adc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800add0:	b29b      	uxth	r3, r3
 800add2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800add4:	88fb      	ldrh	r3, [r7, #6]
 800add6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adda:	2b00      	cmp	r3, #0
 800addc:	d01f      	beq.n	800ae1e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	461a      	mov	r2, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	4413      	add	r3, r2
 800adec:	881b      	ldrh	r3, [r3, #0]
 800adee:	b29b      	uxth	r3, r3
 800adf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adf8:	82fb      	strh	r3, [r7, #22]
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	461a      	mov	r2, r3
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	441a      	add	r2, r3
 800ae08:	8afb      	ldrh	r3, [r7, #22]
 800ae0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800ae1e:	8b7b      	ldrh	r3, [r7, #26]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f000 8085 	beq.w	800af30 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	6818      	ldr	r0, [r3, #0]
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	6959      	ldr	r1, [r3, #20]
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	891a      	ldrh	r2, [r3, #8]
 800ae32:	8b7b      	ldrh	r3, [r7, #26]
 800ae34:	f005 f904 	bl	8010040 <USB_ReadPMA>
 800ae38:	e07a      	b.n	800af30 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	461a      	mov	r2, r3
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	00db      	lsls	r3, r3, #3
 800ae4c:	4413      	add	r3, r2
 800ae4e:	68fa      	ldr	r2, [r7, #12]
 800ae50:	6812      	ldr	r2, [r2, #0]
 800ae52:	4413      	add	r3, r2
 800ae54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae58:	881b      	ldrh	r3, [r3, #0]
 800ae5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae5e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	699a      	ldr	r2, [r3, #24]
 800ae64:	8b7b      	ldrh	r3, [r7, #26]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d306      	bcc.n	800ae78 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800ae6a:	68bb      	ldr	r3, [r7, #8]
 800ae6c:	699a      	ldr	r2, [r3, #24]
 800ae6e:	8b7b      	ldrh	r3, [r7, #26]
 800ae70:	1ad2      	subs	r2, r2, r3
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	619a      	str	r2, [r3, #24]
 800ae76:	e002      	b.n	800ae7e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	699b      	ldr	r3, [r3, #24]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d123      	bne.n	800aece <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	4413      	add	r3, r2
 800ae94:	881b      	ldrh	r3, [r3, #0]
 800ae96:	b29b      	uxth	r3, r3
 800ae98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ae9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aea0:	83fb      	strh	r3, [r7, #30]
 800aea2:	8bfb      	ldrh	r3, [r7, #30]
 800aea4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aea8:	83fb      	strh	r3, [r7, #30]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	441a      	add	r2, r3
 800aeb8:	8bfb      	ldrh	r3, [r7, #30]
 800aeba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aebe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aec2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeca:	b29b      	uxth	r3, r3
 800aecc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800aece:	88fb      	ldrh	r3, [r7, #6]
 800aed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d11f      	bne.n	800af18 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	461a      	mov	r2, r3
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	781b      	ldrb	r3, [r3, #0]
 800aee2:	009b      	lsls	r3, r3, #2
 800aee4:	4413      	add	r3, r2
 800aee6:	881b      	ldrh	r3, [r3, #0]
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aeee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aef2:	83bb      	strh	r3, [r7, #28]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	461a      	mov	r2, r3
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	441a      	add	r2, r3
 800af02:	8bbb      	ldrh	r3, [r7, #28]
 800af04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af10:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800af14:	b29b      	uxth	r3, r3
 800af16:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800af18:	8b7b      	ldrh	r3, [r7, #26]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d008      	beq.n	800af30 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6818      	ldr	r0, [r3, #0]
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	6959      	ldr	r1, [r3, #20]
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	895a      	ldrh	r2, [r3, #10]
 800af2a:	8b7b      	ldrh	r3, [r7, #26]
 800af2c:	f005 f888 	bl	8010040 <USB_ReadPMA>
    }
  }

  return count;
 800af30:	8b7b      	ldrh	r3, [r7, #26]
}
 800af32:	4618      	mov	r0, r3
 800af34:	3720      	adds	r7, #32
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}

0800af3a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b0a6      	sub	sp, #152	@ 0x98
 800af3e:	af00      	add	r7, sp, #0
 800af40:	60f8      	str	r0, [r7, #12]
 800af42:	60b9      	str	r1, [r7, #8]
 800af44:	4613      	mov	r3, r2
 800af46:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800af48:	88fb      	ldrh	r3, [r7, #6]
 800af4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f000 81f7 	beq.w	800b342 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	461a      	mov	r2, r3
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	00db      	lsls	r3, r3, #3
 800af66:	4413      	add	r3, r2
 800af68:	68fa      	ldr	r2, [r7, #12]
 800af6a:	6812      	ldr	r2, [r2, #0]
 800af6c:	4413      	add	r3, r2
 800af6e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af72:	881b      	ldrh	r3, [r3, #0]
 800af74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af78:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	699a      	ldr	r2, [r3, #24]
 800af80:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af84:	429a      	cmp	r2, r3
 800af86:	d907      	bls.n	800af98 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	699a      	ldr	r2, [r3, #24]
 800af8c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800af90:	1ad2      	subs	r2, r2, r3
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	619a      	str	r2, [r3, #24]
 800af96:	e002      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	2200      	movs	r2, #0
 800af9c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	699b      	ldr	r3, [r3, #24]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	f040 80e1 	bne.w	800b16a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	785b      	ldrb	r3, [r3, #1]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d126      	bne.n	800affe <HAL_PCD_EP_DB_Transmit+0xc4>
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	633b      	str	r3, [r7, #48]	@ 0x30
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800afbe:	b29b      	uxth	r3, r3
 800afc0:	461a      	mov	r2, r3
 800afc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc4:	4413      	add	r3, r2
 800afc6:	633b      	str	r3, [r7, #48]	@ 0x30
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	00da      	lsls	r2, r3, #3
 800afce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd0:	4413      	add	r3, r2
 800afd2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800afd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afda:	881b      	ldrh	r3, [r3, #0]
 800afdc:	b29b      	uxth	r3, r3
 800afde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800afe2:	b29a      	uxth	r2, r3
 800afe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe6:	801a      	strh	r2, [r3, #0]
 800afe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afea:	881b      	ldrh	r3, [r3, #0]
 800afec:	b29b      	uxth	r3, r3
 800afee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aff2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aff6:	b29a      	uxth	r2, r3
 800aff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800affa:	801a      	strh	r2, [r3, #0]
 800affc:	e01a      	b.n	800b034 <HAL_PCD_EP_DB_Transmit+0xfa>
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	785b      	ldrb	r3, [r3, #1]
 800b002:	2b01      	cmp	r3, #1
 800b004:	d116      	bne.n	800b034 <HAL_PCD_EP_DB_Transmit+0xfa>
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b014:	b29b      	uxth	r3, r3
 800b016:	461a      	mov	r2, r3
 800b018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b01a:	4413      	add	r3, r2
 800b01c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	00da      	lsls	r2, r3, #3
 800b024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b026:	4413      	add	r3, r2
 800b028:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b02c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b02e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b030:	2200      	movs	r2, #0
 800b032:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	785b      	ldrb	r3, [r3, #1]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d126      	bne.n	800b090 <HAL_PCD_EP_DB_Transmit+0x156>
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	623b      	str	r3, [r7, #32]
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b050:	b29b      	uxth	r3, r3
 800b052:	461a      	mov	r2, r3
 800b054:	6a3b      	ldr	r3, [r7, #32]
 800b056:	4413      	add	r3, r2
 800b058:	623b      	str	r3, [r7, #32]
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	00da      	lsls	r2, r3, #3
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	4413      	add	r3, r2
 800b064:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b068:	61fb      	str	r3, [r7, #28]
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	881b      	ldrh	r3, [r3, #0]
 800b06e:	b29b      	uxth	r3, r3
 800b070:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b074:	b29a      	uxth	r2, r3
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	801a      	strh	r2, [r3, #0]
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	881b      	ldrh	r3, [r3, #0]
 800b07e:	b29b      	uxth	r3, r3
 800b080:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b084:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b088:	b29a      	uxth	r2, r3
 800b08a:	69fb      	ldr	r3, [r7, #28]
 800b08c:	801a      	strh	r2, [r3, #0]
 800b08e:	e017      	b.n	800b0c0 <HAL_PCD_EP_DB_Transmit+0x186>
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	785b      	ldrb	r3, [r3, #1]
 800b094:	2b01      	cmp	r3, #1
 800b096:	d113      	bne.n	800b0c0 <HAL_PCD_EP_DB_Transmit+0x186>
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a6:	4413      	add	r3, r2
 800b0a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	00da      	lsls	r2, r3, #3
 800b0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b2:	4413      	add	r3, r2
 800b0b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b0b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0bc:	2200      	movs	r2, #0
 800b0be:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	78db      	ldrb	r3, [r3, #3]
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d123      	bne.n	800b110 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	4413      	add	r3, r2
 800b0d6:	881b      	ldrh	r3, [r3, #0]
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0e2:	837b      	strh	r3, [r7, #26]
 800b0e4:	8b7b      	ldrh	r3, [r7, #26]
 800b0e6:	f083 0320 	eor.w	r3, r3, #32
 800b0ea:	837b      	strh	r3, [r7, #26]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	781b      	ldrb	r3, [r3, #0]
 800b0f6:	009b      	lsls	r3, r3, #2
 800b0f8:	441a      	add	r2, r3
 800b0fa:	8b7b      	ldrh	r3, [r7, #26]
 800b0fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b100:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b104:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b10c:	b29b      	uxth	r3, r3
 800b10e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	4619      	mov	r1, r3
 800b116:	68f8      	ldr	r0, [r7, #12]
 800b118:	f006 ff5d 	bl	8011fd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b11c:	88fb      	ldrh	r3, [r7, #6]
 800b11e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b122:	2b00      	cmp	r3, #0
 800b124:	d01f      	beq.n	800b166 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	461a      	mov	r2, r3
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	881b      	ldrh	r3, [r3, #0]
 800b136:	b29b      	uxth	r3, r3
 800b138:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b13c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b140:	833b      	strh	r3, [r7, #24]
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	461a      	mov	r2, r3
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	441a      	add	r2, r3
 800b150:	8b3b      	ldrh	r3, [r7, #24]
 800b152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b156:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b15a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b15e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b162:	b29b      	uxth	r3, r3
 800b164:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b166:	2300      	movs	r3, #0
 800b168:	e31f      	b.n	800b7aa <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800b16a:	88fb      	ldrh	r3, [r7, #6]
 800b16c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b170:	2b00      	cmp	r3, #0
 800b172:	d021      	beq.n	800b1b8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	461a      	mov	r2, r3
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	4413      	add	r3, r2
 800b182:	881b      	ldrh	r3, [r3, #0]
 800b184:	b29b      	uxth	r3, r3
 800b186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b18a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b18e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	009b      	lsls	r3, r3, #2
 800b19e:	441a      	add	r2, r3
 800b1a0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800b1a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	f040 82ca 	bne.w	800b758 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	695a      	ldr	r2, [r3, #20]
 800b1c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1cc:	441a      	add	r2, r3
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	69da      	ldr	r2, [r3, #28]
 800b1d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b1da:	441a      	add	r2, r3
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	6a1a      	ldr	r2, [r3, #32]
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	691b      	ldr	r3, [r3, #16]
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d309      	bcc.n	800b200 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	691b      	ldr	r3, [r3, #16]
 800b1f0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	6a1a      	ldr	r2, [r3, #32]
 800b1f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1f8:	1ad2      	subs	r2, r2, r3
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	621a      	str	r2, [r3, #32]
 800b1fe:	e015      	b.n	800b22c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	6a1b      	ldr	r3, [r3, #32]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d107      	bne.n	800b218 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800b208:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b20c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	2200      	movs	r2, #0
 800b212:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b216:	e009      	b.n	800b22c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	2200      	movs	r2, #0
 800b21c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	6a1b      	ldr	r3, [r3, #32]
 800b224:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	2200      	movs	r2, #0
 800b22a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	785b      	ldrb	r3, [r3, #1]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d15f      	bne.n	800b2f4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	643b      	str	r3, [r7, #64]	@ 0x40
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b242:	b29b      	uxth	r3, r3
 800b244:	461a      	mov	r2, r3
 800b246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b248:	4413      	add	r3, r2
 800b24a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	00da      	lsls	r2, r3, #3
 800b252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b254:	4413      	add	r3, r2
 800b256:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b25a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b25c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b25e:	881b      	ldrh	r3, [r3, #0]
 800b260:	b29b      	uxth	r3, r3
 800b262:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b266:	b29a      	uxth	r2, r3
 800b268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b26a:	801a      	strh	r2, [r3, #0]
 800b26c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d10a      	bne.n	800b288 <HAL_PCD_EP_DB_Transmit+0x34e>
 800b272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b274:	881b      	ldrh	r3, [r3, #0]
 800b276:	b29b      	uxth	r3, r3
 800b278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b27c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b280:	b29a      	uxth	r2, r3
 800b282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b284:	801a      	strh	r2, [r3, #0]
 800b286:	e051      	b.n	800b32c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b288:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b28a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b28c:	d816      	bhi.n	800b2bc <HAL_PCD_EP_DB_Transmit+0x382>
 800b28e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b290:	085b      	lsrs	r3, r3, #1
 800b292:	653b      	str	r3, [r7, #80]	@ 0x50
 800b294:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b296:	f003 0301 	and.w	r3, r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d002      	beq.n	800b2a4 <HAL_PCD_EP_DB_Transmit+0x36a>
 800b29e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2a0:	3301      	adds	r3, #1
 800b2a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2a6:	881b      	ldrh	r3, [r3, #0]
 800b2a8:	b29a      	uxth	r2, r3
 800b2aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2ac:	b29b      	uxth	r3, r3
 800b2ae:	029b      	lsls	r3, r3, #10
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	b29a      	uxth	r2, r3
 800b2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2b8:	801a      	strh	r2, [r3, #0]
 800b2ba:	e037      	b.n	800b32c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2be:	095b      	lsrs	r3, r3, #5
 800b2c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2c4:	f003 031f 	and.w	r3, r3, #31
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d102      	bne.n	800b2d2 <HAL_PCD_EP_DB_Transmit+0x398>
 800b2cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2d4:	881b      	ldrh	r3, [r3, #0]
 800b2d6:	b29a      	uxth	r2, r3
 800b2d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	029b      	lsls	r3, r3, #10
 800b2de:	b29b      	uxth	r3, r3
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2ec:	b29a      	uxth	r2, r3
 800b2ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2f0:	801a      	strh	r2, [r3, #0]
 800b2f2:	e01b      	b.n	800b32c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	785b      	ldrb	r3, [r3, #1]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d117      	bne.n	800b32c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	461a      	mov	r2, r3
 800b30e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b310:	4413      	add	r3, r2
 800b312:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	00da      	lsls	r2, r3, #3
 800b31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b31c:	4413      	add	r3, r2
 800b31e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b322:	647b      	str	r3, [r7, #68]	@ 0x44
 800b324:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b326:	b29a      	uxth	r2, r3
 800b328:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b32a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	6818      	ldr	r0, [r3, #0]
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	6959      	ldr	r1, [r3, #20]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	891a      	ldrh	r2, [r3, #8]
 800b338:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	f004 fe3d 	bl	800ffba <USB_WritePMA>
 800b340:	e20a      	b.n	800b758 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b34a:	b29b      	uxth	r3, r3
 800b34c:	461a      	mov	r2, r3
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	00db      	lsls	r3, r3, #3
 800b354:	4413      	add	r3, r2
 800b356:	68fa      	ldr	r2, [r7, #12]
 800b358:	6812      	ldr	r2, [r2, #0]
 800b35a:	4413      	add	r3, r2
 800b35c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b360:	881b      	ldrh	r3, [r3, #0]
 800b362:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b366:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	699a      	ldr	r2, [r3, #24]
 800b36e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b372:	429a      	cmp	r2, r3
 800b374:	d307      	bcc.n	800b386 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	699a      	ldr	r2, [r3, #24]
 800b37a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b37e:	1ad2      	subs	r2, r2, r3
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	619a      	str	r2, [r3, #24]
 800b384:	e002      	b.n	800b38c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	2200      	movs	r2, #0
 800b38a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	699b      	ldr	r3, [r3, #24]
 800b390:	2b00      	cmp	r3, #0
 800b392:	f040 80f6 	bne.w	800b582 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	785b      	ldrb	r3, [r3, #1]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d126      	bne.n	800b3ec <HAL_PCD_EP_DB_Transmit+0x4b2>
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3b2:	4413      	add	r3, r2
 800b3b4:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	00da      	lsls	r2, r3, #3
 800b3bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3be:	4413      	add	r3, r2
 800b3c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3c4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b3c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3c8:	881b      	ldrh	r3, [r3, #0]
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3d0:	b29a      	uxth	r2, r3
 800b3d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3d4:	801a      	strh	r2, [r3, #0]
 800b3d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3d8:	881b      	ldrh	r3, [r3, #0]
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3e4:	b29a      	uxth	r2, r3
 800b3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3e8:	801a      	strh	r2, [r3, #0]
 800b3ea:	e01a      	b.n	800b422 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	785b      	ldrb	r3, [r3, #1]
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d116      	bne.n	800b422 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b402:	b29b      	uxth	r3, r3
 800b404:	461a      	mov	r2, r3
 800b406:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b408:	4413      	add	r3, r2
 800b40a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b40c:	68bb      	ldr	r3, [r7, #8]
 800b40e:	781b      	ldrb	r3, [r3, #0]
 800b410:	00da      	lsls	r2, r3, #3
 800b412:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b414:	4413      	add	r3, r2
 800b416:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b41a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b41c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b41e:	2200      	movs	r2, #0
 800b420:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	785b      	ldrb	r3, [r3, #1]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d12f      	bne.n	800b492 <HAL_PCD_EP_DB_Transmit+0x558>
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b442:	b29b      	uxth	r3, r3
 800b444:	461a      	mov	r2, r3
 800b446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b44a:	4413      	add	r3, r2
 800b44c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	00da      	lsls	r2, r3, #3
 800b456:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b45a:	4413      	add	r3, r2
 800b45c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b460:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b464:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b468:	881b      	ldrh	r3, [r3, #0]
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b470:	b29a      	uxth	r2, r3
 800b472:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b476:	801a      	strh	r2, [r3, #0]
 800b478:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b47c:	881b      	ldrh	r3, [r3, #0]
 800b47e:	b29b      	uxth	r3, r3
 800b480:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b484:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b488:	b29a      	uxth	r2, r3
 800b48a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b48e:	801a      	strh	r2, [r3, #0]
 800b490:	e01c      	b.n	800b4cc <HAL_PCD_EP_DB_Transmit+0x592>
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	785b      	ldrb	r3, [r3, #1]
 800b496:	2b01      	cmp	r3, #1
 800b498:	d118      	bne.n	800b4cc <HAL_PCD_EP_DB_Transmit+0x592>
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4aa:	4413      	add	r3, r2
 800b4ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	00da      	lsls	r2, r3, #3
 800b4b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b4c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	78db      	ldrb	r3, [r3, #3]
 800b4d0:	2b02      	cmp	r3, #2
 800b4d2:	d127      	bne.n	800b524 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	461a      	mov	r2, r3
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	4413      	add	r3, r2
 800b4e2:	881b      	ldrh	r3, [r3, #0]
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b4ee:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b4f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b4f6:	f083 0320 	eor.w	r3, r3, #32
 800b4fa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	461a      	mov	r2, r3
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	441a      	add	r2, r3
 800b50c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800b510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b51c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b520:	b29b      	uxth	r3, r3
 800b522:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	4619      	mov	r1, r3
 800b52a:	68f8      	ldr	r0, [r7, #12]
 800b52c:	f006 fd53 	bl	8011fd6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b530:	88fb      	ldrh	r3, [r7, #6]
 800b532:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b536:	2b00      	cmp	r3, #0
 800b538:	d121      	bne.n	800b57e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	461a      	mov	r2, r3
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	4413      	add	r3, r2
 800b548:	881b      	ldrh	r3, [r3, #0]
 800b54a:	b29b      	uxth	r3, r3
 800b54c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b554:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	461a      	mov	r2, r3
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	009b      	lsls	r3, r3, #2
 800b564:	441a      	add	r2, r3
 800b566:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b56a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b56e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b572:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800b57e:	2300      	movs	r3, #0
 800b580:	e113      	b.n	800b7aa <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800b582:	88fb      	ldrh	r3, [r7, #6]
 800b584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d121      	bne.n	800b5d0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	461a      	mov	r2, r3
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	781b      	ldrb	r3, [r3, #0]
 800b596:	009b      	lsls	r3, r3, #2
 800b598:	4413      	add	r3, r2
 800b59a:	881b      	ldrh	r3, [r3, #0]
 800b59c:	b29b      	uxth	r3, r3
 800b59e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5a6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	441a      	add	r2, r3
 800b5b8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b5bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b5c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	f040 80be 	bne.w	800b758 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	695a      	ldr	r2, [r3, #20]
 800b5e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5e4:	441a      	add	r2, r3
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	69da      	ldr	r2, [r3, #28]
 800b5ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b5f2:	441a      	add	r2, r3
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	6a1a      	ldr	r2, [r3, #32]
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	691b      	ldr	r3, [r3, #16]
 800b600:	429a      	cmp	r2, r3
 800b602:	d309      	bcc.n	800b618 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	691b      	ldr	r3, [r3, #16]
 800b608:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	6a1a      	ldr	r2, [r3, #32]
 800b60e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b610:	1ad2      	subs	r2, r2, r3
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	621a      	str	r2, [r3, #32]
 800b616:	e015      	b.n	800b644 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	6a1b      	ldr	r3, [r3, #32]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d107      	bne.n	800b630 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b620:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b624:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	2200      	movs	r2, #0
 800b62a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b62e:	e009      	b.n	800b644 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	6a1b      	ldr	r3, [r3, #32]
 800b634:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	2200      	movs	r2, #0
 800b63a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b63c:	68bb      	ldr	r3, [r7, #8]
 800b63e:	2200      	movs	r2, #0
 800b640:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	785b      	ldrb	r3, [r3, #1]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d15f      	bne.n	800b712 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b660:	b29b      	uxth	r3, r3
 800b662:	461a      	mov	r2, r3
 800b664:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b666:	4413      	add	r3, r2
 800b668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	00da      	lsls	r2, r3, #3
 800b670:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b672:	4413      	add	r3, r2
 800b674:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b678:	667b      	str	r3, [r7, #100]	@ 0x64
 800b67a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b67c:	881b      	ldrh	r3, [r3, #0]
 800b67e:	b29b      	uxth	r3, r3
 800b680:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b684:	b29a      	uxth	r2, r3
 800b686:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b688:	801a      	strh	r2, [r3, #0]
 800b68a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d10a      	bne.n	800b6a6 <HAL_PCD_EP_DB_Transmit+0x76c>
 800b690:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b692:	881b      	ldrh	r3, [r3, #0]
 800b694:	b29b      	uxth	r3, r3
 800b696:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b69a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6a2:	801a      	strh	r2, [r3, #0]
 800b6a4:	e04e      	b.n	800b744 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b6a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6a8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b6aa:	d816      	bhi.n	800b6da <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b6ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6ae:	085b      	lsrs	r3, r3, #1
 800b6b0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6b4:	f003 0301 	and.w	r3, r3, #1
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d002      	beq.n	800b6c2 <HAL_PCD_EP_DB_Transmit+0x788>
 800b6bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6be:	3301      	adds	r3, #1
 800b6c0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6c4:	881b      	ldrh	r3, [r3, #0]
 800b6c6:	b29a      	uxth	r2, r3
 800b6c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6ca:	b29b      	uxth	r3, r3
 800b6cc:	029b      	lsls	r3, r3, #10
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	b29a      	uxth	r2, r3
 800b6d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6d6:	801a      	strh	r2, [r3, #0]
 800b6d8:	e034      	b.n	800b744 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b6da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6dc:	095b      	lsrs	r3, r3, #5
 800b6de:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6e2:	f003 031f 	and.w	r3, r3, #31
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d102      	bne.n	800b6f0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b6ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6f2:	881b      	ldrh	r3, [r3, #0]
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	029b      	lsls	r3, r3, #10
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	4313      	orrs	r3, r2
 800b700:	b29b      	uxth	r3, r3
 800b702:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b706:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b70a:	b29a      	uxth	r2, r3
 800b70c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b70e:	801a      	strh	r2, [r3, #0]
 800b710:	e018      	b.n	800b744 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	785b      	ldrb	r3, [r3, #1]
 800b716:	2b01      	cmp	r3, #1
 800b718:	d114      	bne.n	800b744 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b722:	b29b      	uxth	r3, r3
 800b724:	461a      	mov	r2, r3
 800b726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b728:	4413      	add	r3, r2
 800b72a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	00da      	lsls	r2, r3, #3
 800b732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b734:	4413      	add	r3, r2
 800b736:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b73a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b73c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b73e:	b29a      	uxth	r2, r3
 800b740:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b742:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	6818      	ldr	r0, [r3, #0]
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	6959      	ldr	r1, [r3, #20]
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	895a      	ldrh	r2, [r3, #10]
 800b750:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b752:	b29b      	uxth	r3, r3
 800b754:	f004 fc31 	bl	800ffba <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	461a      	mov	r2, r3
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	781b      	ldrb	r3, [r3, #0]
 800b762:	009b      	lsls	r3, r3, #2
 800b764:	4413      	add	r3, r2
 800b766:	881b      	ldrh	r3, [r3, #0]
 800b768:	b29b      	uxth	r3, r3
 800b76a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b76e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b772:	82fb      	strh	r3, [r7, #22]
 800b774:	8afb      	ldrh	r3, [r7, #22]
 800b776:	f083 0310 	eor.w	r3, r3, #16
 800b77a:	82fb      	strh	r3, [r7, #22]
 800b77c:	8afb      	ldrh	r3, [r7, #22]
 800b77e:	f083 0320 	eor.w	r3, r3, #32
 800b782:	82fb      	strh	r3, [r7, #22]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	461a      	mov	r2, r3
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	009b      	lsls	r3, r3, #2
 800b790:	441a      	add	r2, r3
 800b792:	8afb      	ldrh	r3, [r7, #22]
 800b794:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b798:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b79c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b7a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7a4:	b29b      	uxth	r3, r3
 800b7a6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b7a8:	2300      	movs	r3, #0
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3798      	adds	r7, #152	@ 0x98
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}

0800b7b2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b7b2:	b480      	push	{r7}
 800b7b4:	b087      	sub	sp, #28
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	60f8      	str	r0, [r7, #12]
 800b7ba:	607b      	str	r3, [r7, #4]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	817b      	strh	r3, [r7, #10]
 800b7c0:	4613      	mov	r3, r2
 800b7c2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b7c4:	897b      	ldrh	r3, [r7, #10]
 800b7c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d00b      	beq.n	800b7e8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b7d0:	897b      	ldrh	r3, [r7, #10]
 800b7d2:	f003 0207 	and.w	r2, r3, #7
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	4413      	add	r3, r2
 800b7dc:	00db      	lsls	r3, r3, #3
 800b7de:	3310      	adds	r3, #16
 800b7e0:	68fa      	ldr	r2, [r7, #12]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	617b      	str	r3, [r7, #20]
 800b7e6:	e009      	b.n	800b7fc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b7e8:	897a      	ldrh	r2, [r7, #10]
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	009b      	lsls	r3, r3, #2
 800b7ee:	4413      	add	r3, r2
 800b7f0:	00db      	lsls	r3, r3, #3
 800b7f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b7fc:	893b      	ldrh	r3, [r7, #8]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d107      	bne.n	800b812 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	2200      	movs	r2, #0
 800b806:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	80da      	strh	r2, [r3, #6]
 800b810:	e00b      	b.n	800b82a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	2201      	movs	r2, #1
 800b816:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	b29a      	uxth	r2, r3
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	0c1b      	lsrs	r3, r3, #16
 800b824:	b29a      	uxth	r2, r3
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b82a:	2300      	movs	r3, #0
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	371c      	adds	r7, #28
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr

0800b838 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b838:	b480      	push	{r7}
 800b83a:	b085      	sub	sp, #20
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2201      	movs	r2, #1
 800b84a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2200      	movs	r2, #0
 800b852:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	f043 0301 	orr.w	r3, r3, #1
 800b862:	b29a      	uxth	r2, r3
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b870:	b29b      	uxth	r3, r3
 800b872:	f043 0302 	orr.w	r3, r3, #2
 800b876:	b29a      	uxth	r2, r3
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b87e:	2300      	movs	r3, #0
}
 800b880:	4618      	mov	r0, r3
 800b882:	3714      	adds	r7, #20
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b88c:	b480      	push	{r7}
 800b88e:	b085      	sub	sp, #20
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d141      	bne.n	800b91e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b89a:	4b4b      	ldr	r3, [pc, #300]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b8a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8a6:	d131      	bne.n	800b90c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b8a8:	4b47      	ldr	r3, [pc, #284]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8ae:	4a46      	ldr	r2, [pc, #280]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b8b8:	4b43      	ldr	r3, [pc, #268]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b8c0:	4a41      	ldr	r2, [pc, #260]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b8c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b8c8:	4b40      	ldr	r3, [pc, #256]	@ (800b9cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	2232      	movs	r2, #50	@ 0x32
 800b8ce:	fb02 f303 	mul.w	r3, r2, r3
 800b8d2:	4a3f      	ldr	r2, [pc, #252]	@ (800b9d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b8d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d8:	0c9b      	lsrs	r3, r3, #18
 800b8da:	3301      	adds	r3, #1
 800b8dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b8de:	e002      	b.n	800b8e6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b8e6:	4b38      	ldr	r3, [pc, #224]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8e8:	695b      	ldr	r3, [r3, #20]
 800b8ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b8ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8f2:	d102      	bne.n	800b8fa <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d1f2      	bne.n	800b8e0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b8fa:	4b33      	ldr	r3, [pc, #204]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b8fc:	695b      	ldr	r3, [r3, #20]
 800b8fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b906:	d158      	bne.n	800b9ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b908:	2303      	movs	r3, #3
 800b90a:	e057      	b.n	800b9bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b90c:	4b2e      	ldr	r3, [pc, #184]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b90e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b912:	4a2d      	ldr	r2, [pc, #180]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b914:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b918:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b91c:	e04d      	b.n	800b9ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b924:	d141      	bne.n	800b9aa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b926:	4b28      	ldr	r3, [pc, #160]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b92e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b932:	d131      	bne.n	800b998 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b934:	4b24      	ldr	r3, [pc, #144]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b93a:	4a23      	ldr	r2, [pc, #140]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b93c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b940:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b944:	4b20      	ldr	r3, [pc, #128]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b94c:	4a1e      	ldr	r2, [pc, #120]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b94e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b952:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b954:	4b1d      	ldr	r3, [pc, #116]	@ (800b9cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	2232      	movs	r2, #50	@ 0x32
 800b95a:	fb02 f303 	mul.w	r3, r2, r3
 800b95e:	4a1c      	ldr	r2, [pc, #112]	@ (800b9d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b960:	fba2 2303 	umull	r2, r3, r2, r3
 800b964:	0c9b      	lsrs	r3, r3, #18
 800b966:	3301      	adds	r3, #1
 800b968:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b96a:	e002      	b.n	800b972 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	3b01      	subs	r3, #1
 800b970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b972:	4b15      	ldr	r3, [pc, #84]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b974:	695b      	ldr	r3, [r3, #20]
 800b976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b97a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b97e:	d102      	bne.n	800b986 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d1f2      	bne.n	800b96c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b986:	4b10      	ldr	r3, [pc, #64]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b988:	695b      	ldr	r3, [r3, #20]
 800b98a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b98e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b992:	d112      	bne.n	800b9ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	e011      	b.n	800b9bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b998:	4b0b      	ldr	r3, [pc, #44]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b99a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b99e:	4a0a      	ldr	r2, [pc, #40]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b9a8:	e007      	b.n	800b9ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b9aa:	4b07      	ldr	r3, [pc, #28]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b9b2:	4a05      	ldr	r2, [pc, #20]	@ (800b9c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b9b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b9b8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr
 800b9c8:	40007000 	.word	0x40007000
 800b9cc:	20000004 	.word	0x20000004
 800b9d0:	431bde83 	.word	0x431bde83

0800b9d4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b9d8:	4b05      	ldr	r3, [pc, #20]	@ (800b9f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	4a04      	ldr	r2, [pc, #16]	@ (800b9f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b9de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b9e2:	6093      	str	r3, [r2, #8]
}
 800b9e4:	bf00      	nop
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	40007000 	.word	0x40007000

0800b9f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b088      	sub	sp, #32
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d101      	bne.n	800ba06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ba02:	2301      	movs	r3, #1
 800ba04:	e2fe      	b.n	800c004 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f003 0301 	and.w	r3, r3, #1
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d075      	beq.n	800bafe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ba12:	4b97      	ldr	r3, [pc, #604]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba14:	689b      	ldr	r3, [r3, #8]
 800ba16:	f003 030c 	and.w	r3, r3, #12
 800ba1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ba1c:	4b94      	ldr	r3, [pc, #592]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba1e:	68db      	ldr	r3, [r3, #12]
 800ba20:	f003 0303 	and.w	r3, r3, #3
 800ba24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ba26:	69bb      	ldr	r3, [r7, #24]
 800ba28:	2b0c      	cmp	r3, #12
 800ba2a:	d102      	bne.n	800ba32 <HAL_RCC_OscConfig+0x3e>
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	2b03      	cmp	r3, #3
 800ba30:	d002      	beq.n	800ba38 <HAL_RCC_OscConfig+0x44>
 800ba32:	69bb      	ldr	r3, [r7, #24]
 800ba34:	2b08      	cmp	r3, #8
 800ba36:	d10b      	bne.n	800ba50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba38:	4b8d      	ldr	r3, [pc, #564]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d05b      	beq.n	800bafc <HAL_RCC_OscConfig+0x108>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d157      	bne.n	800bafc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	e2d9      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba58:	d106      	bne.n	800ba68 <HAL_RCC_OscConfig+0x74>
 800ba5a:	4b85      	ldr	r3, [pc, #532]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4a84      	ldr	r2, [pc, #528]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba64:	6013      	str	r3, [r2, #0]
 800ba66:	e01d      	b.n	800baa4 <HAL_RCC_OscConfig+0xb0>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ba70:	d10c      	bne.n	800ba8c <HAL_RCC_OscConfig+0x98>
 800ba72:	4b7f      	ldr	r3, [pc, #508]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	4a7e      	ldr	r2, [pc, #504]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ba7c:	6013      	str	r3, [r2, #0]
 800ba7e:	4b7c      	ldr	r3, [pc, #496]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	4a7b      	ldr	r2, [pc, #492]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba88:	6013      	str	r3, [r2, #0]
 800ba8a:	e00b      	b.n	800baa4 <HAL_RCC_OscConfig+0xb0>
 800ba8c:	4b78      	ldr	r3, [pc, #480]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4a77      	ldr	r2, [pc, #476]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	4b75      	ldr	r3, [pc, #468]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a74      	ldr	r2, [pc, #464]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800ba9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800baa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d013      	beq.n	800bad4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baac:	f7fa fdd6 	bl	800665c <HAL_GetTick>
 800bab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bab2:	e008      	b.n	800bac6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bab4:	f7fa fdd2 	bl	800665c <HAL_GetTick>
 800bab8:	4602      	mov	r2, r0
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	1ad3      	subs	r3, r2, r3
 800babe:	2b64      	cmp	r3, #100	@ 0x64
 800bac0:	d901      	bls.n	800bac6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bac2:	2303      	movs	r3, #3
 800bac4:	e29e      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bac6:	4b6a      	ldr	r3, [pc, #424]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d0f0      	beq.n	800bab4 <HAL_RCC_OscConfig+0xc0>
 800bad2:	e014      	b.n	800bafe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bad4:	f7fa fdc2 	bl	800665c <HAL_GetTick>
 800bad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bada:	e008      	b.n	800baee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800badc:	f7fa fdbe 	bl	800665c <HAL_GetTick>
 800bae0:	4602      	mov	r2, r0
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	1ad3      	subs	r3, r2, r3
 800bae6:	2b64      	cmp	r3, #100	@ 0x64
 800bae8:	d901      	bls.n	800baee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800baea:	2303      	movs	r3, #3
 800baec:	e28a      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800baee:	4b60      	ldr	r3, [pc, #384]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d1f0      	bne.n	800badc <HAL_RCC_OscConfig+0xe8>
 800bafa:	e000      	b.n	800bafe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bafc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f003 0302 	and.w	r3, r3, #2
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d075      	beq.n	800bbf6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb0a:	4b59      	ldr	r3, [pc, #356]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	f003 030c 	and.w	r3, r3, #12
 800bb12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bb14:	4b56      	ldr	r3, [pc, #344]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	f003 0303 	and.w	r3, r3, #3
 800bb1c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800bb1e:	69bb      	ldr	r3, [r7, #24]
 800bb20:	2b0c      	cmp	r3, #12
 800bb22:	d102      	bne.n	800bb2a <HAL_RCC_OscConfig+0x136>
 800bb24:	697b      	ldr	r3, [r7, #20]
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d002      	beq.n	800bb30 <HAL_RCC_OscConfig+0x13c>
 800bb2a:	69bb      	ldr	r3, [r7, #24]
 800bb2c:	2b04      	cmp	r3, #4
 800bb2e:	d11f      	bne.n	800bb70 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bb30:	4b4f      	ldr	r3, [pc, #316]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d005      	beq.n	800bb48 <HAL_RCC_OscConfig+0x154>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	68db      	ldr	r3, [r3, #12]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d101      	bne.n	800bb48 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e25d      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb48:	4b49      	ldr	r3, [pc, #292]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	691b      	ldr	r3, [r3, #16]
 800bb54:	061b      	lsls	r3, r3, #24
 800bb56:	4946      	ldr	r1, [pc, #280]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bb5c:	4b45      	ldr	r3, [pc, #276]	@ (800bc74 <HAL_RCC_OscConfig+0x280>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4618      	mov	r0, r3
 800bb62:	f7fa fd2f 	bl	80065c4 <HAL_InitTick>
 800bb66:	4603      	mov	r3, r0
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d043      	beq.n	800bbf4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e249      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d023      	beq.n	800bbc0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bb78:	4b3d      	ldr	r3, [pc, #244]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	4a3c      	ldr	r2, [pc, #240]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bb7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bb82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb84:	f7fa fd6a 	bl	800665c <HAL_GetTick>
 800bb88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bb8a:	e008      	b.n	800bb9e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bb8c:	f7fa fd66 	bl	800665c <HAL_GetTick>
 800bb90:	4602      	mov	r2, r0
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	1ad3      	subs	r3, r2, r3
 800bb96:	2b02      	cmp	r3, #2
 800bb98:	d901      	bls.n	800bb9e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800bb9a:	2303      	movs	r3, #3
 800bb9c:	e232      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bb9e:	4b34      	ldr	r3, [pc, #208]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d0f0      	beq.n	800bb8c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bbaa:	4b31      	ldr	r3, [pc, #196]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	691b      	ldr	r3, [r3, #16]
 800bbb6:	061b      	lsls	r3, r3, #24
 800bbb8:	492d      	ldr	r1, [pc, #180]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	604b      	str	r3, [r1, #4]
 800bbbe:	e01a      	b.n	800bbf6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bbc0:	4b2b      	ldr	r3, [pc, #172]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4a2a      	ldr	r2, [pc, #168]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bbc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbcc:	f7fa fd46 	bl	800665c <HAL_GetTick>
 800bbd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bbd2:	e008      	b.n	800bbe6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bbd4:	f7fa fd42 	bl	800665c <HAL_GetTick>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	1ad3      	subs	r3, r2, r3
 800bbde:	2b02      	cmp	r3, #2
 800bbe0:	d901      	bls.n	800bbe6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800bbe2:	2303      	movs	r3, #3
 800bbe4:	e20e      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bbe6:	4b22      	ldr	r3, [pc, #136]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d1f0      	bne.n	800bbd4 <HAL_RCC_OscConfig+0x1e0>
 800bbf2:	e000      	b.n	800bbf6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800bbf4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f003 0308 	and.w	r3, r3, #8
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d041      	beq.n	800bc86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	695b      	ldr	r3, [r3, #20]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d01c      	beq.n	800bc44 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bc0a:	4b19      	ldr	r3, [pc, #100]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bc0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc10:	4a17      	ldr	r2, [pc, #92]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bc12:	f043 0301 	orr.w	r3, r3, #1
 800bc16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc1a:	f7fa fd1f 	bl	800665c <HAL_GetTick>
 800bc1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bc20:	e008      	b.n	800bc34 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bc22:	f7fa fd1b 	bl	800665c <HAL_GetTick>
 800bc26:	4602      	mov	r2, r0
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	1ad3      	subs	r3, r2, r3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	d901      	bls.n	800bc34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bc30:	2303      	movs	r3, #3
 800bc32:	e1e7      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bc34:	4b0e      	ldr	r3, [pc, #56]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bc36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc3a:	f003 0302 	and.w	r3, r3, #2
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d0ef      	beq.n	800bc22 <HAL_RCC_OscConfig+0x22e>
 800bc42:	e020      	b.n	800bc86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bc44:	4b0a      	ldr	r3, [pc, #40]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bc46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc4a:	4a09      	ldr	r2, [pc, #36]	@ (800bc70 <HAL_RCC_OscConfig+0x27c>)
 800bc4c:	f023 0301 	bic.w	r3, r3, #1
 800bc50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc54:	f7fa fd02 	bl	800665c <HAL_GetTick>
 800bc58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bc5a:	e00d      	b.n	800bc78 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bc5c:	f7fa fcfe 	bl	800665c <HAL_GetTick>
 800bc60:	4602      	mov	r2, r0
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	1ad3      	subs	r3, r2, r3
 800bc66:	2b02      	cmp	r3, #2
 800bc68:	d906      	bls.n	800bc78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800bc6a:	2303      	movs	r3, #3
 800bc6c:	e1ca      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
 800bc6e:	bf00      	nop
 800bc70:	40021000 	.word	0x40021000
 800bc74:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bc78:	4b8c      	ldr	r3, [pc, #560]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bc7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bc7e:	f003 0302 	and.w	r3, r3, #2
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d1ea      	bne.n	800bc5c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f003 0304 	and.w	r3, r3, #4
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	f000 80a6 	beq.w	800bde0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc94:	2300      	movs	r3, #0
 800bc96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bc98:	4b84      	ldr	r3, [pc, #528]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bc9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d101      	bne.n	800bca8 <HAL_RCC_OscConfig+0x2b4>
 800bca4:	2301      	movs	r3, #1
 800bca6:	e000      	b.n	800bcaa <HAL_RCC_OscConfig+0x2b6>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00d      	beq.n	800bcca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bcae:	4b7f      	ldr	r3, [pc, #508]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bcb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcb2:	4a7e      	ldr	r2, [pc, #504]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bcb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bcb8:	6593      	str	r3, [r2, #88]	@ 0x58
 800bcba:	4b7c      	ldr	r3, [pc, #496]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bcbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bcc2:	60fb      	str	r3, [r7, #12]
 800bcc4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bcca:	4b79      	ldr	r3, [pc, #484]	@ (800beb0 <HAL_RCC_OscConfig+0x4bc>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d118      	bne.n	800bd08 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bcd6:	4b76      	ldr	r3, [pc, #472]	@ (800beb0 <HAL_RCC_OscConfig+0x4bc>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4a75      	ldr	r2, [pc, #468]	@ (800beb0 <HAL_RCC_OscConfig+0x4bc>)
 800bcdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bce2:	f7fa fcbb 	bl	800665c <HAL_GetTick>
 800bce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bce8:	e008      	b.n	800bcfc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bcea:	f7fa fcb7 	bl	800665c <HAL_GetTick>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	1ad3      	subs	r3, r2, r3
 800bcf4:	2b02      	cmp	r3, #2
 800bcf6:	d901      	bls.n	800bcfc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800bcf8:	2303      	movs	r3, #3
 800bcfa:	e183      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bcfc:	4b6c      	ldr	r3, [pc, #432]	@ (800beb0 <HAL_RCC_OscConfig+0x4bc>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d0f0      	beq.n	800bcea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	689b      	ldr	r3, [r3, #8]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d108      	bne.n	800bd22 <HAL_RCC_OscConfig+0x32e>
 800bd10:	4b66      	ldr	r3, [pc, #408]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd16:	4a65      	ldr	r2, [pc, #404]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd18:	f043 0301 	orr.w	r3, r3, #1
 800bd1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd20:	e024      	b.n	800bd6c <HAL_RCC_OscConfig+0x378>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	689b      	ldr	r3, [r3, #8]
 800bd26:	2b05      	cmp	r3, #5
 800bd28:	d110      	bne.n	800bd4c <HAL_RCC_OscConfig+0x358>
 800bd2a:	4b60      	ldr	r3, [pc, #384]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd30:	4a5e      	ldr	r2, [pc, #376]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd32:	f043 0304 	orr.w	r3, r3, #4
 800bd36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd3a:	4b5c      	ldr	r3, [pc, #368]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd40:	4a5a      	ldr	r2, [pc, #360]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd42:	f043 0301 	orr.w	r3, r3, #1
 800bd46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd4a:	e00f      	b.n	800bd6c <HAL_RCC_OscConfig+0x378>
 800bd4c:	4b57      	ldr	r3, [pc, #348]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd52:	4a56      	ldr	r2, [pc, #344]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd54:	f023 0301 	bic.w	r3, r3, #1
 800bd58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bd5c:	4b53      	ldr	r3, [pc, #332]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd62:	4a52      	ldr	r2, [pc, #328]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd64:	f023 0304 	bic.w	r3, r3, #4
 800bd68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	689b      	ldr	r3, [r3, #8]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d016      	beq.n	800bda2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd74:	f7fa fc72 	bl	800665c <HAL_GetTick>
 800bd78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd7a:	e00a      	b.n	800bd92 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd7c:	f7fa fc6e 	bl	800665c <HAL_GetTick>
 800bd80:	4602      	mov	r2, r0
 800bd82:	693b      	ldr	r3, [r7, #16]
 800bd84:	1ad3      	subs	r3, r2, r3
 800bd86:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d901      	bls.n	800bd92 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800bd8e:	2303      	movs	r3, #3
 800bd90:	e138      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd92:	4b46      	ldr	r3, [pc, #280]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bd94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd98:	f003 0302 	and.w	r3, r3, #2
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d0ed      	beq.n	800bd7c <HAL_RCC_OscConfig+0x388>
 800bda0:	e015      	b.n	800bdce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bda2:	f7fa fc5b 	bl	800665c <HAL_GetTick>
 800bda6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bda8:	e00a      	b.n	800bdc0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdaa:	f7fa fc57 	bl	800665c <HAL_GetTick>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	1ad3      	subs	r3, r2, r3
 800bdb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d901      	bls.n	800bdc0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800bdbc:	2303      	movs	r3, #3
 800bdbe:	e121      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bdc0:	4b3a      	ldr	r3, [pc, #232]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bdc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdc6:	f003 0302 	and.w	r3, r3, #2
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1ed      	bne.n	800bdaa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bdce:	7ffb      	ldrb	r3, [r7, #31]
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d105      	bne.n	800bde0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bdd4:	4b35      	ldr	r3, [pc, #212]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bdd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdd8:	4a34      	ldr	r2, [pc, #208]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bdda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bdde:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f003 0320 	and.w	r3, r3, #32
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d03c      	beq.n	800be66 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	699b      	ldr	r3, [r3, #24]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d01c      	beq.n	800be2e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bdf4:	4b2d      	ldr	r3, [pc, #180]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bdf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bdfa:	4a2c      	ldr	r2, [pc, #176]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800bdfc:	f043 0301 	orr.w	r3, r3, #1
 800be00:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be04:	f7fa fc2a 	bl	800665c <HAL_GetTick>
 800be08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800be0a:	e008      	b.n	800be1e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800be0c:	f7fa fc26 	bl	800665c <HAL_GetTick>
 800be10:	4602      	mov	r2, r0
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	2b02      	cmp	r3, #2
 800be18:	d901      	bls.n	800be1e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800be1a:	2303      	movs	r3, #3
 800be1c:	e0f2      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800be1e:	4b23      	ldr	r3, [pc, #140]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be24:	f003 0302 	and.w	r3, r3, #2
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d0ef      	beq.n	800be0c <HAL_RCC_OscConfig+0x418>
 800be2c:	e01b      	b.n	800be66 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800be2e:	4b1f      	ldr	r3, [pc, #124]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be34:	4a1d      	ldr	r2, [pc, #116]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be36:	f023 0301 	bic.w	r3, r3, #1
 800be3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be3e:	f7fa fc0d 	bl	800665c <HAL_GetTick>
 800be42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800be44:	e008      	b.n	800be58 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800be46:	f7fa fc09 	bl	800665c <HAL_GetTick>
 800be4a:	4602      	mov	r2, r0
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	1ad3      	subs	r3, r2, r3
 800be50:	2b02      	cmp	r3, #2
 800be52:	d901      	bls.n	800be58 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800be54:	2303      	movs	r3, #3
 800be56:	e0d5      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800be58:	4b14      	ldr	r3, [pc, #80]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800be5e:	f003 0302 	and.w	r3, r3, #2
 800be62:	2b00      	cmp	r3, #0
 800be64:	d1ef      	bne.n	800be46 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	69db      	ldr	r3, [r3, #28]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	f000 80c9 	beq.w	800c002 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800be70:	4b0e      	ldr	r3, [pc, #56]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be72:	689b      	ldr	r3, [r3, #8]
 800be74:	f003 030c 	and.w	r3, r3, #12
 800be78:	2b0c      	cmp	r3, #12
 800be7a:	f000 8083 	beq.w	800bf84 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	69db      	ldr	r3, [r3, #28]
 800be82:	2b02      	cmp	r3, #2
 800be84:	d15e      	bne.n	800bf44 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be86:	4b09      	ldr	r3, [pc, #36]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a08      	ldr	r2, [pc, #32]	@ (800beac <HAL_RCC_OscConfig+0x4b8>)
 800be8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be92:	f7fa fbe3 	bl	800665c <HAL_GetTick>
 800be96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800be98:	e00c      	b.n	800beb4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be9a:	f7fa fbdf 	bl	800665c <HAL_GetTick>
 800be9e:	4602      	mov	r2, r0
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	1ad3      	subs	r3, r2, r3
 800bea4:	2b02      	cmp	r3, #2
 800bea6:	d905      	bls.n	800beb4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800bea8:	2303      	movs	r3, #3
 800beaa:	e0ab      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
 800beac:	40021000 	.word	0x40021000
 800beb0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800beb4:	4b55      	ldr	r3, [pc, #340]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d1ec      	bne.n	800be9a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bec0:	4b52      	ldr	r3, [pc, #328]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bec2:	68da      	ldr	r2, [r3, #12]
 800bec4:	4b52      	ldr	r3, [pc, #328]	@ (800c010 <HAL_RCC_OscConfig+0x61c>)
 800bec6:	4013      	ands	r3, r2
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	6a11      	ldr	r1, [r2, #32]
 800becc:	687a      	ldr	r2, [r7, #4]
 800bece:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bed0:	3a01      	subs	r2, #1
 800bed2:	0112      	lsls	r2, r2, #4
 800bed4:	4311      	orrs	r1, r2
 800bed6:	687a      	ldr	r2, [r7, #4]
 800bed8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800beda:	0212      	lsls	r2, r2, #8
 800bedc:	4311      	orrs	r1, r2
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800bee2:	0852      	lsrs	r2, r2, #1
 800bee4:	3a01      	subs	r2, #1
 800bee6:	0552      	lsls	r2, r2, #21
 800bee8:	4311      	orrs	r1, r2
 800beea:	687a      	ldr	r2, [r7, #4]
 800beec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800beee:	0852      	lsrs	r2, r2, #1
 800bef0:	3a01      	subs	r2, #1
 800bef2:	0652      	lsls	r2, r2, #25
 800bef4:	4311      	orrs	r1, r2
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800befa:	06d2      	lsls	r2, r2, #27
 800befc:	430a      	orrs	r2, r1
 800befe:	4943      	ldr	r1, [pc, #268]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf00:	4313      	orrs	r3, r2
 800bf02:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bf04:	4b41      	ldr	r3, [pc, #260]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4a40      	ldr	r2, [pc, #256]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf0e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bf10:	4b3e      	ldr	r3, [pc, #248]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf12:	68db      	ldr	r3, [r3, #12]
 800bf14:	4a3d      	ldr	r2, [pc, #244]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf1a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf1c:	f7fa fb9e 	bl	800665c <HAL_GetTick>
 800bf20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf22:	e008      	b.n	800bf36 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf24:	f7fa fb9a 	bl	800665c <HAL_GetTick>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	1ad3      	subs	r3, r2, r3
 800bf2e:	2b02      	cmp	r3, #2
 800bf30:	d901      	bls.n	800bf36 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800bf32:	2303      	movs	r3, #3
 800bf34:	e066      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bf36:	4b35      	ldr	r3, [pc, #212]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d0f0      	beq.n	800bf24 <HAL_RCC_OscConfig+0x530>
 800bf42:	e05e      	b.n	800c002 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bf44:	4b31      	ldr	r3, [pc, #196]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	4a30      	ldr	r2, [pc, #192]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf50:	f7fa fb84 	bl	800665c <HAL_GetTick>
 800bf54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bf56:	e008      	b.n	800bf6a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf58:	f7fa fb80 	bl	800665c <HAL_GetTick>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	1ad3      	subs	r3, r2, r3
 800bf62:	2b02      	cmp	r3, #2
 800bf64:	d901      	bls.n	800bf6a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800bf66:	2303      	movs	r3, #3
 800bf68:	e04c      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bf6a:	4b28      	ldr	r3, [pc, #160]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d1f0      	bne.n	800bf58 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800bf76:	4b25      	ldr	r3, [pc, #148]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf78:	68da      	ldr	r2, [r3, #12]
 800bf7a:	4924      	ldr	r1, [pc, #144]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf7c:	4b25      	ldr	r3, [pc, #148]	@ (800c014 <HAL_RCC_OscConfig+0x620>)
 800bf7e:	4013      	ands	r3, r2
 800bf80:	60cb      	str	r3, [r1, #12]
 800bf82:	e03e      	b.n	800c002 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	69db      	ldr	r3, [r3, #28]
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d101      	bne.n	800bf90 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e039      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800bf90:	4b1e      	ldr	r3, [pc, #120]	@ (800c00c <HAL_RCC_OscConfig+0x618>)
 800bf92:	68db      	ldr	r3, [r3, #12]
 800bf94:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	f003 0203 	and.w	r2, r3, #3
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6a1b      	ldr	r3, [r3, #32]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d12c      	bne.n	800bffe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfae:	3b01      	subs	r3, #1
 800bfb0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d123      	bne.n	800bffe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfc0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	d11b      	bne.n	800bffe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800bfd2:	429a      	cmp	r2, r3
 800bfd4:	d113      	bne.n	800bffe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bfe0:	085b      	lsrs	r3, r3, #1
 800bfe2:	3b01      	subs	r3, #1
 800bfe4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d109      	bne.n	800bffe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bff4:	085b      	lsrs	r3, r3, #1
 800bff6:	3b01      	subs	r3, #1
 800bff8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d001      	beq.n	800c002 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800bffe:	2301      	movs	r3, #1
 800c000:	e000      	b.n	800c004 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3720      	adds	r7, #32
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}
 800c00c:	40021000 	.word	0x40021000
 800c010:	019f800c 	.word	0x019f800c
 800c014:	feeefffc 	.word	0xfeeefffc

0800c018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b086      	sub	sp, #24
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
 800c020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800c022:	2300      	movs	r3, #0
 800c024:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d101      	bne.n	800c030 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c02c:	2301      	movs	r3, #1
 800c02e:	e11e      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c030:	4b91      	ldr	r3, [pc, #580]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	f003 030f 	and.w	r3, r3, #15
 800c038:	683a      	ldr	r2, [r7, #0]
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d910      	bls.n	800c060 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c03e:	4b8e      	ldr	r3, [pc, #568]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f023 020f 	bic.w	r2, r3, #15
 800c046:	498c      	ldr	r1, [pc, #560]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	4313      	orrs	r3, r2
 800c04c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c04e:	4b8a      	ldr	r3, [pc, #552]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f003 030f 	and.w	r3, r3, #15
 800c056:	683a      	ldr	r2, [r7, #0]
 800c058:	429a      	cmp	r2, r3
 800c05a:	d001      	beq.n	800c060 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c05c:	2301      	movs	r3, #1
 800c05e:	e106      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f003 0301 	and.w	r3, r3, #1
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d073      	beq.n	800c154 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	2b03      	cmp	r3, #3
 800c072:	d129      	bne.n	800c0c8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c074:	4b81      	ldr	r3, [pc, #516]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d101      	bne.n	800c084 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800c080:	2301      	movs	r3, #1
 800c082:	e0f4      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800c084:	f000 f99e 	bl	800c3c4 <RCC_GetSysClockFreqFromPLLSource>
 800c088:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	4a7c      	ldr	r2, [pc, #496]	@ (800c280 <HAL_RCC_ClockConfig+0x268>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d93f      	bls.n	800c112 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c092:	4b7a      	ldr	r3, [pc, #488]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d009      	beq.n	800c0b2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d033      	beq.n	800c112 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d12f      	bne.n	800c112 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c0b2:	4b72      	ldr	r3, [pc, #456]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c0b4:	689b      	ldr	r3, [r3, #8]
 800c0b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c0ba:	4a70      	ldr	r2, [pc, #448]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c0bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800c0c2:	2380      	movs	r3, #128	@ 0x80
 800c0c4:	617b      	str	r3, [r7, #20]
 800c0c6:	e024      	b.n	800c112 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	685b      	ldr	r3, [r3, #4]
 800c0cc:	2b02      	cmp	r3, #2
 800c0ce:	d107      	bne.n	800c0e0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c0d0:	4b6a      	ldr	r3, [pc, #424]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d109      	bne.n	800c0f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	e0c6      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c0e0:	4b66      	ldr	r3, [pc, #408]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d101      	bne.n	800c0f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e0be      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800c0f0:	f000 f8ce 	bl	800c290 <HAL_RCC_GetSysClockFreq>
 800c0f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	4a61      	ldr	r2, [pc, #388]	@ (800c280 <HAL_RCC_ClockConfig+0x268>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d909      	bls.n	800c112 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800c0fe:	4b5f      	ldr	r3, [pc, #380]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c100:	689b      	ldr	r3, [r3, #8]
 800c102:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c106:	4a5d      	ldr	r2, [pc, #372]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c10c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800c10e:	2380      	movs	r3, #128	@ 0x80
 800c110:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c112:	4b5a      	ldr	r3, [pc, #360]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c114:	689b      	ldr	r3, [r3, #8]
 800c116:	f023 0203 	bic.w	r2, r3, #3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	4957      	ldr	r1, [pc, #348]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c120:	4313      	orrs	r3, r2
 800c122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c124:	f7fa fa9a 	bl	800665c <HAL_GetTick>
 800c128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c12a:	e00a      	b.n	800c142 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c12c:	f7fa fa96 	bl	800665c <HAL_GetTick>
 800c130:	4602      	mov	r2, r0
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	1ad3      	subs	r3, r2, r3
 800c136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c13a:	4293      	cmp	r3, r2
 800c13c:	d901      	bls.n	800c142 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800c13e:	2303      	movs	r3, #3
 800c140:	e095      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c142:	4b4e      	ldr	r3, [pc, #312]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c144:	689b      	ldr	r3, [r3, #8]
 800c146:	f003 020c 	and.w	r2, r3, #12
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	429a      	cmp	r2, r3
 800c152:	d1eb      	bne.n	800c12c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f003 0302 	and.w	r3, r3, #2
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d023      	beq.n	800c1a8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f003 0304 	and.w	r3, r3, #4
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d005      	beq.n	800c178 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c16c:	4b43      	ldr	r3, [pc, #268]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c16e:	689b      	ldr	r3, [r3, #8]
 800c170:	4a42      	ldr	r2, [pc, #264]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c172:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c176:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f003 0308 	and.w	r3, r3, #8
 800c180:	2b00      	cmp	r3, #0
 800c182:	d007      	beq.n	800c194 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800c184:	4b3d      	ldr	r3, [pc, #244]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c18c:	4a3b      	ldr	r2, [pc, #236]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c18e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800c192:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c194:	4b39      	ldr	r3, [pc, #228]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c196:	689b      	ldr	r3, [r3, #8]
 800c198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	689b      	ldr	r3, [r3, #8]
 800c1a0:	4936      	ldr	r1, [pc, #216]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c1a2:	4313      	orrs	r3, r2
 800c1a4:	608b      	str	r3, [r1, #8]
 800c1a6:	e008      	b.n	800c1ba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	2b80      	cmp	r3, #128	@ 0x80
 800c1ac:	d105      	bne.n	800c1ba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800c1ae:	4b33      	ldr	r3, [pc, #204]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c1b0:	689b      	ldr	r3, [r3, #8]
 800c1b2:	4a32      	ldr	r2, [pc, #200]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c1b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c1b8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c1ba:	4b2f      	ldr	r3, [pc, #188]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f003 030f 	and.w	r3, r3, #15
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d21d      	bcs.n	800c204 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1c8:	4b2b      	ldr	r3, [pc, #172]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f023 020f 	bic.w	r2, r3, #15
 800c1d0:	4929      	ldr	r1, [pc, #164]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c1d8:	f7fa fa40 	bl	800665c <HAL_GetTick>
 800c1dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1de:	e00a      	b.n	800c1f6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1e0:	f7fa fa3c 	bl	800665c <HAL_GetTick>
 800c1e4:	4602      	mov	r2, r0
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	1ad3      	subs	r3, r2, r3
 800c1ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c1ee:	4293      	cmp	r3, r2
 800c1f0:	d901      	bls.n	800c1f6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800c1f2:	2303      	movs	r3, #3
 800c1f4:	e03b      	b.n	800c26e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1f6:	4b20      	ldr	r3, [pc, #128]	@ (800c278 <HAL_RCC_ClockConfig+0x260>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f003 030f 	and.w	r3, r3, #15
 800c1fe:	683a      	ldr	r2, [r7, #0]
 800c200:	429a      	cmp	r2, r3
 800c202:	d1ed      	bne.n	800c1e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f003 0304 	and.w	r3, r3, #4
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d008      	beq.n	800c222 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c210:	4b1a      	ldr	r3, [pc, #104]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c212:	689b      	ldr	r3, [r3, #8]
 800c214:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	68db      	ldr	r3, [r3, #12]
 800c21c:	4917      	ldr	r1, [pc, #92]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c21e:	4313      	orrs	r3, r2
 800c220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f003 0308 	and.w	r3, r3, #8
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d009      	beq.n	800c242 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c22e:	4b13      	ldr	r3, [pc, #76]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c230:	689b      	ldr	r3, [r3, #8]
 800c232:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	691b      	ldr	r3, [r3, #16]
 800c23a:	00db      	lsls	r3, r3, #3
 800c23c:	490f      	ldr	r1, [pc, #60]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c23e:	4313      	orrs	r3, r2
 800c240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c242:	f000 f825 	bl	800c290 <HAL_RCC_GetSysClockFreq>
 800c246:	4602      	mov	r2, r0
 800c248:	4b0c      	ldr	r3, [pc, #48]	@ (800c27c <HAL_RCC_ClockConfig+0x264>)
 800c24a:	689b      	ldr	r3, [r3, #8]
 800c24c:	091b      	lsrs	r3, r3, #4
 800c24e:	f003 030f 	and.w	r3, r3, #15
 800c252:	490c      	ldr	r1, [pc, #48]	@ (800c284 <HAL_RCC_ClockConfig+0x26c>)
 800c254:	5ccb      	ldrb	r3, [r1, r3]
 800c256:	f003 031f 	and.w	r3, r3, #31
 800c25a:	fa22 f303 	lsr.w	r3, r2, r3
 800c25e:	4a0a      	ldr	r2, [pc, #40]	@ (800c288 <HAL_RCC_ClockConfig+0x270>)
 800c260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c262:	4b0a      	ldr	r3, [pc, #40]	@ (800c28c <HAL_RCC_ClockConfig+0x274>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4618      	mov	r0, r3
 800c268:	f7fa f9ac 	bl	80065c4 <HAL_InitTick>
 800c26c:	4603      	mov	r3, r0
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3718      	adds	r7, #24
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	40022000 	.word	0x40022000
 800c27c:	40021000 	.word	0x40021000
 800c280:	04c4b400 	.word	0x04c4b400
 800c284:	08016f44 	.word	0x08016f44
 800c288:	20000004 	.word	0x20000004
 800c28c:	20000008 	.word	0x20000008

0800c290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c290:	b480      	push	{r7}
 800c292:	b087      	sub	sp, #28
 800c294:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800c296:	4b2c      	ldr	r3, [pc, #176]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c298:	689b      	ldr	r3, [r3, #8]
 800c29a:	f003 030c 	and.w	r3, r3, #12
 800c29e:	2b04      	cmp	r3, #4
 800c2a0:	d102      	bne.n	800c2a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c2a2:	4b2a      	ldr	r3, [pc, #168]	@ (800c34c <HAL_RCC_GetSysClockFreq+0xbc>)
 800c2a4:	613b      	str	r3, [r7, #16]
 800c2a6:	e047      	b.n	800c338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800c2a8:	4b27      	ldr	r3, [pc, #156]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2aa:	689b      	ldr	r3, [r3, #8]
 800c2ac:	f003 030c 	and.w	r3, r3, #12
 800c2b0:	2b08      	cmp	r3, #8
 800c2b2:	d102      	bne.n	800c2ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c2b4:	4b26      	ldr	r3, [pc, #152]	@ (800c350 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c2b6:	613b      	str	r3, [r7, #16]
 800c2b8:	e03e      	b.n	800c338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800c2ba:	4b23      	ldr	r3, [pc, #140]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2bc:	689b      	ldr	r3, [r3, #8]
 800c2be:	f003 030c 	and.w	r3, r3, #12
 800c2c2:	2b0c      	cmp	r3, #12
 800c2c4:	d136      	bne.n	800c334 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c2c6:	4b20      	ldr	r3, [pc, #128]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2c8:	68db      	ldr	r3, [r3, #12]
 800c2ca:	f003 0303 	and.w	r3, r3, #3
 800c2ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c2d0:	4b1d      	ldr	r3, [pc, #116]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2d2:	68db      	ldr	r3, [r3, #12]
 800c2d4:	091b      	lsrs	r3, r3, #4
 800c2d6:	f003 030f 	and.w	r3, r3, #15
 800c2da:	3301      	adds	r3, #1
 800c2dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2b03      	cmp	r3, #3
 800c2e2:	d10c      	bne.n	800c2fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c2e4:	4a1a      	ldr	r2, [pc, #104]	@ (800c350 <HAL_RCC_GetSysClockFreq+0xc0>)
 800c2e6:	68bb      	ldr	r3, [r7, #8]
 800c2e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2ec:	4a16      	ldr	r2, [pc, #88]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c2ee:	68d2      	ldr	r2, [r2, #12]
 800c2f0:	0a12      	lsrs	r2, r2, #8
 800c2f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c2f6:	fb02 f303 	mul.w	r3, r2, r3
 800c2fa:	617b      	str	r3, [r7, #20]
      break;
 800c2fc:	e00c      	b.n	800c318 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c2fe:	4a13      	ldr	r2, [pc, #76]	@ (800c34c <HAL_RCC_GetSysClockFreq+0xbc>)
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	fbb2 f3f3 	udiv	r3, r2, r3
 800c306:	4a10      	ldr	r2, [pc, #64]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c308:	68d2      	ldr	r2, [r2, #12]
 800c30a:	0a12      	lsrs	r2, r2, #8
 800c30c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c310:	fb02 f303 	mul.w	r3, r2, r3
 800c314:	617b      	str	r3, [r7, #20]
      break;
 800c316:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c318:	4b0b      	ldr	r3, [pc, #44]	@ (800c348 <HAL_RCC_GetSysClockFreq+0xb8>)
 800c31a:	68db      	ldr	r3, [r3, #12]
 800c31c:	0e5b      	lsrs	r3, r3, #25
 800c31e:	f003 0303 	and.w	r3, r3, #3
 800c322:	3301      	adds	r3, #1
 800c324:	005b      	lsls	r3, r3, #1
 800c326:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800c328:	697a      	ldr	r2, [r7, #20]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c330:	613b      	str	r3, [r7, #16]
 800c332:	e001      	b.n	800c338 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800c334:	2300      	movs	r3, #0
 800c336:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800c338:	693b      	ldr	r3, [r7, #16]
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	371c      	adds	r7, #28
 800c33e:	46bd      	mov	sp, r7
 800c340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop
 800c348:	40021000 	.word	0x40021000
 800c34c:	00f42400 	.word	0x00f42400
 800c350:	007a1200 	.word	0x007a1200

0800c354 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c354:	b480      	push	{r7}
 800c356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c358:	4b03      	ldr	r3, [pc, #12]	@ (800c368 <HAL_RCC_GetHCLKFreq+0x14>)
 800c35a:	681b      	ldr	r3, [r3, #0]
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	20000004 	.word	0x20000004

0800c36c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c370:	f7ff fff0 	bl	800c354 <HAL_RCC_GetHCLKFreq>
 800c374:	4602      	mov	r2, r0
 800c376:	4b06      	ldr	r3, [pc, #24]	@ (800c390 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c378:	689b      	ldr	r3, [r3, #8]
 800c37a:	0a1b      	lsrs	r3, r3, #8
 800c37c:	f003 0307 	and.w	r3, r3, #7
 800c380:	4904      	ldr	r1, [pc, #16]	@ (800c394 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c382:	5ccb      	ldrb	r3, [r1, r3]
 800c384:	f003 031f 	and.w	r3, r3, #31
 800c388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	bd80      	pop	{r7, pc}
 800c390:	40021000 	.word	0x40021000
 800c394:	08016f54 	.word	0x08016f54

0800c398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c39c:	f7ff ffda 	bl	800c354 <HAL_RCC_GetHCLKFreq>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	4b06      	ldr	r3, [pc, #24]	@ (800c3bc <HAL_RCC_GetPCLK2Freq+0x24>)
 800c3a4:	689b      	ldr	r3, [r3, #8]
 800c3a6:	0adb      	lsrs	r3, r3, #11
 800c3a8:	f003 0307 	and.w	r3, r3, #7
 800c3ac:	4904      	ldr	r1, [pc, #16]	@ (800c3c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c3ae:	5ccb      	ldrb	r3, [r1, r3]
 800c3b0:	f003 031f 	and.w	r3, r3, #31
 800c3b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	40021000 	.word	0x40021000
 800c3c0:	08016f54 	.word	0x08016f54

0800c3c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b087      	sub	sp, #28
 800c3c8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c3ca:	4b1e      	ldr	r3, [pc, #120]	@ (800c444 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c3cc:	68db      	ldr	r3, [r3, #12]
 800c3ce:	f003 0303 	and.w	r3, r3, #3
 800c3d2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c3d4:	4b1b      	ldr	r3, [pc, #108]	@ (800c444 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c3d6:	68db      	ldr	r3, [r3, #12]
 800c3d8:	091b      	lsrs	r3, r3, #4
 800c3da:	f003 030f 	and.w	r3, r3, #15
 800c3de:	3301      	adds	r3, #1
 800c3e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	2b03      	cmp	r3, #3
 800c3e6:	d10c      	bne.n	800c402 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c3e8:	4a17      	ldr	r2, [pc, #92]	@ (800c448 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3f0:	4a14      	ldr	r2, [pc, #80]	@ (800c444 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c3f2:	68d2      	ldr	r2, [r2, #12]
 800c3f4:	0a12      	lsrs	r2, r2, #8
 800c3f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c3fa:	fb02 f303 	mul.w	r3, r2, r3
 800c3fe:	617b      	str	r3, [r7, #20]
    break;
 800c400:	e00c      	b.n	800c41c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800c402:	4a12      	ldr	r2, [pc, #72]	@ (800c44c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	fbb2 f3f3 	udiv	r3, r2, r3
 800c40a:	4a0e      	ldr	r2, [pc, #56]	@ (800c444 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c40c:	68d2      	ldr	r2, [r2, #12]
 800c40e:	0a12      	lsrs	r2, r2, #8
 800c410:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c414:	fb02 f303 	mul.w	r3, r2, r3
 800c418:	617b      	str	r3, [r7, #20]
    break;
 800c41a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c41c:	4b09      	ldr	r3, [pc, #36]	@ (800c444 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	0e5b      	lsrs	r3, r3, #25
 800c422:	f003 0303 	and.w	r3, r3, #3
 800c426:	3301      	adds	r3, #1
 800c428:	005b      	lsls	r3, r3, #1
 800c42a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800c42c:	697a      	ldr	r2, [r7, #20]
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	fbb2 f3f3 	udiv	r3, r2, r3
 800c434:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800c436:	687b      	ldr	r3, [r7, #4]
}
 800c438:	4618      	mov	r0, r3
 800c43a:	371c      	adds	r7, #28
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr
 800c444:	40021000 	.word	0x40021000
 800c448:	007a1200 	.word	0x007a1200
 800c44c:	00f42400 	.word	0x00f42400

0800c450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b086      	sub	sp, #24
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c458:	2300      	movs	r3, #0
 800c45a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c45c:	2300      	movs	r3, #0
 800c45e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c468:	2b00      	cmp	r3, #0
 800c46a:	f000 8098 	beq.w	800c59e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c46e:	2300      	movs	r3, #0
 800c470:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c472:	4b43      	ldr	r3, [pc, #268]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10d      	bne.n	800c49a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c47e:	4b40      	ldr	r3, [pc, #256]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c482:	4a3f      	ldr	r2, [pc, #252]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c488:	6593      	str	r3, [r2, #88]	@ 0x58
 800c48a:	4b3d      	ldr	r3, [pc, #244]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c48c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c48e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c492:	60bb      	str	r3, [r7, #8]
 800c494:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c496:	2301      	movs	r3, #1
 800c498:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c49a:	4b3a      	ldr	r3, [pc, #232]	@ (800c584 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	4a39      	ldr	r2, [pc, #228]	@ (800c584 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c4a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c4a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c4a6:	f7fa f8d9 	bl	800665c <HAL_GetTick>
 800c4aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c4ac:	e009      	b.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c4ae:	f7fa f8d5 	bl	800665c <HAL_GetTick>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	1ad3      	subs	r3, r2, r3
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	d902      	bls.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800c4bc:	2303      	movs	r3, #3
 800c4be:	74fb      	strb	r3, [r7, #19]
        break;
 800c4c0:	e005      	b.n	800c4ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c4c2:	4b30      	ldr	r3, [pc, #192]	@ (800c584 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0ef      	beq.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800c4ce:	7cfb      	ldrb	r3, [r7, #19]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d159      	bne.n	800c588 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c4d4:	4b2a      	ldr	r3, [pc, #168]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c4d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d01e      	beq.n	800c524 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4ea:	697a      	ldr	r2, [r7, #20]
 800c4ec:	429a      	cmp	r2, r3
 800c4ee:	d019      	beq.n	800c524 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c4f0:	4b23      	ldr	r3, [pc, #140]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c4f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c4fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c4fc:	4b20      	ldr	r3, [pc, #128]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c4fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c502:	4a1f      	ldr	r2, [pc, #124]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c50c:	4b1c      	ldr	r3, [pc, #112]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c50e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c512:	4a1b      	ldr	r2, [pc, #108]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c514:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c51c:	4a18      	ldr	r2, [pc, #96]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	f003 0301 	and.w	r3, r3, #1
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d016      	beq.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c52e:	f7fa f895 	bl	800665c <HAL_GetTick>
 800c532:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c534:	e00b      	b.n	800c54e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c536:	f7fa f891 	bl	800665c <HAL_GetTick>
 800c53a:	4602      	mov	r2, r0
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	1ad3      	subs	r3, r2, r3
 800c540:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c544:	4293      	cmp	r3, r2
 800c546:	d902      	bls.n	800c54e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800c548:	2303      	movs	r3, #3
 800c54a:	74fb      	strb	r3, [r7, #19]
            break;
 800c54c:	e006      	b.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c54e:	4b0c      	ldr	r3, [pc, #48]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c554:	f003 0302 	and.w	r3, r3, #2
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d0ec      	beq.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800c55c:	7cfb      	ldrb	r3, [r7, #19]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d10b      	bne.n	800c57a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c562:	4b07      	ldr	r3, [pc, #28]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c568:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c570:	4903      	ldr	r1, [pc, #12]	@ (800c580 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800c572:	4313      	orrs	r3, r2
 800c574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c578:	e008      	b.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c57a:	7cfb      	ldrb	r3, [r7, #19]
 800c57c:	74bb      	strb	r3, [r7, #18]
 800c57e:	e005      	b.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800c580:	40021000 	.word	0x40021000
 800c584:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c588:	7cfb      	ldrb	r3, [r7, #19]
 800c58a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c58c:	7c7b      	ldrb	r3, [r7, #17]
 800c58e:	2b01      	cmp	r3, #1
 800c590:	d105      	bne.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c592:	4ba6      	ldr	r3, [pc, #664]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c596:	4aa5      	ldr	r2, [pc, #660]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c598:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c59c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	f003 0301 	and.w	r3, r3, #1
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d00a      	beq.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c5aa:	4ba0      	ldr	r3, [pc, #640]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5b0:	f023 0203 	bic.w	r2, r3, #3
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	499c      	ldr	r1, [pc, #624]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f003 0302 	and.w	r3, r3, #2
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d00a      	beq.n	800c5e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c5cc:	4b97      	ldr	r3, [pc, #604]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5d2:	f023 020c 	bic.w	r2, r3, #12
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	689b      	ldr	r3, [r3, #8]
 800c5da:	4994      	ldr	r1, [pc, #592]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5dc:	4313      	orrs	r3, r2
 800c5de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f003 0304 	and.w	r3, r3, #4
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d00a      	beq.n	800c604 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c5ee:	4b8f      	ldr	r3, [pc, #572]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	498b      	ldr	r1, [pc, #556]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c5fe:	4313      	orrs	r3, r2
 800c600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f003 0308 	and.w	r3, r3, #8
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d00a      	beq.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c610:	4b86      	ldr	r3, [pc, #536]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c616:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	691b      	ldr	r3, [r3, #16]
 800c61e:	4983      	ldr	r1, [pc, #524]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c620:	4313      	orrs	r3, r2
 800c622:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f003 0320 	and.w	r3, r3, #32
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00a      	beq.n	800c648 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c632:	4b7e      	ldr	r3, [pc, #504]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c638:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	695b      	ldr	r3, [r3, #20]
 800c640:	497a      	ldr	r1, [pc, #488]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c642:	4313      	orrs	r3, r2
 800c644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c650:	2b00      	cmp	r3, #0
 800c652:	d00a      	beq.n	800c66a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c654:	4b75      	ldr	r3, [pc, #468]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c65a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	699b      	ldr	r3, [r3, #24]
 800c662:	4972      	ldr	r1, [pc, #456]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c664:	4313      	orrs	r3, r2
 800c666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c672:	2b00      	cmp	r3, #0
 800c674:	d00a      	beq.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c676:	4b6d      	ldr	r3, [pc, #436]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c67c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	69db      	ldr	r3, [r3, #28]
 800c684:	4969      	ldr	r1, [pc, #420]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c686:	4313      	orrs	r3, r2
 800c688:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c694:	2b00      	cmp	r3, #0
 800c696:	d00a      	beq.n	800c6ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c698:	4b64      	ldr	r3, [pc, #400]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c69a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c69e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6a1b      	ldr	r3, [r3, #32]
 800c6a6:	4961      	ldr	r1, [pc, #388]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6a8:	4313      	orrs	r3, r2
 800c6aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d00a      	beq.n	800c6d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c6ba:	4b5c      	ldr	r3, [pc, #368]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6c8:	4958      	ldr	r1, [pc, #352]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d015      	beq.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c6dc:	4b53      	ldr	r3, [pc, #332]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6ea:	4950      	ldr	r1, [pc, #320]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6fa:	d105      	bne.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c6fc:	4b4b      	ldr	r3, [pc, #300]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	4a4a      	ldr	r2, [pc, #296]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c702:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c706:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c710:	2b00      	cmp	r3, #0
 800c712:	d015      	beq.n	800c740 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c714:	4b45      	ldr	r3, [pc, #276]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c71a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c722:	4942      	ldr	r1, [pc, #264]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c724:	4313      	orrs	r3, r2
 800c726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c72e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c732:	d105      	bne.n	800c740 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c734:	4b3d      	ldr	r3, [pc, #244]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c736:	68db      	ldr	r3, [r3, #12]
 800c738:	4a3c      	ldr	r2, [pc, #240]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c73a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c73e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d015      	beq.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c74c:	4b37      	ldr	r3, [pc, #220]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c74e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c752:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c75a:	4934      	ldr	r1, [pc, #208]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c75c:	4313      	orrs	r3, r2
 800c75e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c76a:	d105      	bne.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c76c:	4b2f      	ldr	r3, [pc, #188]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c76e:	68db      	ldr	r3, [r3, #12]
 800c770:	4a2e      	ldr	r2, [pc, #184]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c776:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c780:	2b00      	cmp	r3, #0
 800c782:	d015      	beq.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c784:	4b29      	ldr	r3, [pc, #164]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c78a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c792:	4926      	ldr	r1, [pc, #152]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c794:	4313      	orrs	r3, r2
 800c796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c79e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c7a2:	d105      	bne.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c7a4:	4b21      	ldr	r3, [pc, #132]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	4a20      	ldr	r2, [pc, #128]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c7ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d015      	beq.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c7bc:	4b1b      	ldr	r3, [pc, #108]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7ca:	4918      	ldr	r1, [pc, #96]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c7da:	d105      	bne.n	800c7e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c7dc:	4b13      	ldr	r3, [pc, #76]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7de:	68db      	ldr	r3, [r3, #12]
 800c7e0:	4a12      	ldr	r2, [pc, #72]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c7e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d015      	beq.n	800c820 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c7f4:	4b0d      	ldr	r3, [pc, #52]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c7f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c7fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c802:	490a      	ldr	r1, [pc, #40]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c804:	4313      	orrs	r3, r2
 800c806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c80e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c812:	d105      	bne.n	800c820 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c814:	4b05      	ldr	r3, [pc, #20]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	4a04      	ldr	r2, [pc, #16]	@ (800c82c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c81a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c81e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c820:	7cbb      	ldrb	r3, [r7, #18]
}
 800c822:	4618      	mov	r0, r3
 800c824:	3718      	adds	r7, #24
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
 800c82a:	bf00      	nop
 800c82c:	40021000 	.word	0x40021000

0800c830 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d101      	bne.n	800c842 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c83e:	2301      	movs	r3, #1
 800c840:	e09d      	b.n	800c97e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c846:	2b00      	cmp	r3, #0
 800c848:	d108      	bne.n	800c85c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c852:	d009      	beq.n	800c868 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2200      	movs	r2, #0
 800c858:	61da      	str	r2, [r3, #28]
 800c85a:	e005      	b.n	800c868 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2200      	movs	r2, #0
 800c860:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2200      	movs	r2, #0
 800c866:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2200      	movs	r2, #0
 800c86c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c874:	b2db      	uxtb	r3, r3
 800c876:	2b00      	cmp	r3, #0
 800c878:	d106      	bne.n	800c888 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f7f7 f96e 	bl	8003b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c89e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c8a8:	d902      	bls.n	800c8b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	60fb      	str	r3, [r7, #12]
 800c8ae:	e002      	b.n	800c8b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c8b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c8b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	68db      	ldr	r3, [r3, #12]
 800c8ba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c8be:	d007      	beq.n	800c8d0 <HAL_SPI_Init+0xa0>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	68db      	ldr	r3, [r3, #12]
 800c8c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c8c8:	d002      	beq.n	800c8d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	689b      	ldr	r3, [r3, #8]
 800c8dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c8e0:	431a      	orrs	r2, r3
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	691b      	ldr	r3, [r3, #16]
 800c8e6:	f003 0302 	and.w	r3, r3, #2
 800c8ea:	431a      	orrs	r2, r3
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	695b      	ldr	r3, [r3, #20]
 800c8f0:	f003 0301 	and.w	r3, r3, #1
 800c8f4:	431a      	orrs	r2, r3
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	699b      	ldr	r3, [r3, #24]
 800c8fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c8fe:	431a      	orrs	r2, r3
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	69db      	ldr	r3, [r3, #28]
 800c904:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c908:	431a      	orrs	r2, r3
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	6a1b      	ldr	r3, [r3, #32]
 800c90e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c912:	ea42 0103 	orr.w	r1, r2, r3
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c91a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	430a      	orrs	r2, r1
 800c924:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	699b      	ldr	r3, [r3, #24]
 800c92a:	0c1b      	lsrs	r3, r3, #16
 800c92c:	f003 0204 	and.w	r2, r3, #4
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c934:	f003 0310 	and.w	r3, r3, #16
 800c938:	431a      	orrs	r2, r3
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c93e:	f003 0308 	and.w	r3, r3, #8
 800c942:	431a      	orrs	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	68db      	ldr	r3, [r3, #12]
 800c948:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c94c:	ea42 0103 	orr.w	r1, r2, r3
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	430a      	orrs	r2, r1
 800c95c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	69da      	ldr	r2, [r3, #28]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c96c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2200      	movs	r2, #0
 800c972:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2201      	movs	r2, #1
 800c978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c97c:	2300      	movs	r3, #0
}
 800c97e:	4618      	mov	r0, r3
 800c980:	3710      	adds	r7, #16
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}

0800c986 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c986:	b580      	push	{r7, lr}
 800c988:	b082      	sub	sp, #8
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d101      	bne.n	800c998 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c994:	2301      	movs	r3, #1
 800c996:	e042      	b.n	800ca1e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d106      	bne.n	800c9b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f7f7 f93a 	bl	8003c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2224      	movs	r2, #36	@ 0x24
 800c9b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	681a      	ldr	r2, [r3, #0]
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f022 0201 	bic.w	r2, r2, #1
 800c9c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d002      	beq.n	800c9d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f000 fedf 	bl	800d794 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f000 fc10 	bl	800d1fc <UART_SetConfig>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	2b01      	cmp	r3, #1
 800c9e0:	d101      	bne.n	800c9e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	e01b      	b.n	800ca1e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	685a      	ldr	r2, [r3, #4]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c9f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	689a      	ldr	r2, [r3, #8]
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ca04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f042 0201 	orr.w	r2, r2, #1
 800ca14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f000 ff5e 	bl	800d8d8 <UART_CheckIdleState>
 800ca1c:	4603      	mov	r3, r0
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3708      	adds	r7, #8
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
	...

0800ca28 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b08a      	sub	sp, #40	@ 0x28
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	60f8      	str	r0, [r7, #12]
 800ca30:	60b9      	str	r1, [r7, #8]
 800ca32:	4613      	mov	r3, r2
 800ca34:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca3c:	2b20      	cmp	r3, #32
 800ca3e:	d167      	bne.n	800cb10 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d002      	beq.n	800ca4c <HAL_UART_Transmit_DMA+0x24>
 800ca46:	88fb      	ldrh	r3, [r7, #6]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d101      	bne.n	800ca50 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e060      	b.n	800cb12 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	68ba      	ldr	r2, [r7, #8]
 800ca54:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	88fa      	ldrh	r2, [r7, #6]
 800ca5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	88fa      	ldrh	r2, [r7, #6]
 800ca62:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	2221      	movs	r2, #33	@ 0x21
 800ca72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d028      	beq.n	800cad0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca82:	4a26      	ldr	r2, [pc, #152]	@ (800cb1c <HAL_UART_Transmit_DMA+0xf4>)
 800ca84:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca8a:	4a25      	ldr	r2, [pc, #148]	@ (800cb20 <HAL_UART_Transmit_DMA+0xf8>)
 800ca8c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca92:	4a24      	ldr	r2, [pc, #144]	@ (800cb24 <HAL_UART_Transmit_DMA+0xfc>)
 800ca94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800caa6:	4619      	mov	r1, r3
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	3328      	adds	r3, #40	@ 0x28
 800caae:	461a      	mov	r2, r3
 800cab0:	88fb      	ldrh	r3, [r7, #6]
 800cab2:	f7fb fe5f 	bl	8008774 <HAL_DMA_Start_IT>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d009      	beq.n	800cad0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2210      	movs	r2, #16
 800cac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2220      	movs	r2, #32
 800cac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800cacc:	2301      	movs	r3, #1
 800cace:	e020      	b.n	800cb12 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	2240      	movs	r2, #64	@ 0x40
 800cad6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	3308      	adds	r3, #8
 800cade:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	e853 3f00 	ldrex	r3, [r3]
 800cae6:	613b      	str	r3, [r7, #16]
   return(result);
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800caee:	627b      	str	r3, [r7, #36]	@ 0x24
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	3308      	adds	r3, #8
 800caf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800caf8:	623a      	str	r2, [r7, #32]
 800cafa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cafc:	69f9      	ldr	r1, [r7, #28]
 800cafe:	6a3a      	ldr	r2, [r7, #32]
 800cb00:	e841 2300 	strex	r3, r2, [r1]
 800cb04:	61bb      	str	r3, [r7, #24]
   return(result);
 800cb06:	69bb      	ldr	r3, [r7, #24]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d1e5      	bne.n	800cad8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	e000      	b.n	800cb12 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800cb10:	2302      	movs	r3, #2
  }
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3728      	adds	r7, #40	@ 0x28
 800cb16:	46bd      	mov	sp, r7
 800cb18:	bd80      	pop	{r7, pc}
 800cb1a:	bf00      	nop
 800cb1c:	0800dda3 	.word	0x0800dda3
 800cb20:	0800de3d 	.word	0x0800de3d
 800cb24:	0800dfc3 	.word	0x0800dfc3

0800cb28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b0ba      	sub	sp, #232	@ 0xe8
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	69db      	ldr	r3, [r3, #28]
 800cb36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	689b      	ldr	r3, [r3, #8]
 800cb4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cb4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800cb52:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cb56:	4013      	ands	r3, r2
 800cb58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800cb5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d11b      	bne.n	800cb9c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cb64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb68:	f003 0320 	and.w	r3, r3, #32
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d015      	beq.n	800cb9c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cb70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb74:	f003 0320 	and.w	r3, r3, #32
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d105      	bne.n	800cb88 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cb7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d009      	beq.n	800cb9c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	f000 8300 	beq.w	800d192 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	4798      	blx	r3
      }
      return;
 800cb9a:	e2fa      	b.n	800d192 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cb9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 8123 	beq.w	800cdec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cba6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cbaa:	4b8d      	ldr	r3, [pc, #564]	@ (800cde0 <HAL_UART_IRQHandler+0x2b8>)
 800cbac:	4013      	ands	r3, r2
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d106      	bne.n	800cbc0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cbb2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800cbb6:	4b8b      	ldr	r3, [pc, #556]	@ (800cde4 <HAL_UART_IRQHandler+0x2bc>)
 800cbb8:	4013      	ands	r3, r2
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f000 8116 	beq.w	800cdec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cbc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbc4:	f003 0301 	and.w	r3, r3, #1
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d011      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xc8>
 800cbcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d00b      	beq.n	800cbf0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbe6:	f043 0201 	orr.w	r2, r3, #1
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cbf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbf4:	f003 0302 	and.w	r3, r3, #2
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d011      	beq.n	800cc20 <HAL_UART_IRQHandler+0xf8>
 800cbfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc00:	f003 0301 	and.w	r3, r3, #1
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00b      	beq.n	800cc20 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2202      	movs	r2, #2
 800cc0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc16:	f043 0204 	orr.w	r2, r3, #4
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc24:	f003 0304 	and.w	r3, r3, #4
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d011      	beq.n	800cc50 <HAL_UART_IRQHandler+0x128>
 800cc2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc30:	f003 0301 	and.w	r3, r3, #1
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d00b      	beq.n	800cc50 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2204      	movs	r2, #4
 800cc3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc46:	f043 0202 	orr.w	r2, r3, #2
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800cc50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc54:	f003 0308 	and.w	r3, r3, #8
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d017      	beq.n	800cc8c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cc5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc60:	f003 0320 	and.w	r3, r3, #32
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d105      	bne.n	800cc74 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800cc68:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cc6c:	4b5c      	ldr	r3, [pc, #368]	@ (800cde0 <HAL_UART_IRQHandler+0x2b8>)
 800cc6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d00b      	beq.n	800cc8c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	2208      	movs	r2, #8
 800cc7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc82:	f043 0208 	orr.w	r2, r3, #8
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800cc8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d012      	beq.n	800ccbe <HAL_UART_IRQHandler+0x196>
 800cc98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d00c      	beq.n	800ccbe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ccac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccb4:	f043 0220 	orr.w	r2, r3, #32
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	f000 8266 	beq.w	800d196 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ccca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccce:	f003 0320 	and.w	r3, r3, #32
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d013      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ccd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccda:	f003 0320 	and.w	r3, r3, #32
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d105      	bne.n	800ccee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cce2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cce6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d007      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d003      	beq.n	800ccfe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd12:	2b40      	cmp	r3, #64	@ 0x40
 800cd14:	d005      	beq.n	800cd22 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cd1a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d054      	beq.n	800cdcc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 ffd7 	bl	800dcd6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	689b      	ldr	r3, [r3, #8]
 800cd2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd32:	2b40      	cmp	r3, #64	@ 0x40
 800cd34:	d146      	bne.n	800cdc4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	3308      	adds	r3, #8
 800cd3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cd44:	e853 3f00 	ldrex	r3, [r3]
 800cd48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cd4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3308      	adds	r3, #8
 800cd5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cd62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cd66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cd6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cd72:	e841 2300 	strex	r3, r2, [r1]
 800cd76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cd7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d1d9      	bne.n	800cd36 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d017      	beq.n	800cdbc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd92:	4a15      	ldr	r2, [pc, #84]	@ (800cde8 <HAL_UART_IRQHandler+0x2c0>)
 800cd94:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	f7fb fdbd 	bl	800891c <HAL_DMA_Abort_IT>
 800cda2:	4603      	mov	r3, r0
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d019      	beq.n	800cddc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cdb6:	4610      	mov	r0, r2
 800cdb8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdba:	e00f      	b.n	800cddc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f7f9 f8a7 	bl	8005f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdc2:	e00b      	b.n	800cddc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f7f9 f8a3 	bl	8005f10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cdca:	e007      	b.n	800cddc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cdcc:	6878      	ldr	r0, [r7, #4]
 800cdce:	f7f9 f89f 	bl	8005f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800cdda:	e1dc      	b.n	800d196 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cddc:	bf00      	nop
    return;
 800cdde:	e1da      	b.n	800d196 <HAL_UART_IRQHandler+0x66e>
 800cde0:	10000001 	.word	0x10000001
 800cde4:	04000120 	.word	0x04000120
 800cde8:	0800e043 	.word	0x0800e043

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	f040 8170 	bne.w	800d0d6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cdf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdfa:	f003 0310 	and.w	r3, r3, #16
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	f000 8169 	beq.w	800d0d6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ce04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce08:	f003 0310 	and.w	r3, r3, #16
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	f000 8162 	beq.w	800d0d6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	2210      	movs	r2, #16
 800ce18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce24:	2b40      	cmp	r3, #64	@ 0x40
 800ce26:	f040 80d8 	bne.w	800cfda <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	685b      	ldr	r3, [r3, #4]
 800ce34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ce38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	f000 80af 	beq.w	800cfa0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce4c:	429a      	cmp	r2, r3
 800ce4e:	f080 80a7 	bcs.w	800cfa0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ce58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f003 0320 	and.w	r3, r3, #32
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	f040 8087 	bne.w	800cf7e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ce7c:	e853 3f00 	ldrex	r3, [r3]
 800ce80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ce84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ce88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	461a      	mov	r2, r3
 800ce96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ce9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ce9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cea2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cea6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ceaa:	e841 2300 	strex	r3, r2, [r1]
 800ceae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ceb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d1da      	bne.n	800ce70 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	3308      	adds	r3, #8
 800cec0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cec2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cec4:	e853 3f00 	ldrex	r3, [r3]
 800cec8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ceca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cecc:	f023 0301 	bic.w	r3, r3, #1
 800ced0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	3308      	adds	r3, #8
 800ceda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cede:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cee2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cee4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cee6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ceea:	e841 2300 	strex	r3, r2, [r1]
 800ceee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cef0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d1e1      	bne.n	800ceba <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	3308      	adds	r3, #8
 800cefc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cefe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf00:	e853 3f00 	ldrex	r3, [r3]
 800cf04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cf06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	3308      	adds	r3, #8
 800cf16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800cf1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cf1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cf20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cf22:	e841 2300 	strex	r3, r2, [r1]
 800cf26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cf28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d1e3      	bne.n	800cef6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	2220      	movs	r2, #32
 800cf32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	2200      	movs	r2, #0
 800cf3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf44:	e853 3f00 	ldrex	r3, [r3]
 800cf48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cf4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf4c:	f023 0310 	bic.w	r3, r3, #16
 800cf50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	461a      	mov	r2, r3
 800cf5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cf64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf66:	e841 2300 	strex	r3, r2, [r1]
 800cf6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cf6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d1e4      	bne.n	800cf3c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fb fc76 	bl	800886a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2202      	movs	r2, #2
 800cf82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf90:	b29b      	uxth	r3, r3
 800cf92:	1ad3      	subs	r3, r2, r3
 800cf94:	b29b      	uxth	r3, r3
 800cf96:	4619      	mov	r1, r3
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f7f8 fe75 	bl	8005c88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cf9e:	e0fc      	b.n	800d19a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cfa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	f040 80f5 	bne.w	800d19a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f003 0320 	and.w	r3, r3, #32
 800cfbe:	2b20      	cmp	r3, #32
 800cfc0:	f040 80eb 	bne.w	800d19a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2202      	movs	r2, #2
 800cfc8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	f7f8 fe58 	bl	8005c88 <HAL_UARTEx_RxEventCallback>
      return;
 800cfd8:	e0df      	b.n	800d19a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	1ad3      	subs	r3, r2, r3
 800cfea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cff4:	b29b      	uxth	r3, r3
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	f000 80d1 	beq.w	800d19e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800cffc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d000:	2b00      	cmp	r3, #0
 800d002:	f000 80cc 	beq.w	800d19e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d00c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d00e:	e853 3f00 	ldrex	r3, [r3]
 800d012:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d016:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d01a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	461a      	mov	r2, r3
 800d024:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d028:	647b      	str	r3, [r7, #68]	@ 0x44
 800d02a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d02c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d02e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d030:	e841 2300 	strex	r3, r2, [r1]
 800d034:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d1e4      	bne.n	800d006 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	3308      	adds	r3, #8
 800d042:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d046:	e853 3f00 	ldrex	r3, [r3]
 800d04a:	623b      	str	r3, [r7, #32]
   return(result);
 800d04c:	6a3b      	ldr	r3, [r7, #32]
 800d04e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d052:	f023 0301 	bic.w	r3, r3, #1
 800d056:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	3308      	adds	r3, #8
 800d060:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d064:	633a      	str	r2, [r7, #48]	@ 0x30
 800d066:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d068:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d06a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d06c:	e841 2300 	strex	r3, r2, [r1]
 800d070:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d074:	2b00      	cmp	r3, #0
 800d076:	d1e1      	bne.n	800d03c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2220      	movs	r2, #32
 800d07c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2200      	movs	r2, #0
 800d084:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2200      	movs	r2, #0
 800d08a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	e853 3f00 	ldrex	r3, [r3]
 800d098:	60fb      	str	r3, [r7, #12]
   return(result);
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	f023 0310 	bic.w	r3, r3, #16
 800d0a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d0ae:	61fb      	str	r3, [r7, #28]
 800d0b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b2:	69b9      	ldr	r1, [r7, #24]
 800d0b4:	69fa      	ldr	r2, [r7, #28]
 800d0b6:	e841 2300 	strex	r3, r2, [r1]
 800d0ba:	617b      	str	r3, [r7, #20]
   return(result);
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d1e4      	bne.n	800d08c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2202      	movs	r2, #2
 800d0c6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d0c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	6878      	ldr	r0, [r7, #4]
 800d0d0:	f7f8 fdda 	bl	8005c88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d0d4:	e063      	b.n	800d19e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d0d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d0da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d00e      	beq.n	800d100 <HAL_UART_IRQHandler+0x5d8>
 800d0e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d0e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d008      	beq.n	800d100 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d0f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f000 ffdf 	bl	800e0bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d0fe:	e051      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d014      	beq.n	800d136 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d10c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d114:	2b00      	cmp	r3, #0
 800d116:	d105      	bne.n	800d124 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d118:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d11c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d120:	2b00      	cmp	r3, #0
 800d122:	d008      	beq.n	800d136 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d03a      	beq.n	800d1a2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	4798      	blx	r3
    }
    return;
 800d134:	e035      	b.n	800d1a2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d13a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d009      	beq.n	800d156 <HAL_UART_IRQHandler+0x62e>
 800d142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d003      	beq.n	800d156 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f000 ff89 	bl	800e066 <UART_EndTransmit_IT>
    return;
 800d154:	e026      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d15a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d009      	beq.n	800d176 <HAL_UART_IRQHandler+0x64e>
 800d162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d166:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d003      	beq.n	800d176 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 ffb8 	bl	800e0e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d174:	e016      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d17a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d010      	beq.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
 800d182:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d186:	2b00      	cmp	r3, #0
 800d188:	da0c      	bge.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f000 ffa0 	bl	800e0d0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d190:	e008      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800d192:	bf00      	nop
 800d194:	e006      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
    return;
 800d196:	bf00      	nop
 800d198:	e004      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800d19a:	bf00      	nop
 800d19c:	e002      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800d19e:	bf00      	nop
 800d1a0:	e000      	b.n	800d1a4 <HAL_UART_IRQHandler+0x67c>
    return;
 800d1a2:	bf00      	nop
  }
}
 800d1a4:	37e8      	adds	r7, #232	@ 0xe8
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	bd80      	pop	{r7, pc}
 800d1aa:	bf00      	nop

0800d1ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d1b4:	bf00      	nop
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d1c8:	bf00      	nop
 800d1ca:	370c      	adds	r7, #12
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b083      	sub	sp, #12
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800d1dc:	bf00      	nop
 800d1de:	370c      	adds	r7, #12
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr

0800d1e8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b083      	sub	sp, #12
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d1f0:	bf00      	nop
 800d1f2:	370c      	adds	r7, #12
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fa:	4770      	bx	lr

0800d1fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d1fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d200:	b08c      	sub	sp, #48	@ 0x30
 800d202:	af00      	add	r7, sp, #0
 800d204:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d206:	2300      	movs	r3, #0
 800d208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	689a      	ldr	r2, [r3, #8]
 800d210:	697b      	ldr	r3, [r7, #20]
 800d212:	691b      	ldr	r3, [r3, #16]
 800d214:	431a      	orrs	r2, r3
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	695b      	ldr	r3, [r3, #20]
 800d21a:	431a      	orrs	r2, r3
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	69db      	ldr	r3, [r3, #28]
 800d220:	4313      	orrs	r3, r2
 800d222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	4bab      	ldr	r3, [pc, #684]	@ (800d4d8 <UART_SetConfig+0x2dc>)
 800d22c:	4013      	ands	r3, r2
 800d22e:	697a      	ldr	r2, [r7, #20]
 800d230:	6812      	ldr	r2, [r2, #0]
 800d232:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d234:	430b      	orrs	r3, r1
 800d236:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	68da      	ldr	r2, [r3, #12]
 800d246:	697b      	ldr	r3, [r7, #20]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	430a      	orrs	r2, r1
 800d24c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	699b      	ldr	r3, [r3, #24]
 800d252:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	4aa0      	ldr	r2, [pc, #640]	@ (800d4dc <UART_SetConfig+0x2e0>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d004      	beq.n	800d268 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	6a1b      	ldr	r3, [r3, #32]
 800d262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d264:	4313      	orrs	r3, r2
 800d266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d268:	697b      	ldr	r3, [r7, #20]
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	689b      	ldr	r3, [r3, #8]
 800d26e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d272:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d276:	697a      	ldr	r2, [r7, #20]
 800d278:	6812      	ldr	r2, [r2, #0]
 800d27a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d27c:	430b      	orrs	r3, r1
 800d27e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d286:	f023 010f 	bic.w	r1, r3, #15
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	430a      	orrs	r2, r1
 800d294:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	4a91      	ldr	r2, [pc, #580]	@ (800d4e0 <UART_SetConfig+0x2e4>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d125      	bne.n	800d2ec <UART_SetConfig+0xf0>
 800d2a0:	4b90      	ldr	r3, [pc, #576]	@ (800d4e4 <UART_SetConfig+0x2e8>)
 800d2a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2a6:	f003 0303 	and.w	r3, r3, #3
 800d2aa:	2b03      	cmp	r3, #3
 800d2ac:	d81a      	bhi.n	800d2e4 <UART_SetConfig+0xe8>
 800d2ae:	a201      	add	r2, pc, #4	@ (adr r2, 800d2b4 <UART_SetConfig+0xb8>)
 800d2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2b4:	0800d2c5 	.word	0x0800d2c5
 800d2b8:	0800d2d5 	.word	0x0800d2d5
 800d2bc:	0800d2cd 	.word	0x0800d2cd
 800d2c0:	0800d2dd 	.word	0x0800d2dd
 800d2c4:	2301      	movs	r3, #1
 800d2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2ca:	e0d6      	b.n	800d47a <UART_SetConfig+0x27e>
 800d2cc:	2302      	movs	r3, #2
 800d2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2d2:	e0d2      	b.n	800d47a <UART_SetConfig+0x27e>
 800d2d4:	2304      	movs	r3, #4
 800d2d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2da:	e0ce      	b.n	800d47a <UART_SetConfig+0x27e>
 800d2dc:	2308      	movs	r3, #8
 800d2de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2e2:	e0ca      	b.n	800d47a <UART_SetConfig+0x27e>
 800d2e4:	2310      	movs	r3, #16
 800d2e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2ea:	e0c6      	b.n	800d47a <UART_SetConfig+0x27e>
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	4a7d      	ldr	r2, [pc, #500]	@ (800d4e8 <UART_SetConfig+0x2ec>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d138      	bne.n	800d368 <UART_SetConfig+0x16c>
 800d2f6:	4b7b      	ldr	r3, [pc, #492]	@ (800d4e4 <UART_SetConfig+0x2e8>)
 800d2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2fc:	f003 030c 	and.w	r3, r3, #12
 800d300:	2b0c      	cmp	r3, #12
 800d302:	d82d      	bhi.n	800d360 <UART_SetConfig+0x164>
 800d304:	a201      	add	r2, pc, #4	@ (adr r2, 800d30c <UART_SetConfig+0x110>)
 800d306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d30a:	bf00      	nop
 800d30c:	0800d341 	.word	0x0800d341
 800d310:	0800d361 	.word	0x0800d361
 800d314:	0800d361 	.word	0x0800d361
 800d318:	0800d361 	.word	0x0800d361
 800d31c:	0800d351 	.word	0x0800d351
 800d320:	0800d361 	.word	0x0800d361
 800d324:	0800d361 	.word	0x0800d361
 800d328:	0800d361 	.word	0x0800d361
 800d32c:	0800d349 	.word	0x0800d349
 800d330:	0800d361 	.word	0x0800d361
 800d334:	0800d361 	.word	0x0800d361
 800d338:	0800d361 	.word	0x0800d361
 800d33c:	0800d359 	.word	0x0800d359
 800d340:	2300      	movs	r3, #0
 800d342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d346:	e098      	b.n	800d47a <UART_SetConfig+0x27e>
 800d348:	2302      	movs	r3, #2
 800d34a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d34e:	e094      	b.n	800d47a <UART_SetConfig+0x27e>
 800d350:	2304      	movs	r3, #4
 800d352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d356:	e090      	b.n	800d47a <UART_SetConfig+0x27e>
 800d358:	2308      	movs	r3, #8
 800d35a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d35e:	e08c      	b.n	800d47a <UART_SetConfig+0x27e>
 800d360:	2310      	movs	r3, #16
 800d362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d366:	e088      	b.n	800d47a <UART_SetConfig+0x27e>
 800d368:	697b      	ldr	r3, [r7, #20]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4a5f      	ldr	r2, [pc, #380]	@ (800d4ec <UART_SetConfig+0x2f0>)
 800d36e:	4293      	cmp	r3, r2
 800d370:	d125      	bne.n	800d3be <UART_SetConfig+0x1c2>
 800d372:	4b5c      	ldr	r3, [pc, #368]	@ (800d4e4 <UART_SetConfig+0x2e8>)
 800d374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d378:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d37c:	2b30      	cmp	r3, #48	@ 0x30
 800d37e:	d016      	beq.n	800d3ae <UART_SetConfig+0x1b2>
 800d380:	2b30      	cmp	r3, #48	@ 0x30
 800d382:	d818      	bhi.n	800d3b6 <UART_SetConfig+0x1ba>
 800d384:	2b20      	cmp	r3, #32
 800d386:	d00a      	beq.n	800d39e <UART_SetConfig+0x1a2>
 800d388:	2b20      	cmp	r3, #32
 800d38a:	d814      	bhi.n	800d3b6 <UART_SetConfig+0x1ba>
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d002      	beq.n	800d396 <UART_SetConfig+0x19a>
 800d390:	2b10      	cmp	r3, #16
 800d392:	d008      	beq.n	800d3a6 <UART_SetConfig+0x1aa>
 800d394:	e00f      	b.n	800d3b6 <UART_SetConfig+0x1ba>
 800d396:	2300      	movs	r3, #0
 800d398:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d39c:	e06d      	b.n	800d47a <UART_SetConfig+0x27e>
 800d39e:	2302      	movs	r3, #2
 800d3a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3a4:	e069      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3a6:	2304      	movs	r3, #4
 800d3a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3ac:	e065      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3ae:	2308      	movs	r3, #8
 800d3b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3b4:	e061      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3b6:	2310      	movs	r3, #16
 800d3b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3bc:	e05d      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4a4b      	ldr	r2, [pc, #300]	@ (800d4f0 <UART_SetConfig+0x2f4>)
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d125      	bne.n	800d414 <UART_SetConfig+0x218>
 800d3c8:	4b46      	ldr	r3, [pc, #280]	@ (800d4e4 <UART_SetConfig+0x2e8>)
 800d3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d3d2:	2bc0      	cmp	r3, #192	@ 0xc0
 800d3d4:	d016      	beq.n	800d404 <UART_SetConfig+0x208>
 800d3d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800d3d8:	d818      	bhi.n	800d40c <UART_SetConfig+0x210>
 800d3da:	2b80      	cmp	r3, #128	@ 0x80
 800d3dc:	d00a      	beq.n	800d3f4 <UART_SetConfig+0x1f8>
 800d3de:	2b80      	cmp	r3, #128	@ 0x80
 800d3e0:	d814      	bhi.n	800d40c <UART_SetConfig+0x210>
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d002      	beq.n	800d3ec <UART_SetConfig+0x1f0>
 800d3e6:	2b40      	cmp	r3, #64	@ 0x40
 800d3e8:	d008      	beq.n	800d3fc <UART_SetConfig+0x200>
 800d3ea:	e00f      	b.n	800d40c <UART_SetConfig+0x210>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3f2:	e042      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3f4:	2302      	movs	r3, #2
 800d3f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3fa:	e03e      	b.n	800d47a <UART_SetConfig+0x27e>
 800d3fc:	2304      	movs	r3, #4
 800d3fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d402:	e03a      	b.n	800d47a <UART_SetConfig+0x27e>
 800d404:	2308      	movs	r3, #8
 800d406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d40a:	e036      	b.n	800d47a <UART_SetConfig+0x27e>
 800d40c:	2310      	movs	r3, #16
 800d40e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d412:	e032      	b.n	800d47a <UART_SetConfig+0x27e>
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	4a30      	ldr	r2, [pc, #192]	@ (800d4dc <UART_SetConfig+0x2e0>)
 800d41a:	4293      	cmp	r3, r2
 800d41c:	d12a      	bne.n	800d474 <UART_SetConfig+0x278>
 800d41e:	4b31      	ldr	r3, [pc, #196]	@ (800d4e4 <UART_SetConfig+0x2e8>)
 800d420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d424:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d428:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d42c:	d01a      	beq.n	800d464 <UART_SetConfig+0x268>
 800d42e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d432:	d81b      	bhi.n	800d46c <UART_SetConfig+0x270>
 800d434:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d438:	d00c      	beq.n	800d454 <UART_SetConfig+0x258>
 800d43a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d43e:	d815      	bhi.n	800d46c <UART_SetConfig+0x270>
 800d440:	2b00      	cmp	r3, #0
 800d442:	d003      	beq.n	800d44c <UART_SetConfig+0x250>
 800d444:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d448:	d008      	beq.n	800d45c <UART_SetConfig+0x260>
 800d44a:	e00f      	b.n	800d46c <UART_SetConfig+0x270>
 800d44c:	2300      	movs	r3, #0
 800d44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d452:	e012      	b.n	800d47a <UART_SetConfig+0x27e>
 800d454:	2302      	movs	r3, #2
 800d456:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d45a:	e00e      	b.n	800d47a <UART_SetConfig+0x27e>
 800d45c:	2304      	movs	r3, #4
 800d45e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d462:	e00a      	b.n	800d47a <UART_SetConfig+0x27e>
 800d464:	2308      	movs	r3, #8
 800d466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d46a:	e006      	b.n	800d47a <UART_SetConfig+0x27e>
 800d46c:	2310      	movs	r3, #16
 800d46e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d472:	e002      	b.n	800d47a <UART_SetConfig+0x27e>
 800d474:	2310      	movs	r3, #16
 800d476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	4a17      	ldr	r2, [pc, #92]	@ (800d4dc <UART_SetConfig+0x2e0>)
 800d480:	4293      	cmp	r3, r2
 800d482:	f040 80a8 	bne.w	800d5d6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d486:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d48a:	2b08      	cmp	r3, #8
 800d48c:	d834      	bhi.n	800d4f8 <UART_SetConfig+0x2fc>
 800d48e:	a201      	add	r2, pc, #4	@ (adr r2, 800d494 <UART_SetConfig+0x298>)
 800d490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d494:	0800d4b9 	.word	0x0800d4b9
 800d498:	0800d4f9 	.word	0x0800d4f9
 800d49c:	0800d4c1 	.word	0x0800d4c1
 800d4a0:	0800d4f9 	.word	0x0800d4f9
 800d4a4:	0800d4c7 	.word	0x0800d4c7
 800d4a8:	0800d4f9 	.word	0x0800d4f9
 800d4ac:	0800d4f9 	.word	0x0800d4f9
 800d4b0:	0800d4f9 	.word	0x0800d4f9
 800d4b4:	0800d4cf 	.word	0x0800d4cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d4b8:	f7fe ff58 	bl	800c36c <HAL_RCC_GetPCLK1Freq>
 800d4bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d4be:	e021      	b.n	800d504 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d4f4 <UART_SetConfig+0x2f8>)
 800d4c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d4c4:	e01e      	b.n	800d504 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d4c6:	f7fe fee3 	bl	800c290 <HAL_RCC_GetSysClockFreq>
 800d4ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d4cc:	e01a      	b.n	800d504 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d4ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d4d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d4d4:	e016      	b.n	800d504 <UART_SetConfig+0x308>
 800d4d6:	bf00      	nop
 800d4d8:	cfff69f3 	.word	0xcfff69f3
 800d4dc:	40008000 	.word	0x40008000
 800d4e0:	40013800 	.word	0x40013800
 800d4e4:	40021000 	.word	0x40021000
 800d4e8:	40004400 	.word	0x40004400
 800d4ec:	40004800 	.word	0x40004800
 800d4f0:	40004c00 	.word	0x40004c00
 800d4f4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d502:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d506:	2b00      	cmp	r3, #0
 800d508:	f000 812a 	beq.w	800d760 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d510:	4a9e      	ldr	r2, [pc, #632]	@ (800d78c <UART_SetConfig+0x590>)
 800d512:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d516:	461a      	mov	r2, r3
 800d518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d51e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d520:	697b      	ldr	r3, [r7, #20]
 800d522:	685a      	ldr	r2, [r3, #4]
 800d524:	4613      	mov	r3, r2
 800d526:	005b      	lsls	r3, r3, #1
 800d528:	4413      	add	r3, r2
 800d52a:	69ba      	ldr	r2, [r7, #24]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d305      	bcc.n	800d53c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	685b      	ldr	r3, [r3, #4]
 800d534:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d536:	69ba      	ldr	r2, [r7, #24]
 800d538:	429a      	cmp	r2, r3
 800d53a:	d903      	bls.n	800d544 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800d53c:	2301      	movs	r3, #1
 800d53e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d542:	e10d      	b.n	800d760 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d546:	2200      	movs	r2, #0
 800d548:	60bb      	str	r3, [r7, #8]
 800d54a:	60fa      	str	r2, [r7, #12]
 800d54c:	697b      	ldr	r3, [r7, #20]
 800d54e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d550:	4a8e      	ldr	r2, [pc, #568]	@ (800d78c <UART_SetConfig+0x590>)
 800d552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d556:	b29b      	uxth	r3, r3
 800d558:	2200      	movs	r2, #0
 800d55a:	603b      	str	r3, [r7, #0]
 800d55c:	607a      	str	r2, [r7, #4]
 800d55e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d562:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d566:	f7f3 fb47 	bl	8000bf8 <__aeabi_uldivmod>
 800d56a:	4602      	mov	r2, r0
 800d56c:	460b      	mov	r3, r1
 800d56e:	4610      	mov	r0, r2
 800d570:	4619      	mov	r1, r3
 800d572:	f04f 0200 	mov.w	r2, #0
 800d576:	f04f 0300 	mov.w	r3, #0
 800d57a:	020b      	lsls	r3, r1, #8
 800d57c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d580:	0202      	lsls	r2, r0, #8
 800d582:	6979      	ldr	r1, [r7, #20]
 800d584:	6849      	ldr	r1, [r1, #4]
 800d586:	0849      	lsrs	r1, r1, #1
 800d588:	2000      	movs	r0, #0
 800d58a:	460c      	mov	r4, r1
 800d58c:	4605      	mov	r5, r0
 800d58e:	eb12 0804 	adds.w	r8, r2, r4
 800d592:	eb43 0905 	adc.w	r9, r3, r5
 800d596:	697b      	ldr	r3, [r7, #20]
 800d598:	685b      	ldr	r3, [r3, #4]
 800d59a:	2200      	movs	r2, #0
 800d59c:	469a      	mov	sl, r3
 800d59e:	4693      	mov	fp, r2
 800d5a0:	4652      	mov	r2, sl
 800d5a2:	465b      	mov	r3, fp
 800d5a4:	4640      	mov	r0, r8
 800d5a6:	4649      	mov	r1, r9
 800d5a8:	f7f3 fb26 	bl	8000bf8 <__aeabi_uldivmod>
 800d5ac:	4602      	mov	r2, r0
 800d5ae:	460b      	mov	r3, r1
 800d5b0:	4613      	mov	r3, r2
 800d5b2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d5b4:	6a3b      	ldr	r3, [r7, #32]
 800d5b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d5ba:	d308      	bcc.n	800d5ce <UART_SetConfig+0x3d2>
 800d5bc:	6a3b      	ldr	r3, [r7, #32]
 800d5be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d5c2:	d204      	bcs.n	800d5ce <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	6a3a      	ldr	r2, [r7, #32]
 800d5ca:	60da      	str	r2, [r3, #12]
 800d5cc:	e0c8      	b.n	800d760 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d5d4:	e0c4      	b.n	800d760 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	69db      	ldr	r3, [r3, #28]
 800d5da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d5de:	d167      	bne.n	800d6b0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800d5e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d5e4:	2b08      	cmp	r3, #8
 800d5e6:	d828      	bhi.n	800d63a <UART_SetConfig+0x43e>
 800d5e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d5f0 <UART_SetConfig+0x3f4>)
 800d5ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ee:	bf00      	nop
 800d5f0:	0800d615 	.word	0x0800d615
 800d5f4:	0800d61d 	.word	0x0800d61d
 800d5f8:	0800d625 	.word	0x0800d625
 800d5fc:	0800d63b 	.word	0x0800d63b
 800d600:	0800d62b 	.word	0x0800d62b
 800d604:	0800d63b 	.word	0x0800d63b
 800d608:	0800d63b 	.word	0x0800d63b
 800d60c:	0800d63b 	.word	0x0800d63b
 800d610:	0800d633 	.word	0x0800d633
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d614:	f7fe feaa 	bl	800c36c <HAL_RCC_GetPCLK1Freq>
 800d618:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d61a:	e014      	b.n	800d646 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d61c:	f7fe febc 	bl	800c398 <HAL_RCC_GetPCLK2Freq>
 800d620:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d622:	e010      	b.n	800d646 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d624:	4b5a      	ldr	r3, [pc, #360]	@ (800d790 <UART_SetConfig+0x594>)
 800d626:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d628:	e00d      	b.n	800d646 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d62a:	f7fe fe31 	bl	800c290 <HAL_RCC_GetSysClockFreq>
 800d62e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d630:	e009      	b.n	800d646 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d632:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d636:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d638:	e005      	b.n	800d646 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d63a:	2300      	movs	r3, #0
 800d63c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d63e:	2301      	movs	r3, #1
 800d640:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d644:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f000 8089 	beq.w	800d760 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d652:	4a4e      	ldr	r2, [pc, #312]	@ (800d78c <UART_SetConfig+0x590>)
 800d654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d658:	461a      	mov	r2, r3
 800d65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d65c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d660:	005a      	lsls	r2, r3, #1
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	685b      	ldr	r3, [r3, #4]
 800d666:	085b      	lsrs	r3, r3, #1
 800d668:	441a      	add	r2, r3
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	685b      	ldr	r3, [r3, #4]
 800d66e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d672:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d674:	6a3b      	ldr	r3, [r7, #32]
 800d676:	2b0f      	cmp	r3, #15
 800d678:	d916      	bls.n	800d6a8 <UART_SetConfig+0x4ac>
 800d67a:	6a3b      	ldr	r3, [r7, #32]
 800d67c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d680:	d212      	bcs.n	800d6a8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d682:	6a3b      	ldr	r3, [r7, #32]
 800d684:	b29b      	uxth	r3, r3
 800d686:	f023 030f 	bic.w	r3, r3, #15
 800d68a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d68c:	6a3b      	ldr	r3, [r7, #32]
 800d68e:	085b      	lsrs	r3, r3, #1
 800d690:	b29b      	uxth	r3, r3
 800d692:	f003 0307 	and.w	r3, r3, #7
 800d696:	b29a      	uxth	r2, r3
 800d698:	8bfb      	ldrh	r3, [r7, #30]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d69e:	697b      	ldr	r3, [r7, #20]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	8bfa      	ldrh	r2, [r7, #30]
 800d6a4:	60da      	str	r2, [r3, #12]
 800d6a6:	e05b      	b.n	800d760 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d6ae:	e057      	b.n	800d760 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d6b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d6b4:	2b08      	cmp	r3, #8
 800d6b6:	d828      	bhi.n	800d70a <UART_SetConfig+0x50e>
 800d6b8:	a201      	add	r2, pc, #4	@ (adr r2, 800d6c0 <UART_SetConfig+0x4c4>)
 800d6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6be:	bf00      	nop
 800d6c0:	0800d6e5 	.word	0x0800d6e5
 800d6c4:	0800d6ed 	.word	0x0800d6ed
 800d6c8:	0800d6f5 	.word	0x0800d6f5
 800d6cc:	0800d70b 	.word	0x0800d70b
 800d6d0:	0800d6fb 	.word	0x0800d6fb
 800d6d4:	0800d70b 	.word	0x0800d70b
 800d6d8:	0800d70b 	.word	0x0800d70b
 800d6dc:	0800d70b 	.word	0x0800d70b
 800d6e0:	0800d703 	.word	0x0800d703
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d6e4:	f7fe fe42 	bl	800c36c <HAL_RCC_GetPCLK1Freq>
 800d6e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d6ea:	e014      	b.n	800d716 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d6ec:	f7fe fe54 	bl	800c398 <HAL_RCC_GetPCLK2Freq>
 800d6f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d6f2:	e010      	b.n	800d716 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d6f4:	4b26      	ldr	r3, [pc, #152]	@ (800d790 <UART_SetConfig+0x594>)
 800d6f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d6f8:	e00d      	b.n	800d716 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d6fa:	f7fe fdc9 	bl	800c290 <HAL_RCC_GetSysClockFreq>
 800d6fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d700:	e009      	b.n	800d716 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d702:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d706:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d708:	e005      	b.n	800d716 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d70a:	2300      	movs	r3, #0
 800d70c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d70e:	2301      	movs	r3, #1
 800d710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d714:	bf00      	nop
    }

    if (pclk != 0U)
 800d716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d021      	beq.n	800d760 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d720:	4a1a      	ldr	r2, [pc, #104]	@ (800d78c <UART_SetConfig+0x590>)
 800d722:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d726:	461a      	mov	r2, r3
 800d728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d72a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	685b      	ldr	r3, [r3, #4]
 800d732:	085b      	lsrs	r3, r3, #1
 800d734:	441a      	add	r2, r3
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	685b      	ldr	r3, [r3, #4]
 800d73a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d73e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d740:	6a3b      	ldr	r3, [r7, #32]
 800d742:	2b0f      	cmp	r3, #15
 800d744:	d909      	bls.n	800d75a <UART_SetConfig+0x55e>
 800d746:	6a3b      	ldr	r3, [r7, #32]
 800d748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d74c:	d205      	bcs.n	800d75a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d74e:	6a3b      	ldr	r3, [r7, #32]
 800d750:	b29a      	uxth	r2, r3
 800d752:	697b      	ldr	r3, [r7, #20]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	60da      	str	r2, [r3, #12]
 800d758:	e002      	b.n	800d760 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d75a:	2301      	movs	r3, #1
 800d75c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	2201      	movs	r2, #1
 800d764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	2201      	movs	r2, #1
 800d76c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	2200      	movs	r2, #0
 800d774:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	2200      	movs	r2, #0
 800d77a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d77c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d780:	4618      	mov	r0, r3
 800d782:	3730      	adds	r7, #48	@ 0x30
 800d784:	46bd      	mov	sp, r7
 800d786:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d78a:	bf00      	nop
 800d78c:	08016f5c 	.word	0x08016f5c
 800d790:	00f42400 	.word	0x00f42400

0800d794 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d794:	b480      	push	{r7}
 800d796:	b083      	sub	sp, #12
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7a0:	f003 0308 	and.w	r3, r3, #8
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d00a      	beq.n	800d7be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	430a      	orrs	r2, r1
 800d7bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7c2:	f003 0301 	and.w	r3, r3, #1
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d00a      	beq.n	800d7e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	430a      	orrs	r2, r1
 800d7de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7e4:	f003 0302 	and.w	r3, r3, #2
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d00a      	beq.n	800d802 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	685b      	ldr	r3, [r3, #4]
 800d7f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	430a      	orrs	r2, r1
 800d800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d806:	f003 0304 	and.w	r3, r3, #4
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d00a      	beq.n	800d824 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	685b      	ldr	r3, [r3, #4]
 800d814:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	430a      	orrs	r2, r1
 800d822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d828:	f003 0310 	and.w	r3, r3, #16
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d00a      	beq.n	800d846 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	430a      	orrs	r2, r1
 800d844:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d84a:	f003 0320 	and.w	r3, r3, #32
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d00a      	beq.n	800d868 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	430a      	orrs	r2, r1
 800d866:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d86c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d870:	2b00      	cmp	r3, #0
 800d872:	d01a      	beq.n	800d8aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	685b      	ldr	r3, [r3, #4]
 800d87a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	430a      	orrs	r2, r1
 800d888:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d88e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d892:	d10a      	bne.n	800d8aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	430a      	orrs	r2, r1
 800d8a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d00a      	beq.n	800d8cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	685b      	ldr	r3, [r3, #4]
 800d8bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	430a      	orrs	r2, r1
 800d8ca:	605a      	str	r2, [r3, #4]
  }
}
 800d8cc:	bf00      	nop
 800d8ce:	370c      	adds	r7, #12
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d6:	4770      	bx	lr

0800d8d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b098      	sub	sp, #96	@ 0x60
 800d8dc:	af02      	add	r7, sp, #8
 800d8de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d8e8:	f7f8 feb8 	bl	800665c <HAL_GetTick>
 800d8ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f003 0308 	and.w	r3, r3, #8
 800d8f8:	2b08      	cmp	r3, #8
 800d8fa:	d12f      	bne.n	800d95c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d8fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d900:	9300      	str	r3, [sp, #0]
 800d902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d904:	2200      	movs	r2, #0
 800d906:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f000 f88e 	bl	800da2c <UART_WaitOnFlagUntilTimeout>
 800d910:	4603      	mov	r3, r0
 800d912:	2b00      	cmp	r3, #0
 800d914:	d022      	beq.n	800d95c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d91e:	e853 3f00 	ldrex	r3, [r3]
 800d922:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d926:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d92a:	653b      	str	r3, [r7, #80]	@ 0x50
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	461a      	mov	r2, r3
 800d932:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d934:	647b      	str	r3, [r7, #68]	@ 0x44
 800d936:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d938:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d93a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d93c:	e841 2300 	strex	r3, r2, [r1]
 800d940:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d944:	2b00      	cmp	r3, #0
 800d946:	d1e6      	bne.n	800d916 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2220      	movs	r2, #32
 800d94c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2200      	movs	r2, #0
 800d954:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d958:	2303      	movs	r3, #3
 800d95a:	e063      	b.n	800da24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f003 0304 	and.w	r3, r3, #4
 800d966:	2b04      	cmp	r3, #4
 800d968:	d149      	bne.n	800d9fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d96a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d96e:	9300      	str	r3, [sp, #0]
 800d970:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d972:	2200      	movs	r2, #0
 800d974:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 f857 	bl	800da2c <UART_WaitOnFlagUntilTimeout>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d03c      	beq.n	800d9fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d98c:	e853 3f00 	ldrex	r3, [r3]
 800d990:	623b      	str	r3, [r7, #32]
   return(result);
 800d992:	6a3b      	ldr	r3, [r7, #32]
 800d994:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d998:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	461a      	mov	r2, r3
 800d9a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d9a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9aa:	e841 2300 	strex	r3, r2, [r1]
 800d9ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d1e6      	bne.n	800d984 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	3308      	adds	r3, #8
 800d9bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9be:	693b      	ldr	r3, [r7, #16]
 800d9c0:	e853 3f00 	ldrex	r3, [r3]
 800d9c4:	60fb      	str	r3, [r7, #12]
   return(result);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	f023 0301 	bic.w	r3, r3, #1
 800d9cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	3308      	adds	r3, #8
 800d9d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d9d6:	61fa      	str	r2, [r7, #28]
 800d9d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9da:	69b9      	ldr	r1, [r7, #24]
 800d9dc:	69fa      	ldr	r2, [r7, #28]
 800d9de:	e841 2300 	strex	r3, r2, [r1]
 800d9e2:	617b      	str	r3, [r7, #20]
   return(result);
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d1e5      	bne.n	800d9b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2220      	movs	r2, #32
 800d9ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9fa:	2303      	movs	r3, #3
 800d9fc:	e012      	b.n	800da24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2220      	movs	r2, #32
 800da02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2220      	movs	r2, #32
 800da0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2200      	movs	r2, #0
 800da12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2200      	movs	r2, #0
 800da18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	2200      	movs	r2, #0
 800da1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da22:	2300      	movs	r3, #0
}
 800da24:	4618      	mov	r0, r3
 800da26:	3758      	adds	r7, #88	@ 0x58
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b084      	sub	sp, #16
 800da30:	af00      	add	r7, sp, #0
 800da32:	60f8      	str	r0, [r7, #12]
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	603b      	str	r3, [r7, #0]
 800da38:	4613      	mov	r3, r2
 800da3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da3c:	e04f      	b.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da3e:	69bb      	ldr	r3, [r7, #24]
 800da40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da44:	d04b      	beq.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da46:	f7f8 fe09 	bl	800665c <HAL_GetTick>
 800da4a:	4602      	mov	r2, r0
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	1ad3      	subs	r3, r2, r3
 800da50:	69ba      	ldr	r2, [r7, #24]
 800da52:	429a      	cmp	r2, r3
 800da54:	d302      	bcc.n	800da5c <UART_WaitOnFlagUntilTimeout+0x30>
 800da56:	69bb      	ldr	r3, [r7, #24]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d101      	bne.n	800da60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800da5c:	2303      	movs	r3, #3
 800da5e:	e04e      	b.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f003 0304 	and.w	r3, r3, #4
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d037      	beq.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
 800da6e:	68bb      	ldr	r3, [r7, #8]
 800da70:	2b80      	cmp	r3, #128	@ 0x80
 800da72:	d034      	beq.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	2b40      	cmp	r3, #64	@ 0x40
 800da78:	d031      	beq.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	69db      	ldr	r3, [r3, #28]
 800da80:	f003 0308 	and.w	r3, r3, #8
 800da84:	2b08      	cmp	r3, #8
 800da86:	d110      	bne.n	800daaa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	2208      	movs	r2, #8
 800da8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800da90:	68f8      	ldr	r0, [r7, #12]
 800da92:	f000 f920 	bl	800dcd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	2208      	movs	r2, #8
 800da9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	2200      	movs	r2, #0
 800daa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800daa6:	2301      	movs	r3, #1
 800daa8:	e029      	b.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	69db      	ldr	r3, [r3, #28]
 800dab0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dab8:	d111      	bne.n	800dade <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dac2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dac4:	68f8      	ldr	r0, [r7, #12]
 800dac6:	f000 f906 	bl	800dcd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	2220      	movs	r2, #32
 800dace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2200      	movs	r2, #0
 800dad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800dada:	2303      	movs	r3, #3
 800dadc:	e00f      	b.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	69da      	ldr	r2, [r3, #28]
 800dae4:	68bb      	ldr	r3, [r7, #8]
 800dae6:	4013      	ands	r3, r2
 800dae8:	68ba      	ldr	r2, [r7, #8]
 800daea:	429a      	cmp	r2, r3
 800daec:	bf0c      	ite	eq
 800daee:	2301      	moveq	r3, #1
 800daf0:	2300      	movne	r3, #0
 800daf2:	b2db      	uxtb	r3, r3
 800daf4:	461a      	mov	r2, r3
 800daf6:	79fb      	ldrb	r3, [r7, #7]
 800daf8:	429a      	cmp	r2, r3
 800dafa:	d0a0      	beq.n	800da3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dafc:	2300      	movs	r3, #0
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3710      	adds	r7, #16
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
	...

0800db08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b096      	sub	sp, #88	@ 0x58
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	60f8      	str	r0, [r7, #12]
 800db10:	60b9      	str	r1, [r7, #8]
 800db12:	4613      	mov	r3, r2
 800db14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	68ba      	ldr	r2, [r7, #8]
 800db1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	88fa      	ldrh	r2, [r7, #6]
 800db20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	2200      	movs	r2, #0
 800db28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2222      	movs	r2, #34	@ 0x22
 800db30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d02d      	beq.n	800db9a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db44:	4a40      	ldr	r2, [pc, #256]	@ (800dc48 <UART_Start_Receive_DMA+0x140>)
 800db46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db4e:	4a3f      	ldr	r2, [pc, #252]	@ (800dc4c <UART_Start_Receive_DMA+0x144>)
 800db50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db58:	4a3d      	ldr	r2, [pc, #244]	@ (800dc50 <UART_Start_Receive_DMA+0x148>)
 800db5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db62:	2200      	movs	r2, #0
 800db64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	3324      	adds	r3, #36	@ 0x24
 800db72:	4619      	mov	r1, r3
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db78:	461a      	mov	r2, r3
 800db7a:	88fb      	ldrh	r3, [r7, #6]
 800db7c:	f7fa fdfa 	bl	8008774 <HAL_DMA_Start_IT>
 800db80:	4603      	mov	r3, r0
 800db82:	2b00      	cmp	r3, #0
 800db84:	d009      	beq.n	800db9a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2210      	movs	r2, #16
 800db8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	2220      	movs	r2, #32
 800db92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800db96:	2301      	movs	r3, #1
 800db98:	e051      	b.n	800dc3e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	691b      	ldr	r3, [r3, #16]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d018      	beq.n	800dbd4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbaa:	e853 3f00 	ldrex	r3, [r3]
 800dbae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dbb6:	657b      	str	r3, [r7, #84]	@ 0x54
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	461a      	mov	r2, r3
 800dbbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dbc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbc2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dbc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbc8:	e841 2300 	strex	r3, r2, [r1]
 800dbcc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800dbce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d1e6      	bne.n	800dba2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	3308      	adds	r3, #8
 800dbda:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbde:	e853 3f00 	ldrex	r3, [r3]
 800dbe2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe6:	f043 0301 	orr.w	r3, r3, #1
 800dbea:	653b      	str	r3, [r7, #80]	@ 0x50
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	3308      	adds	r3, #8
 800dbf2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dbf4:	637a      	str	r2, [r7, #52]	@ 0x34
 800dbf6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbf8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dbfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbfc:	e841 2300 	strex	r3, r2, [r1]
 800dc00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800dc02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d1e5      	bne.n	800dbd4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc10:	697b      	ldr	r3, [r7, #20]
 800dc12:	e853 3f00 	ldrex	r3, [r3]
 800dc16:	613b      	str	r3, [r7, #16]
   return(result);
 800dc18:	693b      	ldr	r3, [r7, #16]
 800dc1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	3308      	adds	r3, #8
 800dc26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dc28:	623a      	str	r2, [r7, #32]
 800dc2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc2c:	69f9      	ldr	r1, [r7, #28]
 800dc2e:	6a3a      	ldr	r2, [r7, #32]
 800dc30:	e841 2300 	strex	r3, r2, [r1]
 800dc34:	61bb      	str	r3, [r7, #24]
   return(result);
 800dc36:	69bb      	ldr	r3, [r7, #24]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d1e5      	bne.n	800dc08 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800dc3c:	2300      	movs	r3, #0
}
 800dc3e:	4618      	mov	r0, r3
 800dc40:	3758      	adds	r7, #88	@ 0x58
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	0800de59 	.word	0x0800de59
 800dc4c:	0800df85 	.word	0x0800df85
 800dc50:	0800dfc3 	.word	0x0800dfc3

0800dc54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b08f      	sub	sp, #60	@ 0x3c
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc62:	6a3b      	ldr	r3, [r7, #32]
 800dc64:	e853 3f00 	ldrex	r3, [r3]
 800dc68:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc6a:	69fb      	ldr	r3, [r7, #28]
 800dc6c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800dc70:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	461a      	mov	r2, r3
 800dc78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc7c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc82:	e841 2300 	strex	r3, r2, [r1]
 800dc86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d1e6      	bne.n	800dc5c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	3308      	adds	r3, #8
 800dc94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	e853 3f00 	ldrex	r3, [r3]
 800dc9c:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800dca4:	633b      	str	r3, [r7, #48]	@ 0x30
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	3308      	adds	r3, #8
 800dcac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcae:	61ba      	str	r2, [r7, #24]
 800dcb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcb2:	6979      	ldr	r1, [r7, #20]
 800dcb4:	69ba      	ldr	r2, [r7, #24]
 800dcb6:	e841 2300 	strex	r3, r2, [r1]
 800dcba:	613b      	str	r3, [r7, #16]
   return(result);
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1e5      	bne.n	800dc8e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2220      	movs	r2, #32
 800dcc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800dcca:	bf00      	nop
 800dccc:	373c      	adds	r7, #60	@ 0x3c
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr

0800dcd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dcd6:	b480      	push	{r7}
 800dcd8:	b095      	sub	sp, #84	@ 0x54
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dce6:	e853 3f00 	ldrex	r3, [r3]
 800dcea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dcec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dcf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dd02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd04:	e841 2300 	strex	r3, r2, [r1]
 800dd08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dd0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d1e6      	bne.n	800dcde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	3308      	adds	r3, #8
 800dd16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd18:	6a3b      	ldr	r3, [r7, #32]
 800dd1a:	e853 3f00 	ldrex	r3, [r3]
 800dd1e:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd20:	69fb      	ldr	r3, [r7, #28]
 800dd22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd26:	f023 0301 	bic.w	r3, r3, #1
 800dd2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	3308      	adds	r3, #8
 800dd32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dd36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd3c:	e841 2300 	strex	r3, r2, [r1]
 800dd40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d1e3      	bne.n	800dd10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd4c:	2b01      	cmp	r3, #1
 800dd4e:	d118      	bne.n	800dd82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	e853 3f00 	ldrex	r3, [r3]
 800dd5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	f023 0310 	bic.w	r3, r3, #16
 800dd64:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	461a      	mov	r2, r3
 800dd6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd6e:	61bb      	str	r3, [r7, #24]
 800dd70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd72:	6979      	ldr	r1, [r7, #20]
 800dd74:	69ba      	ldr	r2, [r7, #24]
 800dd76:	e841 2300 	strex	r3, r2, [r1]
 800dd7a:	613b      	str	r3, [r7, #16]
   return(result);
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d1e6      	bne.n	800dd50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2220      	movs	r2, #32
 800dd86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2200      	movs	r2, #0
 800dd94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dd96:	bf00      	nop
 800dd98:	3754      	adds	r7, #84	@ 0x54
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda0:	4770      	bx	lr

0800dda2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b090      	sub	sp, #64	@ 0x40
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	f003 0320 	and.w	r3, r3, #32
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d137      	bne.n	800de2e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ddbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ddc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	3308      	adds	r3, #8
 800ddcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddd0:	e853 3f00 	ldrex	r3, [r3]
 800ddd4:	623b      	str	r3, [r7, #32]
   return(result);
 800ddd6:	6a3b      	ldr	r3, [r7, #32]
 800ddd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ddde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	3308      	adds	r3, #8
 800dde4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dde6:	633a      	str	r2, [r7, #48]	@ 0x30
 800dde8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ddec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ddee:	e841 2300 	strex	r3, r2, [r1]
 800ddf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ddf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d1e5      	bne.n	800ddc6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ddfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	e853 3f00 	ldrex	r3, [r3]
 800de06:	60fb      	str	r3, [r7, #12]
   return(result);
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800de10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	461a      	mov	r2, r3
 800de16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de18:	61fb      	str	r3, [r7, #28]
 800de1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de1c:	69b9      	ldr	r1, [r7, #24]
 800de1e:	69fa      	ldr	r2, [r7, #28]
 800de20:	e841 2300 	strex	r3, r2, [r1]
 800de24:	617b      	str	r3, [r7, #20]
   return(result);
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d1e6      	bne.n	800ddfa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800de2c:	e002      	b.n	800de34 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800de2e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800de30:	f7ff f9bc 	bl	800d1ac <HAL_UART_TxCpltCallback>
}
 800de34:	bf00      	nop
 800de36:	3740      	adds	r7, #64	@ 0x40
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}

0800de3c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b084      	sub	sp, #16
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de48:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800de4a:	68f8      	ldr	r0, [r7, #12]
 800de4c:	f7ff f9b8 	bl	800d1c0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de50:	bf00      	nop
 800de52:	3710      	adds	r7, #16
 800de54:	46bd      	mov	sp, r7
 800de56:	bd80      	pop	{r7, pc}

0800de58 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b09c      	sub	sp, #112	@ 0x70
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de64:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f003 0320 	and.w	r3, r3, #32
 800de70:	2b00      	cmp	r3, #0
 800de72:	d171      	bne.n	800df58 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800de74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de76:	2200      	movs	r2, #0
 800de78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de84:	e853 3f00 	ldrex	r3, [r3]
 800de88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800de8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800de90:	66bb      	str	r3, [r7, #104]	@ 0x68
 800de92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	461a      	mov	r2, r3
 800de98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800de9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800de9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800dea0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dea2:	e841 2300 	strex	r3, r2, [r1]
 800dea6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800dea8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d1e6      	bne.n	800de7c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800deae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	3308      	adds	r3, #8
 800deb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb8:	e853 3f00 	ldrex	r3, [r3]
 800debc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800debe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dec0:	f023 0301 	bic.w	r3, r3, #1
 800dec4:	667b      	str	r3, [r7, #100]	@ 0x64
 800dec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	3308      	adds	r3, #8
 800decc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dece:	647a      	str	r2, [r7, #68]	@ 0x44
 800ded0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ded2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ded4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ded6:	e841 2300 	strex	r3, r2, [r1]
 800deda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dedc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d1e5      	bne.n	800deae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	3308      	adds	r3, #8
 800dee8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deec:	e853 3f00 	ldrex	r3, [r3]
 800def0:	623b      	str	r3, [r7, #32]
   return(result);
 800def2:	6a3b      	ldr	r3, [r7, #32]
 800def4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800def8:	663b      	str	r3, [r7, #96]	@ 0x60
 800defa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	3308      	adds	r3, #8
 800df00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800df02:	633a      	str	r2, [r7, #48]	@ 0x30
 800df04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800df08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df0a:	e841 2300 	strex	r3, r2, [r1]
 800df0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800df10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df12:	2b00      	cmp	r3, #0
 800df14:	d1e5      	bne.n	800dee2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800df16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df18:	2220      	movs	r2, #32
 800df1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df22:	2b01      	cmp	r3, #1
 800df24:	d118      	bne.n	800df58 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df2c:	693b      	ldr	r3, [r7, #16]
 800df2e:	e853 3f00 	ldrex	r3, [r3]
 800df32:	60fb      	str	r3, [r7, #12]
   return(result);
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	f023 0310 	bic.w	r3, r3, #16
 800df3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800df3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	461a      	mov	r2, r3
 800df42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df44:	61fb      	str	r3, [r7, #28]
 800df46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df48:	69b9      	ldr	r1, [r7, #24]
 800df4a:	69fa      	ldr	r2, [r7, #28]
 800df4c:	e841 2300 	strex	r3, r2, [r1]
 800df50:	617b      	str	r3, [r7, #20]
   return(result);
 800df52:	697b      	ldr	r3, [r7, #20]
 800df54:	2b00      	cmp	r3, #0
 800df56:	d1e6      	bne.n	800df26 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df5a:	2200      	movs	r2, #0
 800df5c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df62:	2b01      	cmp	r3, #1
 800df64:	d107      	bne.n	800df76 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800df66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800df68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800df6c:	4619      	mov	r1, r3
 800df6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800df70:	f7f7 fe8a 	bl	8005c88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800df74:	e002      	b.n	800df7c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800df76:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800df78:	f7ff f92c 	bl	800d1d4 <HAL_UART_RxCpltCallback>
}
 800df7c:	bf00      	nop
 800df7e:	3770      	adds	r7, #112	@ 0x70
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}

0800df84 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df90:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2201      	movs	r2, #1
 800df96:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df9c:	2b01      	cmp	r3, #1
 800df9e:	d109      	bne.n	800dfb4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dfa6:	085b      	lsrs	r3, r3, #1
 800dfa8:	b29b      	uxth	r3, r3
 800dfaa:	4619      	mov	r1, r3
 800dfac:	68f8      	ldr	r0, [r7, #12]
 800dfae:	f7f7 fe6b 	bl	8005c88 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dfb2:	e002      	b.n	800dfba <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f7ff f917 	bl	800d1e8 <HAL_UART_RxHalfCpltCallback>
}
 800dfba:	bf00      	nop
 800dfbc:	3710      	adds	r7, #16
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	b086      	sub	sp, #24
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfce:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfd6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dfde:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	689b      	ldr	r3, [r3, #8]
 800dfe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfea:	2b80      	cmp	r3, #128	@ 0x80
 800dfec:	d109      	bne.n	800e002 <UART_DMAError+0x40>
 800dfee:	693b      	ldr	r3, [r7, #16]
 800dff0:	2b21      	cmp	r3, #33	@ 0x21
 800dff2:	d106      	bne.n	800e002 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	2200      	movs	r2, #0
 800dff8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dffc:	6978      	ldr	r0, [r7, #20]
 800dffe:	f7ff fe29 	bl	800dc54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e002:	697b      	ldr	r3, [r7, #20]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	689b      	ldr	r3, [r3, #8]
 800e008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e00c:	2b40      	cmp	r3, #64	@ 0x40
 800e00e:	d109      	bne.n	800e024 <UART_DMAError+0x62>
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	2b22      	cmp	r3, #34	@ 0x22
 800e014:	d106      	bne.n	800e024 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e016:	697b      	ldr	r3, [r7, #20]
 800e018:	2200      	movs	r2, #0
 800e01a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e01e:	6978      	ldr	r0, [r7, #20]
 800e020:	f7ff fe59 	bl	800dcd6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e024:	697b      	ldr	r3, [r7, #20]
 800e026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e02a:	f043 0210 	orr.w	r2, r3, #16
 800e02e:	697b      	ldr	r3, [r7, #20]
 800e030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e034:	6978      	ldr	r0, [r7, #20]
 800e036:	f7f7 ff6b 	bl	8005f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e03a:	bf00      	nop
 800e03c:	3718      	adds	r7, #24
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}

0800e042 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e042:	b580      	push	{r7, lr}
 800e044:	b084      	sub	sp, #16
 800e046:	af00      	add	r7, sp, #0
 800e048:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e04e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2200      	movs	r2, #0
 800e054:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e058:	68f8      	ldr	r0, [r7, #12]
 800e05a:	f7f7 ff59 	bl	8005f10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e05e:	bf00      	nop
 800e060:	3710      	adds	r7, #16
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}

0800e066 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e066:	b580      	push	{r7, lr}
 800e068:	b088      	sub	sp, #32
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	e853 3f00 	ldrex	r3, [r3]
 800e07a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e082:	61fb      	str	r3, [r7, #28]
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	461a      	mov	r2, r3
 800e08a:	69fb      	ldr	r3, [r7, #28]
 800e08c:	61bb      	str	r3, [r7, #24]
 800e08e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e090:	6979      	ldr	r1, [r7, #20]
 800e092:	69ba      	ldr	r2, [r7, #24]
 800e094:	e841 2300 	strex	r3, r2, [r1]
 800e098:	613b      	str	r3, [r7, #16]
   return(result);
 800e09a:	693b      	ldr	r3, [r7, #16]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d1e6      	bne.n	800e06e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2220      	movs	r2, #32
 800e0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f7ff f87c 	bl	800d1ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0b4:	bf00      	nop
 800e0b6:	3720      	adds	r7, #32
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	b083      	sub	sp, #12
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e0c4:	bf00      	nop
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b083      	sub	sp, #12
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e0d8:	bf00      	nop
 800e0da:	370c      	adds	r7, #12
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr

0800e0e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b083      	sub	sp, #12
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e0ec:	bf00      	nop
 800e0ee:	370c      	adds	r7, #12
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr

0800e0f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b085      	sub	sp, #20
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e106:	2b01      	cmp	r3, #1
 800e108:	d101      	bne.n	800e10e <HAL_UARTEx_DisableFifoMode+0x16>
 800e10a:	2302      	movs	r3, #2
 800e10c:	e027      	b.n	800e15e <HAL_UARTEx_DisableFifoMode+0x66>
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2201      	movs	r2, #1
 800e112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2224      	movs	r2, #36	@ 0x24
 800e11a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	681a      	ldr	r2, [r3, #0]
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	f022 0201 	bic.w	r2, r2, #1
 800e134:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e13c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2200      	movs	r2, #0
 800e142:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	68fa      	ldr	r2, [r7, #12]
 800e14a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2220      	movs	r2, #32
 800e150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2200      	movs	r2, #0
 800e158:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e15c:	2300      	movs	r3, #0
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3714      	adds	r7, #20
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr

0800e16a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e16a:	b580      	push	{r7, lr}
 800e16c:	b084      	sub	sp, #16
 800e16e:	af00      	add	r7, sp, #0
 800e170:	6078      	str	r0, [r7, #4]
 800e172:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e17a:	2b01      	cmp	r3, #1
 800e17c:	d101      	bne.n	800e182 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e17e:	2302      	movs	r3, #2
 800e180:	e02d      	b.n	800e1de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2201      	movs	r2, #1
 800e186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2224      	movs	r2, #36	@ 0x24
 800e18e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	681a      	ldr	r2, [r3, #0]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f022 0201 	bic.w	r2, r2, #1
 800e1a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	683a      	ldr	r2, [r7, #0]
 800e1ba:	430a      	orrs	r2, r1
 800e1bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f000 f8a4 	bl	800e30c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	68fa      	ldr	r2, [r7, #12]
 800e1ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2220      	movs	r2, #32
 800e1d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e1dc:	2300      	movs	r3, #0
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}

0800e1e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e1e6:	b580      	push	{r7, lr}
 800e1e8:	b084      	sub	sp, #16
 800e1ea:	af00      	add	r7, sp, #0
 800e1ec:	6078      	str	r0, [r7, #4]
 800e1ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e1f6:	2b01      	cmp	r3, #1
 800e1f8:	d101      	bne.n	800e1fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e1fa:	2302      	movs	r3, #2
 800e1fc:	e02d      	b.n	800e25a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2201      	movs	r2, #1
 800e202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2224      	movs	r2, #36	@ 0x24
 800e20a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	681a      	ldr	r2, [r3, #0]
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	f022 0201 	bic.w	r2, r2, #1
 800e224:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	689b      	ldr	r3, [r3, #8]
 800e22c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	683a      	ldr	r2, [r7, #0]
 800e236:	430a      	orrs	r2, r1
 800e238:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 f866 	bl	800e30c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	68fa      	ldr	r2, [r7, #12]
 800e246:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2220      	movs	r2, #32
 800e24c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2200      	movs	r2, #0
 800e254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e258:	2300      	movs	r3, #0
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3710      	adds	r7, #16
 800e25e:	46bd      	mov	sp, r7
 800e260:	bd80      	pop	{r7, pc}

0800e262 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e262:	b580      	push	{r7, lr}
 800e264:	b08c      	sub	sp, #48	@ 0x30
 800e266:	af00      	add	r7, sp, #0
 800e268:	60f8      	str	r0, [r7, #12]
 800e26a:	60b9      	str	r1, [r7, #8]
 800e26c:	4613      	mov	r3, r2
 800e26e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e276:	2b20      	cmp	r3, #32
 800e278:	d142      	bne.n	800e300 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d002      	beq.n	800e286 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800e280:	88fb      	ldrh	r3, [r7, #6]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	e03b      	b.n	800e302 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	2201      	movs	r2, #1
 800e28e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	2200      	movs	r2, #0
 800e294:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800e296:	88fb      	ldrh	r3, [r7, #6]
 800e298:	461a      	mov	r2, r3
 800e29a:	68b9      	ldr	r1, [r7, #8]
 800e29c:	68f8      	ldr	r0, [r7, #12]
 800e29e:	f7ff fc33 	bl	800db08 <UART_Start_Receive_DMA>
 800e2a2:	4603      	mov	r3, r0
 800e2a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800e2a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d124      	bne.n	800e2fa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2b4:	2b01      	cmp	r3, #1
 800e2b6:	d11d      	bne.n	800e2f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	2210      	movs	r2, #16
 800e2be:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c6:	69bb      	ldr	r3, [r7, #24]
 800e2c8:	e853 3f00 	ldrex	r3, [r3]
 800e2cc:	617b      	str	r3, [r7, #20]
   return(result);
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	f043 0310 	orr.w	r3, r3, #16
 800e2d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	461a      	mov	r2, r3
 800e2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2de:	627b      	str	r3, [r7, #36]	@ 0x24
 800e2e0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2e2:	6a39      	ldr	r1, [r7, #32]
 800e2e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2e6:	e841 2300 	strex	r3, r2, [r1]
 800e2ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800e2ec:	69fb      	ldr	r3, [r7, #28]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d1e6      	bne.n	800e2c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800e2f2:	e002      	b.n	800e2fa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800e2fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e2fe:	e000      	b.n	800e302 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800e300:	2302      	movs	r3, #2
  }
}
 800e302:	4618      	mov	r0, r3
 800e304:	3730      	adds	r7, #48	@ 0x30
 800e306:	46bd      	mov	sp, r7
 800e308:	bd80      	pop	{r7, pc}
	...

0800e30c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b085      	sub	sp, #20
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d108      	bne.n	800e32e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2201      	movs	r2, #1
 800e320:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2201      	movs	r2, #1
 800e328:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e32c:	e031      	b.n	800e392 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e32e:	2308      	movs	r3, #8
 800e330:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e332:	2308      	movs	r3, #8
 800e334:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	689b      	ldr	r3, [r3, #8]
 800e33c:	0e5b      	lsrs	r3, r3, #25
 800e33e:	b2db      	uxtb	r3, r3
 800e340:	f003 0307 	and.w	r3, r3, #7
 800e344:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	689b      	ldr	r3, [r3, #8]
 800e34c:	0f5b      	lsrs	r3, r3, #29
 800e34e:	b2db      	uxtb	r3, r3
 800e350:	f003 0307 	and.w	r3, r3, #7
 800e354:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e356:	7bbb      	ldrb	r3, [r7, #14]
 800e358:	7b3a      	ldrb	r2, [r7, #12]
 800e35a:	4911      	ldr	r1, [pc, #68]	@ (800e3a0 <UARTEx_SetNbDataToProcess+0x94>)
 800e35c:	5c8a      	ldrb	r2, [r1, r2]
 800e35e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e362:	7b3a      	ldrb	r2, [r7, #12]
 800e364:	490f      	ldr	r1, [pc, #60]	@ (800e3a4 <UARTEx_SetNbDataToProcess+0x98>)
 800e366:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e368:	fb93 f3f2 	sdiv	r3, r3, r2
 800e36c:	b29a      	uxth	r2, r3
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e374:	7bfb      	ldrb	r3, [r7, #15]
 800e376:	7b7a      	ldrb	r2, [r7, #13]
 800e378:	4909      	ldr	r1, [pc, #36]	@ (800e3a0 <UARTEx_SetNbDataToProcess+0x94>)
 800e37a:	5c8a      	ldrb	r2, [r1, r2]
 800e37c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e380:	7b7a      	ldrb	r2, [r7, #13]
 800e382:	4908      	ldr	r1, [pc, #32]	@ (800e3a4 <UARTEx_SetNbDataToProcess+0x98>)
 800e384:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e386:	fb93 f3f2 	sdiv	r3, r3, r2
 800e38a:	b29a      	uxth	r2, r3
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e392:	bf00      	nop
 800e394:	3714      	adds	r7, #20
 800e396:	46bd      	mov	sp, r7
 800e398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39c:	4770      	bx	lr
 800e39e:	bf00      	nop
 800e3a0:	08016f74 	.word	0x08016f74
 800e3a4:	08016f7c 	.word	0x08016f7c

0800e3a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b085      	sub	sp, #20
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e3b8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e3bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	b29a      	uxth	r2, r3
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e3c8:	2300      	movs	r3, #0
}
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	3714      	adds	r7, #20
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d4:	4770      	bx	lr

0800e3d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800e3d6:	b480      	push	{r7}
 800e3d8:	b085      	sub	sp, #20
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e3de:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e3e2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e3ea:	b29a      	uxth	r2, r3
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	b29b      	uxth	r3, r3
 800e3f0:	43db      	mvns	r3, r3
 800e3f2:	b29b      	uxth	r3, r3
 800e3f4:	4013      	ands	r3, r2
 800e3f6:	b29a      	uxth	r2, r3
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e3fe:	2300      	movs	r3, #0
}
 800e400:	4618      	mov	r0, r3
 800e402:	3714      	adds	r7, #20
 800e404:	46bd      	mov	sp, r7
 800e406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40a:	4770      	bx	lr

0800e40c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e40c:	b480      	push	{r7}
 800e40e:	b085      	sub	sp, #20
 800e410:	af00      	add	r7, sp, #0
 800e412:	60f8      	str	r0, [r7, #12]
 800e414:	1d3b      	adds	r3, r7, #4
 800e416:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	2201      	movs	r2, #1
 800e41e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	2200      	movs	r2, #0
 800e426:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	2200      	movs	r2, #0
 800e42e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	2200      	movs	r2, #0
 800e436:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800e43a:	2300      	movs	r3, #0
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	3714      	adds	r7, #20
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e448:	b480      	push	{r7}
 800e44a:	b0a7      	sub	sp, #156	@ 0x9c
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e452:	2300      	movs	r3, #0
 800e454:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e458:	687a      	ldr	r2, [r7, #4]
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	781b      	ldrb	r3, [r3, #0]
 800e45e:	009b      	lsls	r3, r3, #2
 800e460:	4413      	add	r3, r2
 800e462:	881b      	ldrh	r3, [r3, #0]
 800e464:	b29b      	uxth	r3, r3
 800e466:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800e46a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e46e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	78db      	ldrb	r3, [r3, #3]
 800e476:	2b03      	cmp	r3, #3
 800e478:	d81f      	bhi.n	800e4ba <USB_ActivateEndpoint+0x72>
 800e47a:	a201      	add	r2, pc, #4	@ (adr r2, 800e480 <USB_ActivateEndpoint+0x38>)
 800e47c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e480:	0800e491 	.word	0x0800e491
 800e484:	0800e4ad 	.word	0x0800e4ad
 800e488:	0800e4c3 	.word	0x0800e4c3
 800e48c:	0800e49f 	.word	0x0800e49f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e490:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e494:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e498:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e49c:	e012      	b.n	800e4c4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e49e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e4a2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800e4a6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e4aa:	e00b      	b.n	800e4c4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e4ac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e4b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e4b4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e4b8:	e004      	b.n	800e4c4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800e4c0:	e000      	b.n	800e4c4 <USB_ActivateEndpoint+0x7c>
      break;
 800e4c2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800e4c4:	687a      	ldr	r2, [r7, #4]
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	781b      	ldrb	r3, [r3, #0]
 800e4ca:	009b      	lsls	r3, r3, #2
 800e4cc:	441a      	add	r2, r3
 800e4ce:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e4d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e4de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4e2:	b29b      	uxth	r3, r3
 800e4e4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e4e6:	687a      	ldr	r2, [r7, #4]
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	009b      	lsls	r3, r3, #2
 800e4ee:	4413      	add	r3, r2
 800e4f0:	881b      	ldrh	r3, [r3, #0]
 800e4f2:	b29b      	uxth	r3, r3
 800e4f4:	b21b      	sxth	r3, r3
 800e4f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4fe:	b21a      	sxth	r2, r3
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	781b      	ldrb	r3, [r3, #0]
 800e504:	b21b      	sxth	r3, r3
 800e506:	4313      	orrs	r3, r2
 800e508:	b21b      	sxth	r3, r3
 800e50a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800e50e:	687a      	ldr	r2, [r7, #4]
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	441a      	add	r2, r3
 800e518:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800e51c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e524:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e52c:	b29b      	uxth	r3, r3
 800e52e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	7b1b      	ldrb	r3, [r3, #12]
 800e534:	2b00      	cmp	r3, #0
 800e536:	f040 8180 	bne.w	800e83a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	785b      	ldrb	r3, [r3, #1]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	f000 8084 	beq.w	800e64c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	61bb      	str	r3, [r7, #24]
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e54e:	b29b      	uxth	r3, r3
 800e550:	461a      	mov	r2, r3
 800e552:	69bb      	ldr	r3, [r7, #24]
 800e554:	4413      	add	r3, r2
 800e556:	61bb      	str	r3, [r7, #24]
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	781b      	ldrb	r3, [r3, #0]
 800e55c:	00da      	lsls	r2, r3, #3
 800e55e:	69bb      	ldr	r3, [r7, #24]
 800e560:	4413      	add	r3, r2
 800e562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e566:	617b      	str	r3, [r7, #20]
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	88db      	ldrh	r3, [r3, #6]
 800e56c:	085b      	lsrs	r3, r3, #1
 800e56e:	b29b      	uxth	r3, r3
 800e570:	005b      	lsls	r3, r3, #1
 800e572:	b29a      	uxth	r2, r3
 800e574:	697b      	ldr	r3, [r7, #20]
 800e576:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e578:	687a      	ldr	r2, [r7, #4]
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	009b      	lsls	r3, r3, #2
 800e580:	4413      	add	r3, r2
 800e582:	881b      	ldrh	r3, [r3, #0]
 800e584:	827b      	strh	r3, [r7, #18]
 800e586:	8a7b      	ldrh	r3, [r7, #18]
 800e588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d01b      	beq.n	800e5c8 <USB_ActivateEndpoint+0x180>
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	781b      	ldrb	r3, [r3, #0]
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	4413      	add	r3, r2
 800e59a:	881b      	ldrh	r3, [r3, #0]
 800e59c:	b29b      	uxth	r3, r3
 800e59e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5a6:	823b      	strh	r3, [r7, #16]
 800e5a8:	687a      	ldr	r2, [r7, #4]
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	781b      	ldrb	r3, [r3, #0]
 800e5ae:	009b      	lsls	r3, r3, #2
 800e5b0:	441a      	add	r2, r3
 800e5b2:	8a3b      	ldrh	r3, [r7, #16]
 800e5b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e5c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	78db      	ldrb	r3, [r3, #3]
 800e5cc:	2b01      	cmp	r3, #1
 800e5ce:	d020      	beq.n	800e612 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e5d0:	687a      	ldr	r2, [r7, #4]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	781b      	ldrb	r3, [r3, #0]
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4413      	add	r3, r2
 800e5da:	881b      	ldrh	r3, [r3, #0]
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e5e6:	81bb      	strh	r3, [r7, #12]
 800e5e8:	89bb      	ldrh	r3, [r7, #12]
 800e5ea:	f083 0320 	eor.w	r3, r3, #32
 800e5ee:	81bb      	strh	r3, [r7, #12]
 800e5f0:	687a      	ldr	r2, [r7, #4]
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	781b      	ldrb	r3, [r3, #0]
 800e5f6:	009b      	lsls	r3, r3, #2
 800e5f8:	441a      	add	r2, r3
 800e5fa:	89bb      	ldrh	r3, [r7, #12]
 800e5fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	8013      	strh	r3, [r2, #0]
 800e610:	e3f9      	b.n	800ee06 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	781b      	ldrb	r3, [r3, #0]
 800e618:	009b      	lsls	r3, r3, #2
 800e61a:	4413      	add	r3, r2
 800e61c:	881b      	ldrh	r3, [r3, #0]
 800e61e:	b29b      	uxth	r3, r3
 800e620:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e624:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e628:	81fb      	strh	r3, [r7, #14]
 800e62a:	687a      	ldr	r2, [r7, #4]
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	781b      	ldrb	r3, [r3, #0]
 800e630:	009b      	lsls	r3, r3, #2
 800e632:	441a      	add	r2, r3
 800e634:	89fb      	ldrh	r3, [r7, #14]
 800e636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e63a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e63e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e646:	b29b      	uxth	r3, r3
 800e648:	8013      	strh	r3, [r2, #0]
 800e64a:	e3dc      	b.n	800ee06 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e656:	b29b      	uxth	r3, r3
 800e658:	461a      	mov	r2, r3
 800e65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e65c:	4413      	add	r3, r2
 800e65e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	781b      	ldrb	r3, [r3, #0]
 800e664:	00da      	lsls	r2, r3, #3
 800e666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e668:	4413      	add	r3, r2
 800e66a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e66e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	88db      	ldrh	r3, [r3, #6]
 800e674:	085b      	lsrs	r3, r3, #1
 800e676:	b29b      	uxth	r3, r3
 800e678:	005b      	lsls	r3, r3, #1
 800e67a:	b29a      	uxth	r2, r3
 800e67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e67e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e68a:	b29b      	uxth	r3, r3
 800e68c:	461a      	mov	r2, r3
 800e68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e690:	4413      	add	r3, r2
 800e692:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	00da      	lsls	r2, r3, #3
 800e69a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e69c:	4413      	add	r3, r2
 800e69e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e6a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a6:	881b      	ldrh	r3, [r3, #0]
 800e6a8:	b29b      	uxth	r3, r3
 800e6aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6b2:	801a      	strh	r2, [r3, #0]
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	691b      	ldr	r3, [r3, #16]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d10a      	bne.n	800e6d2 <USB_ActivateEndpoint+0x28a>
 800e6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6be:	881b      	ldrh	r3, [r3, #0]
 800e6c0:	b29b      	uxth	r3, r3
 800e6c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6ca:	b29a      	uxth	r2, r3
 800e6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6ce:	801a      	strh	r2, [r3, #0]
 800e6d0:	e041      	b.n	800e756 <USB_ActivateEndpoint+0x30e>
 800e6d2:	683b      	ldr	r3, [r7, #0]
 800e6d4:	691b      	ldr	r3, [r3, #16]
 800e6d6:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6d8:	d81c      	bhi.n	800e714 <USB_ActivateEndpoint+0x2cc>
 800e6da:	683b      	ldr	r3, [r7, #0]
 800e6dc:	691b      	ldr	r3, [r3, #16]
 800e6de:	085b      	lsrs	r3, r3, #1
 800e6e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	691b      	ldr	r3, [r3, #16]
 800e6e8:	f003 0301 	and.w	r3, r3, #1
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d004      	beq.n	800e6fa <USB_ActivateEndpoint+0x2b2>
 800e6f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e6f4:	3301      	adds	r3, #1
 800e6f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6fc:	881b      	ldrh	r3, [r3, #0]
 800e6fe:	b29a      	uxth	r2, r3
 800e700:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e704:	b29b      	uxth	r3, r3
 800e706:	029b      	lsls	r3, r3, #10
 800e708:	b29b      	uxth	r3, r3
 800e70a:	4313      	orrs	r3, r2
 800e70c:	b29a      	uxth	r2, r3
 800e70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e710:	801a      	strh	r2, [r3, #0]
 800e712:	e020      	b.n	800e756 <USB_ActivateEndpoint+0x30e>
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	691b      	ldr	r3, [r3, #16]
 800e718:	095b      	lsrs	r3, r3, #5
 800e71a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	691b      	ldr	r3, [r3, #16]
 800e722:	f003 031f 	and.w	r3, r3, #31
 800e726:	2b00      	cmp	r3, #0
 800e728:	d104      	bne.n	800e734 <USB_ActivateEndpoint+0x2ec>
 800e72a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e72e:	3b01      	subs	r3, #1
 800e730:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e736:	881b      	ldrh	r3, [r3, #0]
 800e738:	b29a      	uxth	r2, r3
 800e73a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e73e:	b29b      	uxth	r3, r3
 800e740:	029b      	lsls	r3, r3, #10
 800e742:	b29b      	uxth	r3, r3
 800e744:	4313      	orrs	r3, r2
 800e746:	b29b      	uxth	r3, r3
 800e748:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e74c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e750:	b29a      	uxth	r2, r3
 800e752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e754:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e756:	687a      	ldr	r2, [r7, #4]
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	009b      	lsls	r3, r3, #2
 800e75e:	4413      	add	r3, r2
 800e760:	881b      	ldrh	r3, [r3, #0]
 800e762:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e764:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d01b      	beq.n	800e7a6 <USB_ActivateEndpoint+0x35e>
 800e76e:	687a      	ldr	r2, [r7, #4]
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	781b      	ldrb	r3, [r3, #0]
 800e774:	009b      	lsls	r3, r3, #2
 800e776:	4413      	add	r3, r2
 800e778:	881b      	ldrh	r3, [r3, #0]
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e784:	843b      	strh	r3, [r7, #32]
 800e786:	687a      	ldr	r2, [r7, #4]
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	441a      	add	r2, r3
 800e790:	8c3b      	ldrh	r3, [r7, #32]
 800e792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e79a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7a2:	b29b      	uxth	r3, r3
 800e7a4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e7a6:	683b      	ldr	r3, [r7, #0]
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d124      	bne.n	800e7f8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e7ae:	687a      	ldr	r2, [r7, #4]
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	781b      	ldrb	r3, [r3, #0]
 800e7b4:	009b      	lsls	r3, r3, #2
 800e7b6:	4413      	add	r3, r2
 800e7b8:	881b      	ldrh	r3, [r3, #0]
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7c4:	83bb      	strh	r3, [r7, #28]
 800e7c6:	8bbb      	ldrh	r3, [r7, #28]
 800e7c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e7cc:	83bb      	strh	r3, [r7, #28]
 800e7ce:	8bbb      	ldrh	r3, [r7, #28]
 800e7d0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e7d4:	83bb      	strh	r3, [r7, #28]
 800e7d6:	687a      	ldr	r2, [r7, #4]
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	781b      	ldrb	r3, [r3, #0]
 800e7dc:	009b      	lsls	r3, r3, #2
 800e7de:	441a      	add	r2, r3
 800e7e0:	8bbb      	ldrh	r3, [r7, #28]
 800e7e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7f2:	b29b      	uxth	r3, r3
 800e7f4:	8013      	strh	r3, [r2, #0]
 800e7f6:	e306      	b.n	800ee06 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e7f8:	687a      	ldr	r2, [r7, #4]
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	781b      	ldrb	r3, [r3, #0]
 800e7fe:	009b      	lsls	r3, r3, #2
 800e800:	4413      	add	r3, r2
 800e802:	881b      	ldrh	r3, [r3, #0]
 800e804:	b29b      	uxth	r3, r3
 800e806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e80a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e80e:	83fb      	strh	r3, [r7, #30]
 800e810:	8bfb      	ldrh	r3, [r7, #30]
 800e812:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e816:	83fb      	strh	r3, [r7, #30]
 800e818:	687a      	ldr	r2, [r7, #4]
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	781b      	ldrb	r3, [r3, #0]
 800e81e:	009b      	lsls	r3, r3, #2
 800e820:	441a      	add	r2, r3
 800e822:	8bfb      	ldrh	r3, [r7, #30]
 800e824:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e828:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e82c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e834:	b29b      	uxth	r3, r3
 800e836:	8013      	strh	r3, [r2, #0]
 800e838:	e2e5      	b.n	800ee06 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	78db      	ldrb	r3, [r3, #3]
 800e83e:	2b02      	cmp	r3, #2
 800e840:	d11e      	bne.n	800e880 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	781b      	ldrb	r3, [r3, #0]
 800e848:	009b      	lsls	r3, r3, #2
 800e84a:	4413      	add	r3, r2
 800e84c:	881b      	ldrh	r3, [r3, #0]
 800e84e:	b29b      	uxth	r3, r3
 800e850:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e854:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e858:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e85c:	687a      	ldr	r2, [r7, #4]
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	781b      	ldrb	r3, [r3, #0]
 800e862:	009b      	lsls	r3, r3, #2
 800e864:	441a      	add	r2, r3
 800e866:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e86a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e86e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e872:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	8013      	strh	r3, [r2, #0]
 800e87e:	e01d      	b.n	800e8bc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e880:	687a      	ldr	r2, [r7, #4]
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	009b      	lsls	r3, r3, #2
 800e888:	4413      	add	r3, r2
 800e88a:	881b      	ldrh	r3, [r3, #0]
 800e88c:	b29b      	uxth	r3, r3
 800e88e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e896:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e89a:	687a      	ldr	r2, [r7, #4]
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	781b      	ldrb	r3, [r3, #0]
 800e8a0:	009b      	lsls	r3, r3, #2
 800e8a2:	441a      	add	r2, r3
 800e8a4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e8a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8b8:	b29b      	uxth	r3, r3
 800e8ba:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e8c6:	b29b      	uxth	r3, r3
 800e8c8:	461a      	mov	r2, r3
 800e8ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e8cc:	4413      	add	r3, r2
 800e8ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	00da      	lsls	r2, r3, #3
 800e8d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e8d8:	4413      	add	r3, r2
 800e8da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e8de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	891b      	ldrh	r3, [r3, #8]
 800e8e4:	085b      	lsrs	r3, r3, #1
 800e8e6:	b29b      	uxth	r3, r3
 800e8e8:	005b      	lsls	r3, r3, #1
 800e8ea:	b29a      	uxth	r2, r3
 800e8ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e8ee:	801a      	strh	r2, [r3, #0]
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	677b      	str	r3, [r7, #116]	@ 0x74
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e8fa:	b29b      	uxth	r3, r3
 800e8fc:	461a      	mov	r2, r3
 800e8fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e900:	4413      	add	r3, r2
 800e902:	677b      	str	r3, [r7, #116]	@ 0x74
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	781b      	ldrb	r3, [r3, #0]
 800e908:	00da      	lsls	r2, r3, #3
 800e90a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e90c:	4413      	add	r3, r2
 800e90e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e912:	673b      	str	r3, [r7, #112]	@ 0x70
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	895b      	ldrh	r3, [r3, #10]
 800e918:	085b      	lsrs	r3, r3, #1
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	005b      	lsls	r3, r3, #1
 800e91e:	b29a      	uxth	r2, r3
 800e920:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e922:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	785b      	ldrb	r3, [r3, #1]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	f040 81af 	bne.w	800ec8c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	4413      	add	r3, r2
 800e938:	881b      	ldrh	r3, [r3, #0]
 800e93a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e93e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e946:	2b00      	cmp	r3, #0
 800e948:	d01d      	beq.n	800e986 <USB_ActivateEndpoint+0x53e>
 800e94a:	687a      	ldr	r2, [r7, #4]
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	781b      	ldrb	r3, [r3, #0]
 800e950:	009b      	lsls	r3, r3, #2
 800e952:	4413      	add	r3, r2
 800e954:	881b      	ldrh	r3, [r3, #0]
 800e956:	b29b      	uxth	r3, r3
 800e958:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e95c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e960:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e964:	687a      	ldr	r2, [r7, #4]
 800e966:	683b      	ldr	r3, [r7, #0]
 800e968:	781b      	ldrb	r3, [r3, #0]
 800e96a:	009b      	lsls	r3, r3, #2
 800e96c:	441a      	add	r2, r3
 800e96e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e972:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e976:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e97a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e97e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e982:	b29b      	uxth	r3, r3
 800e984:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	009b      	lsls	r3, r3, #2
 800e98e:	4413      	add	r3, r2
 800e990:	881b      	ldrh	r3, [r3, #0]
 800e992:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e996:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e99a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d01d      	beq.n	800e9de <USB_ActivateEndpoint+0x596>
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	781b      	ldrb	r3, [r3, #0]
 800e9a8:	009b      	lsls	r3, r3, #2
 800e9aa:	4413      	add	r3, r2
 800e9ac:	881b      	ldrh	r3, [r3, #0]
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9b8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	009b      	lsls	r3, r3, #2
 800e9c4:	441a      	add	r2, r3
 800e9c6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e9ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e9da:	b29b      	uxth	r3, r3
 800e9dc:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	785b      	ldrb	r3, [r3, #1]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d16b      	bne.n	800eabe <USB_ActivateEndpoint+0x676>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e9f0:	b29b      	uxth	r3, r3
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9f6:	4413      	add	r3, r2
 800e9f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	781b      	ldrb	r3, [r3, #0]
 800e9fe:	00da      	lsls	r2, r3, #3
 800ea00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea02:	4413      	add	r3, r2
 800ea04:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ea08:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea0c:	881b      	ldrh	r3, [r3, #0]
 800ea0e:	b29b      	uxth	r3, r3
 800ea10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ea14:	b29a      	uxth	r2, r3
 800ea16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea18:	801a      	strh	r2, [r3, #0]
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	691b      	ldr	r3, [r3, #16]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d10a      	bne.n	800ea38 <USB_ActivateEndpoint+0x5f0>
 800ea22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea24:	881b      	ldrh	r3, [r3, #0]
 800ea26:	b29b      	uxth	r3, r3
 800ea28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ea2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea30:	b29a      	uxth	r2, r3
 800ea32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea34:	801a      	strh	r2, [r3, #0]
 800ea36:	e05d      	b.n	800eaf4 <USB_ActivateEndpoint+0x6ac>
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	691b      	ldr	r3, [r3, #16]
 800ea3c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea3e:	d81c      	bhi.n	800ea7a <USB_ActivateEndpoint+0x632>
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	691b      	ldr	r3, [r3, #16]
 800ea44:	085b      	lsrs	r3, r3, #1
 800ea46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	691b      	ldr	r3, [r3, #16]
 800ea4e:	f003 0301 	and.w	r3, r3, #1
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d004      	beq.n	800ea60 <USB_ActivateEndpoint+0x618>
 800ea56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea5a:	3301      	adds	r3, #1
 800ea5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ea60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea62:	881b      	ldrh	r3, [r3, #0]
 800ea64:	b29a      	uxth	r2, r3
 800ea66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea6a:	b29b      	uxth	r3, r3
 800ea6c:	029b      	lsls	r3, r3, #10
 800ea6e:	b29b      	uxth	r3, r3
 800ea70:	4313      	orrs	r3, r2
 800ea72:	b29a      	uxth	r2, r3
 800ea74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea76:	801a      	strh	r2, [r3, #0]
 800ea78:	e03c      	b.n	800eaf4 <USB_ActivateEndpoint+0x6ac>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	691b      	ldr	r3, [r3, #16]
 800ea7e:	095b      	lsrs	r3, r3, #5
 800ea80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	691b      	ldr	r3, [r3, #16]
 800ea88:	f003 031f 	and.w	r3, r3, #31
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d104      	bne.n	800ea9a <USB_ActivateEndpoint+0x652>
 800ea90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea94:	3b01      	subs	r3, #1
 800ea96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ea9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea9c:	881b      	ldrh	r3, [r3, #0]
 800ea9e:	b29a      	uxth	r2, r3
 800eaa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	029b      	lsls	r3, r3, #10
 800eaa8:	b29b      	uxth	r3, r3
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	b29b      	uxth	r3, r3
 800eaae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eab2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eab6:	b29a      	uxth	r2, r3
 800eab8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eaba:	801a      	strh	r2, [r3, #0]
 800eabc:	e01a      	b.n	800eaf4 <USB_ActivateEndpoint+0x6ac>
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	785b      	ldrb	r3, [r3, #1]
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d116      	bne.n	800eaf4 <USB_ActivateEndpoint+0x6ac>
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	657b      	str	r3, [r7, #84]	@ 0x54
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ead0:	b29b      	uxth	r3, r3
 800ead2:	461a      	mov	r2, r3
 800ead4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ead6:	4413      	add	r3, r2
 800ead8:	657b      	str	r3, [r7, #84]	@ 0x54
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	00da      	lsls	r2, r3, #3
 800eae0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eae2:	4413      	add	r3, r2
 800eae4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800eae8:	653b      	str	r3, [r7, #80]	@ 0x50
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	691b      	ldr	r3, [r3, #16]
 800eaee:	b29a      	uxth	r2, r3
 800eaf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eaf2:	801a      	strh	r2, [r3, #0]
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	647b      	str	r3, [r7, #68]	@ 0x44
 800eaf8:	683b      	ldr	r3, [r7, #0]
 800eafa:	785b      	ldrb	r3, [r3, #1]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d16b      	bne.n	800ebd8 <USB_ActivateEndpoint+0x790>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb0a:	b29b      	uxth	r3, r3
 800eb0c:	461a      	mov	r2, r3
 800eb0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb10:	4413      	add	r3, r2
 800eb12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eb14:	683b      	ldr	r3, [r7, #0]
 800eb16:	781b      	ldrb	r3, [r3, #0]
 800eb18:	00da      	lsls	r2, r3, #3
 800eb1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb1c:	4413      	add	r3, r2
 800eb1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800eb22:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eb24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb26:	881b      	ldrh	r3, [r3, #0]
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eb2e:	b29a      	uxth	r2, r3
 800eb30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb32:	801a      	strh	r2, [r3, #0]
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	691b      	ldr	r3, [r3, #16]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d10a      	bne.n	800eb52 <USB_ActivateEndpoint+0x70a>
 800eb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb3e:	881b      	ldrh	r3, [r3, #0]
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb4a:	b29a      	uxth	r2, r3
 800eb4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb4e:	801a      	strh	r2, [r3, #0]
 800eb50:	e05b      	b.n	800ec0a <USB_ActivateEndpoint+0x7c2>
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	691b      	ldr	r3, [r3, #16]
 800eb56:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb58:	d81c      	bhi.n	800eb94 <USB_ActivateEndpoint+0x74c>
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	691b      	ldr	r3, [r3, #16]
 800eb5e:	085b      	lsrs	r3, r3, #1
 800eb60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	691b      	ldr	r3, [r3, #16]
 800eb68:	f003 0301 	and.w	r3, r3, #1
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d004      	beq.n	800eb7a <USB_ActivateEndpoint+0x732>
 800eb70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800eb74:	3301      	adds	r3, #1
 800eb76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eb7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb7c:	881b      	ldrh	r3, [r3, #0]
 800eb7e:	b29a      	uxth	r2, r3
 800eb80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800eb84:	b29b      	uxth	r3, r3
 800eb86:	029b      	lsls	r3, r3, #10
 800eb88:	b29b      	uxth	r3, r3
 800eb8a:	4313      	orrs	r3, r2
 800eb8c:	b29a      	uxth	r2, r3
 800eb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb90:	801a      	strh	r2, [r3, #0]
 800eb92:	e03a      	b.n	800ec0a <USB_ActivateEndpoint+0x7c2>
 800eb94:	683b      	ldr	r3, [r7, #0]
 800eb96:	691b      	ldr	r3, [r3, #16]
 800eb98:	095b      	lsrs	r3, r3, #5
 800eb9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eb9e:	683b      	ldr	r3, [r7, #0]
 800eba0:	691b      	ldr	r3, [r3, #16]
 800eba2:	f003 031f 	and.w	r3, r3, #31
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d104      	bne.n	800ebb4 <USB_ActivateEndpoint+0x76c>
 800ebaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ebae:	3b01      	subs	r3, #1
 800ebb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ebb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebb6:	881b      	ldrh	r3, [r3, #0]
 800ebb8:	b29a      	uxth	r2, r3
 800ebba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ebbe:	b29b      	uxth	r3, r3
 800ebc0:	029b      	lsls	r3, r3, #10
 800ebc2:	b29b      	uxth	r3, r3
 800ebc4:	4313      	orrs	r3, r2
 800ebc6:	b29b      	uxth	r3, r3
 800ebc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ebcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ebd0:	b29a      	uxth	r2, r3
 800ebd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebd4:	801a      	strh	r2, [r3, #0]
 800ebd6:	e018      	b.n	800ec0a <USB_ActivateEndpoint+0x7c2>
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	785b      	ldrb	r3, [r3, #1]
 800ebdc:	2b01      	cmp	r3, #1
 800ebde:	d114      	bne.n	800ec0a <USB_ActivateEndpoint+0x7c2>
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ebe6:	b29b      	uxth	r3, r3
 800ebe8:	461a      	mov	r2, r3
 800ebea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebec:	4413      	add	r3, r2
 800ebee:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	00da      	lsls	r2, r3, #3
 800ebf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ebf8:	4413      	add	r3, r2
 800ebfa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ebfe:	643b      	str	r3, [r7, #64]	@ 0x40
 800ec00:	683b      	ldr	r3, [r7, #0]
 800ec02:	691b      	ldr	r3, [r3, #16]
 800ec04:	b29a      	uxth	r2, r3
 800ec06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec08:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ec0a:	687a      	ldr	r2, [r7, #4]
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	781b      	ldrb	r3, [r3, #0]
 800ec10:	009b      	lsls	r3, r3, #2
 800ec12:	4413      	add	r3, r2
 800ec14:	881b      	ldrh	r3, [r3, #0]
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec20:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ec22:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec24:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ec28:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ec2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec2c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ec30:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ec32:	687a      	ldr	r2, [r7, #4]
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	781b      	ldrb	r3, [r3, #0]
 800ec38:	009b      	lsls	r3, r3, #2
 800ec3a:	441a      	add	r2, r3
 800ec3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ec3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec4e:	b29b      	uxth	r3, r3
 800ec50:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ec52:	687a      	ldr	r2, [r7, #4]
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	009b      	lsls	r3, r3, #2
 800ec5a:	4413      	add	r3, r2
 800ec5c:	881b      	ldrh	r3, [r3, #0]
 800ec5e:	b29b      	uxth	r3, r3
 800ec60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec68:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800ec6a:	687a      	ldr	r2, [r7, #4]
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	781b      	ldrb	r3, [r3, #0]
 800ec70:	009b      	lsls	r3, r3, #2
 800ec72:	441a      	add	r2, r3
 800ec74:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800ec76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec86:	b29b      	uxth	r3, r3
 800ec88:	8013      	strh	r3, [r2, #0]
 800ec8a:	e0bc      	b.n	800ee06 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ec8c:	687a      	ldr	r2, [r7, #4]
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	781b      	ldrb	r3, [r3, #0]
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	4413      	add	r3, r2
 800ec96:	881b      	ldrh	r3, [r3, #0]
 800ec98:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800ec9c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800eca0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d01d      	beq.n	800ece4 <USB_ActivateEndpoint+0x89c>
 800eca8:	687a      	ldr	r2, [r7, #4]
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	009b      	lsls	r3, r3, #2
 800ecb0:	4413      	add	r3, r2
 800ecb2:	881b      	ldrh	r3, [r3, #0]
 800ecb4:	b29b      	uxth	r3, r3
 800ecb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ecba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecbe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800ecc2:	687a      	ldr	r2, [r7, #4]
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	781b      	ldrb	r3, [r3, #0]
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	441a      	add	r2, r3
 800eccc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ecd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ecdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ece0:	b29b      	uxth	r3, r3
 800ece2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	781b      	ldrb	r3, [r3, #0]
 800ecea:	009b      	lsls	r3, r3, #2
 800ecec:	4413      	add	r3, r2
 800ecee:	881b      	ldrh	r3, [r3, #0]
 800ecf0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800ecf4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ecf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d01d      	beq.n	800ed3c <USB_ActivateEndpoint+0x8f4>
 800ed00:	687a      	ldr	r2, [r7, #4]
 800ed02:	683b      	ldr	r3, [r7, #0]
 800ed04:	781b      	ldrb	r3, [r3, #0]
 800ed06:	009b      	lsls	r3, r3, #2
 800ed08:	4413      	add	r3, r2
 800ed0a:	881b      	ldrh	r3, [r3, #0]
 800ed0c:	b29b      	uxth	r3, r3
 800ed0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed16:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800ed1a:	687a      	ldr	r2, [r7, #4]
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	781b      	ldrb	r3, [r3, #0]
 800ed20:	009b      	lsls	r3, r3, #2
 800ed22:	441a      	add	r2, r3
 800ed24:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800ed28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ed38:	b29b      	uxth	r3, r3
 800ed3a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	78db      	ldrb	r3, [r3, #3]
 800ed40:	2b01      	cmp	r3, #1
 800ed42:	d024      	beq.n	800ed8e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ed44:	687a      	ldr	r2, [r7, #4]
 800ed46:	683b      	ldr	r3, [r7, #0]
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	009b      	lsls	r3, r3, #2
 800ed4c:	4413      	add	r3, r2
 800ed4e:	881b      	ldrh	r3, [r3, #0]
 800ed50:	b29b      	uxth	r3, r3
 800ed52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed5a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ed5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ed62:	f083 0320 	eor.w	r3, r3, #32
 800ed66:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800ed6a:	687a      	ldr	r2, [r7, #4]
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	781b      	ldrb	r3, [r3, #0]
 800ed70:	009b      	lsls	r3, r3, #2
 800ed72:	441a      	add	r2, r3
 800ed74:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800ed78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ed84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	8013      	strh	r3, [r2, #0]
 800ed8c:	e01d      	b.n	800edca <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ed8e:	687a      	ldr	r2, [r7, #4]
 800ed90:	683b      	ldr	r3, [r7, #0]
 800ed92:	781b      	ldrb	r3, [r3, #0]
 800ed94:	009b      	lsls	r3, r3, #2
 800ed96:	4413      	add	r3, r2
 800ed98:	881b      	ldrh	r3, [r3, #0]
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eda0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eda4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800eda8:	687a      	ldr	r2, [r7, #4]
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	781b      	ldrb	r3, [r3, #0]
 800edae:	009b      	lsls	r3, r3, #2
 800edb0:	441a      	add	r2, r3
 800edb2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800edb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800edbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800edc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edc6:	b29b      	uxth	r3, r3
 800edc8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800edca:	687a      	ldr	r2, [r7, #4]
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	781b      	ldrb	r3, [r3, #0]
 800edd0:	009b      	lsls	r3, r3, #2
 800edd2:	4413      	add	r3, r2
 800edd4:	881b      	ldrh	r3, [r3, #0]
 800edd6:	b29b      	uxth	r3, r3
 800edd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ede0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	781b      	ldrb	r3, [r3, #0]
 800edea:	009b      	lsls	r3, r3, #2
 800edec:	441a      	add	r2, r3
 800edee:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800edf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800edfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800edfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ee06:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	379c      	adds	r7, #156	@ 0x9c
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee14:	4770      	bx	lr
 800ee16:	bf00      	nop

0800ee18 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ee18:	b480      	push	{r7}
 800ee1a:	b08d      	sub	sp, #52	@ 0x34
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	7b1b      	ldrb	r3, [r3, #12]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	f040 808e 	bne.w	800ef48 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	785b      	ldrb	r3, [r3, #1]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d044      	beq.n	800eebe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ee34:	687a      	ldr	r2, [r7, #4]
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	781b      	ldrb	r3, [r3, #0]
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	4413      	add	r3, r2
 800ee3e:	881b      	ldrh	r3, [r3, #0]
 800ee40:	81bb      	strh	r3, [r7, #12]
 800ee42:	89bb      	ldrh	r3, [r7, #12]
 800ee44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d01b      	beq.n	800ee84 <USB_DeactivateEndpoint+0x6c>
 800ee4c:	687a      	ldr	r2, [r7, #4]
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	009b      	lsls	r3, r3, #2
 800ee54:	4413      	add	r3, r2
 800ee56:	881b      	ldrh	r3, [r3, #0]
 800ee58:	b29b      	uxth	r3, r3
 800ee5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ee62:	817b      	strh	r3, [r7, #10]
 800ee64:	687a      	ldr	r2, [r7, #4]
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	781b      	ldrb	r3, [r3, #0]
 800ee6a:	009b      	lsls	r3, r3, #2
 800ee6c:	441a      	add	r2, r3
 800ee6e:	897b      	ldrh	r3, [r7, #10]
 800ee70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ee7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ee80:	b29b      	uxth	r3, r3
 800ee82:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ee84:	687a      	ldr	r2, [r7, #4]
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	781b      	ldrb	r3, [r3, #0]
 800ee8a:	009b      	lsls	r3, r3, #2
 800ee8c:	4413      	add	r3, r2
 800ee8e:	881b      	ldrh	r3, [r3, #0]
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee9a:	813b      	strh	r3, [r7, #8]
 800ee9c:	687a      	ldr	r2, [r7, #4]
 800ee9e:	683b      	ldr	r3, [r7, #0]
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	009b      	lsls	r3, r3, #2
 800eea4:	441a      	add	r2, r3
 800eea6:	893b      	ldrh	r3, [r7, #8]
 800eea8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eeac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eeb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eeb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eeb8:	b29b      	uxth	r3, r3
 800eeba:	8013      	strh	r3, [r2, #0]
 800eebc:	e192      	b.n	800f1e4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eebe:	687a      	ldr	r2, [r7, #4]
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	781b      	ldrb	r3, [r3, #0]
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	4413      	add	r3, r2
 800eec8:	881b      	ldrh	r3, [r3, #0]
 800eeca:	827b      	strh	r3, [r7, #18]
 800eecc:	8a7b      	ldrh	r3, [r7, #18]
 800eece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d01b      	beq.n	800ef0e <USB_DeactivateEndpoint+0xf6>
 800eed6:	687a      	ldr	r2, [r7, #4]
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	009b      	lsls	r3, r3, #2
 800eede:	4413      	add	r3, r2
 800eee0:	881b      	ldrh	r3, [r3, #0]
 800eee2:	b29b      	uxth	r3, r3
 800eee4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eee8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eeec:	823b      	strh	r3, [r7, #16]
 800eeee:	687a      	ldr	r2, [r7, #4]
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	781b      	ldrb	r3, [r3, #0]
 800eef4:	009b      	lsls	r3, r3, #2
 800eef6:	441a      	add	r2, r3
 800eef8:	8a3b      	ldrh	r3, [r7, #16]
 800eefa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eefe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ef02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ef06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef0a:	b29b      	uxth	r3, r3
 800ef0c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ef0e:	687a      	ldr	r2, [r7, #4]
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	4413      	add	r3, r2
 800ef18:	881b      	ldrh	r3, [r3, #0]
 800ef1a:	b29b      	uxth	r3, r3
 800ef1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ef20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef24:	81fb      	strh	r3, [r7, #14]
 800ef26:	687a      	ldr	r2, [r7, #4]
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	009b      	lsls	r3, r3, #2
 800ef2e:	441a      	add	r2, r3
 800ef30:	89fb      	ldrh	r3, [r7, #14]
 800ef32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ef36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ef3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ef3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	8013      	strh	r3, [r2, #0]
 800ef46:	e14d      	b.n	800f1e4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	785b      	ldrb	r3, [r3, #1]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	f040 80a5 	bne.w	800f09c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ef52:	687a      	ldr	r2, [r7, #4]
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	009b      	lsls	r3, r3, #2
 800ef5a:	4413      	add	r3, r2
 800ef5c:	881b      	ldrh	r3, [r3, #0]
 800ef5e:	843b      	strh	r3, [r7, #32]
 800ef60:	8c3b      	ldrh	r3, [r7, #32]
 800ef62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d01b      	beq.n	800efa2 <USB_DeactivateEndpoint+0x18a>
 800ef6a:	687a      	ldr	r2, [r7, #4]
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	781b      	ldrb	r3, [r3, #0]
 800ef70:	009b      	lsls	r3, r3, #2
 800ef72:	4413      	add	r3, r2
 800ef74:	881b      	ldrh	r3, [r3, #0]
 800ef76:	b29b      	uxth	r3, r3
 800ef78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ef7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef80:	83fb      	strh	r3, [r7, #30]
 800ef82:	687a      	ldr	r2, [r7, #4]
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	781b      	ldrb	r3, [r3, #0]
 800ef88:	009b      	lsls	r3, r3, #2
 800ef8a:	441a      	add	r2, r3
 800ef8c:	8bfb      	ldrh	r3, [r7, #30]
 800ef8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ef92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ef96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ef9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef9e:	b29b      	uxth	r3, r3
 800efa0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800efa2:	687a      	ldr	r2, [r7, #4]
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	781b      	ldrb	r3, [r3, #0]
 800efa8:	009b      	lsls	r3, r3, #2
 800efaa:	4413      	add	r3, r2
 800efac:	881b      	ldrh	r3, [r3, #0]
 800efae:	83bb      	strh	r3, [r7, #28]
 800efb0:	8bbb      	ldrh	r3, [r7, #28]
 800efb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d01b      	beq.n	800eff2 <USB_DeactivateEndpoint+0x1da>
 800efba:	687a      	ldr	r2, [r7, #4]
 800efbc:	683b      	ldr	r3, [r7, #0]
 800efbe:	781b      	ldrb	r3, [r3, #0]
 800efc0:	009b      	lsls	r3, r3, #2
 800efc2:	4413      	add	r3, r2
 800efc4:	881b      	ldrh	r3, [r3, #0]
 800efc6:	b29b      	uxth	r3, r3
 800efc8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800efcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800efd0:	837b      	strh	r3, [r7, #26]
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	781b      	ldrb	r3, [r3, #0]
 800efd8:	009b      	lsls	r3, r3, #2
 800efda:	441a      	add	r2, r3
 800efdc:	8b7b      	ldrh	r3, [r7, #26]
 800efde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800efe2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800efe6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800efea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800efee:	b29b      	uxth	r3, r3
 800eff0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800eff2:	687a      	ldr	r2, [r7, #4]
 800eff4:	683b      	ldr	r3, [r7, #0]
 800eff6:	781b      	ldrb	r3, [r3, #0]
 800eff8:	009b      	lsls	r3, r3, #2
 800effa:	4413      	add	r3, r2
 800effc:	881b      	ldrh	r3, [r3, #0]
 800effe:	b29b      	uxth	r3, r3
 800f000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f008:	833b      	strh	r3, [r7, #24]
 800f00a:	687a      	ldr	r2, [r7, #4]
 800f00c:	683b      	ldr	r3, [r7, #0]
 800f00e:	781b      	ldrb	r3, [r3, #0]
 800f010:	009b      	lsls	r3, r3, #2
 800f012:	441a      	add	r2, r3
 800f014:	8b3b      	ldrh	r3, [r7, #24]
 800f016:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f01a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f01e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f022:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f026:	b29b      	uxth	r3, r3
 800f028:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f02a:	687a      	ldr	r2, [r7, #4]
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	009b      	lsls	r3, r3, #2
 800f032:	4413      	add	r3, r2
 800f034:	881b      	ldrh	r3, [r3, #0]
 800f036:	b29b      	uxth	r3, r3
 800f038:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f03c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f040:	82fb      	strh	r3, [r7, #22]
 800f042:	687a      	ldr	r2, [r7, #4]
 800f044:	683b      	ldr	r3, [r7, #0]
 800f046:	781b      	ldrb	r3, [r3, #0]
 800f048:	009b      	lsls	r3, r3, #2
 800f04a:	441a      	add	r2, r3
 800f04c:	8afb      	ldrh	r3, [r7, #22]
 800f04e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f052:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f05a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f05e:	b29b      	uxth	r3, r3
 800f060:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f062:	687a      	ldr	r2, [r7, #4]
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	781b      	ldrb	r3, [r3, #0]
 800f068:	009b      	lsls	r3, r3, #2
 800f06a:	4413      	add	r3, r2
 800f06c:	881b      	ldrh	r3, [r3, #0]
 800f06e:	b29b      	uxth	r3, r3
 800f070:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f078:	82bb      	strh	r3, [r7, #20]
 800f07a:	687a      	ldr	r2, [r7, #4]
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	781b      	ldrb	r3, [r3, #0]
 800f080:	009b      	lsls	r3, r3, #2
 800f082:	441a      	add	r2, r3
 800f084:	8abb      	ldrh	r3, [r7, #20]
 800f086:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f08a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f08e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f096:	b29b      	uxth	r3, r3
 800f098:	8013      	strh	r3, [r2, #0]
 800f09a:	e0a3      	b.n	800f1e4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	009b      	lsls	r3, r3, #2
 800f0a4:	4413      	add	r3, r2
 800f0a6:	881b      	ldrh	r3, [r3, #0]
 800f0a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f0aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f0ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d01b      	beq.n	800f0ec <USB_DeactivateEndpoint+0x2d4>
 800f0b4:	687a      	ldr	r2, [r7, #4]
 800f0b6:	683b      	ldr	r3, [r7, #0]
 800f0b8:	781b      	ldrb	r3, [r3, #0]
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	4413      	add	r3, r2
 800f0be:	881b      	ldrh	r3, [r3, #0]
 800f0c0:	b29b      	uxth	r3, r3
 800f0c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f0c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f0ca:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800f0cc:	687a      	ldr	r2, [r7, #4]
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	009b      	lsls	r3, r3, #2
 800f0d4:	441a      	add	r2, r3
 800f0d6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f0d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f0dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f0e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f0e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0e8:	b29b      	uxth	r3, r3
 800f0ea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f0ec:	687a      	ldr	r2, [r7, #4]
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	009b      	lsls	r3, r3, #2
 800f0f4:	4413      	add	r3, r2
 800f0f6:	881b      	ldrh	r3, [r3, #0]
 800f0f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800f0fa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f0fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f100:	2b00      	cmp	r3, #0
 800f102:	d01b      	beq.n	800f13c <USB_DeactivateEndpoint+0x324>
 800f104:	687a      	ldr	r2, [r7, #4]
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	781b      	ldrb	r3, [r3, #0]
 800f10a:	009b      	lsls	r3, r3, #2
 800f10c:	4413      	add	r3, r2
 800f10e:	881b      	ldrh	r3, [r3, #0]
 800f110:	b29b      	uxth	r3, r3
 800f112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f11a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f11c:	687a      	ldr	r2, [r7, #4]
 800f11e:	683b      	ldr	r3, [r7, #0]
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	009b      	lsls	r3, r3, #2
 800f124:	441a      	add	r2, r3
 800f126:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f128:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f12c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f134:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f138:	b29b      	uxth	r3, r3
 800f13a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f13c:	687a      	ldr	r2, [r7, #4]
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	009b      	lsls	r3, r3, #2
 800f144:	4413      	add	r3, r2
 800f146:	881b      	ldrh	r3, [r3, #0]
 800f148:	b29b      	uxth	r3, r3
 800f14a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f14e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f152:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f154:	687a      	ldr	r2, [r7, #4]
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	781b      	ldrb	r3, [r3, #0]
 800f15a:	009b      	lsls	r3, r3, #2
 800f15c:	441a      	add	r2, r3
 800f15e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f160:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f164:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f168:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f16c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f170:	b29b      	uxth	r3, r3
 800f172:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f174:	687a      	ldr	r2, [r7, #4]
 800f176:	683b      	ldr	r3, [r7, #0]
 800f178:	781b      	ldrb	r3, [r3, #0]
 800f17a:	009b      	lsls	r3, r3, #2
 800f17c:	4413      	add	r3, r2
 800f17e:	881b      	ldrh	r3, [r3, #0]
 800f180:	b29b      	uxth	r3, r3
 800f182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f18a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f18c:	687a      	ldr	r2, [r7, #4]
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	009b      	lsls	r3, r3, #2
 800f194:	441a      	add	r2, r3
 800f196:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f198:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f19c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f1a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1a8:	b29b      	uxth	r3, r3
 800f1aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f1ac:	687a      	ldr	r2, [r7, #4]
 800f1ae:	683b      	ldr	r3, [r7, #0]
 800f1b0:	781b      	ldrb	r3, [r3, #0]
 800f1b2:	009b      	lsls	r3, r3, #2
 800f1b4:	4413      	add	r3, r2
 800f1b6:	881b      	ldrh	r3, [r3, #0]
 800f1b8:	b29b      	uxth	r3, r3
 800f1ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f1be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f1c4:	687a      	ldr	r2, [r7, #4]
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	781b      	ldrb	r3, [r3, #0]
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	441a      	add	r2, r3
 800f1ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f1d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f1d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f1dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1e0:	b29b      	uxth	r3, r3
 800f1e2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f1e4:	2300      	movs	r3, #0
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	3734      	adds	r7, #52	@ 0x34
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f0:	4770      	bx	lr

0800f1f2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f1f2:	b580      	push	{r7, lr}
 800f1f4:	b0ac      	sub	sp, #176	@ 0xb0
 800f1f6:	af00      	add	r7, sp, #0
 800f1f8:	6078      	str	r0, [r7, #4]
 800f1fa:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	785b      	ldrb	r3, [r3, #1]
 800f200:	2b01      	cmp	r3, #1
 800f202:	f040 84ca 	bne.w	800fb9a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	699a      	ldr	r2, [r3, #24]
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	691b      	ldr	r3, [r3, #16]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d904      	bls.n	800f21c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	691b      	ldr	r3, [r3, #16]
 800f216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f21a:	e003      	b.n	800f224 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	699b      	ldr	r3, [r3, #24]
 800f220:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	7b1b      	ldrb	r3, [r3, #12]
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d122      	bne.n	800f272 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	6959      	ldr	r1, [r3, #20]
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	88da      	ldrh	r2, [r3, #6]
 800f234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f238:	b29b      	uxth	r3, r3
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f000 febd 	bl	800ffba <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	613b      	str	r3, [r7, #16]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f24a:	b29b      	uxth	r3, r3
 800f24c:	461a      	mov	r2, r3
 800f24e:	693b      	ldr	r3, [r7, #16]
 800f250:	4413      	add	r3, r2
 800f252:	613b      	str	r3, [r7, #16]
 800f254:	683b      	ldr	r3, [r7, #0]
 800f256:	781b      	ldrb	r3, [r3, #0]
 800f258:	00da      	lsls	r2, r3, #3
 800f25a:	693b      	ldr	r3, [r7, #16]
 800f25c:	4413      	add	r3, r2
 800f25e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f262:	60fb      	str	r3, [r7, #12]
 800f264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f268:	b29a      	uxth	r2, r3
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	801a      	strh	r2, [r3, #0]
 800f26e:	f000 bc6f 	b.w	800fb50 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	78db      	ldrb	r3, [r3, #3]
 800f276:	2b02      	cmp	r3, #2
 800f278:	f040 831e 	bne.w	800f8b8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	6a1a      	ldr	r2, [r3, #32]
 800f280:	683b      	ldr	r3, [r7, #0]
 800f282:	691b      	ldr	r3, [r3, #16]
 800f284:	429a      	cmp	r2, r3
 800f286:	f240 82cf 	bls.w	800f828 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	781b      	ldrb	r3, [r3, #0]
 800f290:	009b      	lsls	r3, r3, #2
 800f292:	4413      	add	r3, r2
 800f294:	881b      	ldrh	r3, [r3, #0]
 800f296:	b29b      	uxth	r3, r3
 800f298:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f29c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2a0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	009b      	lsls	r3, r3, #2
 800f2ac:	441a      	add	r2, r3
 800f2ae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800f2b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2ba:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2c2:	b29b      	uxth	r3, r3
 800f2c4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	6a1a      	ldr	r2, [r3, #32]
 800f2ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2ce:	1ad2      	subs	r2, r2, r3
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f2d4:	687a      	ldr	r2, [r7, #4]
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	781b      	ldrb	r3, [r3, #0]
 800f2da:	009b      	lsls	r3, r3, #2
 800f2dc:	4413      	add	r3, r2
 800f2de:	881b      	ldrh	r3, [r3, #0]
 800f2e0:	b29b      	uxth	r3, r3
 800f2e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	f000 814f 	beq.w	800f58a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	785b      	ldrb	r3, [r3, #1]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d16b      	bne.n	800f3d0 <USB_EPStartXfer+0x1de>
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f302:	b29b      	uxth	r3, r3
 800f304:	461a      	mov	r2, r3
 800f306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f308:	4413      	add	r3, r2
 800f30a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f30c:	683b      	ldr	r3, [r7, #0]
 800f30e:	781b      	ldrb	r3, [r3, #0]
 800f310:	00da      	lsls	r2, r3, #3
 800f312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f314:	4413      	add	r3, r2
 800f316:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f31a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f31e:	881b      	ldrh	r3, [r3, #0]
 800f320:	b29b      	uxth	r3, r3
 800f322:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f326:	b29a      	uxth	r2, r3
 800f328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f32a:	801a      	strh	r2, [r3, #0]
 800f32c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f330:	2b00      	cmp	r3, #0
 800f332:	d10a      	bne.n	800f34a <USB_EPStartXfer+0x158>
 800f334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f336:	881b      	ldrh	r3, [r3, #0]
 800f338:	b29b      	uxth	r3, r3
 800f33a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f33e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f342:	b29a      	uxth	r2, r3
 800f344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f346:	801a      	strh	r2, [r3, #0]
 800f348:	e05b      	b.n	800f402 <USB_EPStartXfer+0x210>
 800f34a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f34e:	2b3e      	cmp	r3, #62	@ 0x3e
 800f350:	d81c      	bhi.n	800f38c <USB_EPStartXfer+0x19a>
 800f352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f356:	085b      	lsrs	r3, r3, #1
 800f358:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f35c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f360:	f003 0301 	and.w	r3, r3, #1
 800f364:	2b00      	cmp	r3, #0
 800f366:	d004      	beq.n	800f372 <USB_EPStartXfer+0x180>
 800f368:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f36c:	3301      	adds	r3, #1
 800f36e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f374:	881b      	ldrh	r3, [r3, #0]
 800f376:	b29a      	uxth	r2, r3
 800f378:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f37c:	b29b      	uxth	r3, r3
 800f37e:	029b      	lsls	r3, r3, #10
 800f380:	b29b      	uxth	r3, r3
 800f382:	4313      	orrs	r3, r2
 800f384:	b29a      	uxth	r2, r3
 800f386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f388:	801a      	strh	r2, [r3, #0]
 800f38a:	e03a      	b.n	800f402 <USB_EPStartXfer+0x210>
 800f38c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f390:	095b      	lsrs	r3, r3, #5
 800f392:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f396:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f39a:	f003 031f 	and.w	r3, r3, #31
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d104      	bne.n	800f3ac <USB_EPStartXfer+0x1ba>
 800f3a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f3a6:	3b01      	subs	r3, #1
 800f3a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ae:	881b      	ldrh	r3, [r3, #0]
 800f3b0:	b29a      	uxth	r2, r3
 800f3b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	029b      	lsls	r3, r3, #10
 800f3ba:	b29b      	uxth	r3, r3
 800f3bc:	4313      	orrs	r3, r2
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f3c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3cc:	801a      	strh	r2, [r3, #0]
 800f3ce:	e018      	b.n	800f402 <USB_EPStartXfer+0x210>
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	785b      	ldrb	r3, [r3, #1]
 800f3d4:	2b01      	cmp	r3, #1
 800f3d6:	d114      	bne.n	800f402 <USB_EPStartXfer+0x210>
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3de:	b29b      	uxth	r3, r3
 800f3e0:	461a      	mov	r2, r3
 800f3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3e4:	4413      	add	r3, r2
 800f3e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	781b      	ldrb	r3, [r3, #0]
 800f3ec:	00da      	lsls	r2, r3, #3
 800f3ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3f0:	4413      	add	r3, r2
 800f3f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f3f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3fc:	b29a      	uxth	r2, r3
 800f3fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f400:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	895b      	ldrh	r3, [r3, #10]
 800f406:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	6959      	ldr	r1, [r3, #20]
 800f40e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f412:	b29b      	uxth	r3, r3
 800f414:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f000 fdce 	bl	800ffba <USB_WritePMA>
            ep->xfer_buff += len;
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	695a      	ldr	r2, [r3, #20]
 800f422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f426:	441a      	add	r2, r3
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f42c:	683b      	ldr	r3, [r7, #0]
 800f42e:	6a1a      	ldr	r2, [r3, #32]
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	691b      	ldr	r3, [r3, #16]
 800f434:	429a      	cmp	r2, r3
 800f436:	d907      	bls.n	800f448 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	6a1a      	ldr	r2, [r3, #32]
 800f43c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f440:	1ad2      	subs	r2, r2, r3
 800f442:	683b      	ldr	r3, [r7, #0]
 800f444:	621a      	str	r2, [r3, #32]
 800f446:	e006      	b.n	800f456 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	6a1b      	ldr	r3, [r3, #32]
 800f44c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f450:	683b      	ldr	r3, [r7, #0]
 800f452:	2200      	movs	r2, #0
 800f454:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f456:	683b      	ldr	r3, [r7, #0]
 800f458:	785b      	ldrb	r3, [r3, #1]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d16b      	bne.n	800f536 <USB_EPStartXfer+0x344>
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	61bb      	str	r3, [r7, #24]
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f468:	b29b      	uxth	r3, r3
 800f46a:	461a      	mov	r2, r3
 800f46c:	69bb      	ldr	r3, [r7, #24]
 800f46e:	4413      	add	r3, r2
 800f470:	61bb      	str	r3, [r7, #24]
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	781b      	ldrb	r3, [r3, #0]
 800f476:	00da      	lsls	r2, r3, #3
 800f478:	69bb      	ldr	r3, [r7, #24]
 800f47a:	4413      	add	r3, r2
 800f47c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f480:	617b      	str	r3, [r7, #20]
 800f482:	697b      	ldr	r3, [r7, #20]
 800f484:	881b      	ldrh	r3, [r3, #0]
 800f486:	b29b      	uxth	r3, r3
 800f488:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f48c:	b29a      	uxth	r2, r3
 800f48e:	697b      	ldr	r3, [r7, #20]
 800f490:	801a      	strh	r2, [r3, #0]
 800f492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f496:	2b00      	cmp	r3, #0
 800f498:	d10a      	bne.n	800f4b0 <USB_EPStartXfer+0x2be>
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	881b      	ldrh	r3, [r3, #0]
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4a8:	b29a      	uxth	r2, r3
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	801a      	strh	r2, [r3, #0]
 800f4ae:	e05d      	b.n	800f56c <USB_EPStartXfer+0x37a>
 800f4b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4b4:	2b3e      	cmp	r3, #62	@ 0x3e
 800f4b6:	d81c      	bhi.n	800f4f2 <USB_EPStartXfer+0x300>
 800f4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4bc:	085b      	lsrs	r3, r3, #1
 800f4be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f4c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4c6:	f003 0301 	and.w	r3, r3, #1
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d004      	beq.n	800f4d8 <USB_EPStartXfer+0x2e6>
 800f4ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f4d2:	3301      	adds	r3, #1
 800f4d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f4d8:	697b      	ldr	r3, [r7, #20]
 800f4da:	881b      	ldrh	r3, [r3, #0]
 800f4dc:	b29a      	uxth	r2, r3
 800f4de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f4e2:	b29b      	uxth	r3, r3
 800f4e4:	029b      	lsls	r3, r3, #10
 800f4e6:	b29b      	uxth	r3, r3
 800f4e8:	4313      	orrs	r3, r2
 800f4ea:	b29a      	uxth	r2, r3
 800f4ec:	697b      	ldr	r3, [r7, #20]
 800f4ee:	801a      	strh	r2, [r3, #0]
 800f4f0:	e03c      	b.n	800f56c <USB_EPStartXfer+0x37a>
 800f4f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4f6:	095b      	lsrs	r3, r3, #5
 800f4f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f4fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f500:	f003 031f 	and.w	r3, r3, #31
 800f504:	2b00      	cmp	r3, #0
 800f506:	d104      	bne.n	800f512 <USB_EPStartXfer+0x320>
 800f508:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f50c:	3b01      	subs	r3, #1
 800f50e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f512:	697b      	ldr	r3, [r7, #20]
 800f514:	881b      	ldrh	r3, [r3, #0]
 800f516:	b29a      	uxth	r2, r3
 800f518:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f51c:	b29b      	uxth	r3, r3
 800f51e:	029b      	lsls	r3, r3, #10
 800f520:	b29b      	uxth	r3, r3
 800f522:	4313      	orrs	r3, r2
 800f524:	b29b      	uxth	r3, r3
 800f526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f52a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f52e:	b29a      	uxth	r2, r3
 800f530:	697b      	ldr	r3, [r7, #20]
 800f532:	801a      	strh	r2, [r3, #0]
 800f534:	e01a      	b.n	800f56c <USB_EPStartXfer+0x37a>
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	785b      	ldrb	r3, [r3, #1]
 800f53a:	2b01      	cmp	r3, #1
 800f53c:	d116      	bne.n	800f56c <USB_EPStartXfer+0x37a>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	623b      	str	r3, [r7, #32]
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f548:	b29b      	uxth	r3, r3
 800f54a:	461a      	mov	r2, r3
 800f54c:	6a3b      	ldr	r3, [r7, #32]
 800f54e:	4413      	add	r3, r2
 800f550:	623b      	str	r3, [r7, #32]
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	781b      	ldrb	r3, [r3, #0]
 800f556:	00da      	lsls	r2, r3, #3
 800f558:	6a3b      	ldr	r3, [r7, #32]
 800f55a:	4413      	add	r3, r2
 800f55c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f560:	61fb      	str	r3, [r7, #28]
 800f562:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f566:	b29a      	uxth	r2, r3
 800f568:	69fb      	ldr	r3, [r7, #28]
 800f56a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	891b      	ldrh	r3, [r3, #8]
 800f570:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	6959      	ldr	r1, [r3, #20]
 800f578:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f57c:	b29b      	uxth	r3, r3
 800f57e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f582:	6878      	ldr	r0, [r7, #4]
 800f584:	f000 fd19 	bl	800ffba <USB_WritePMA>
 800f588:	e2e2      	b.n	800fb50 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	785b      	ldrb	r3, [r3, #1]
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d16b      	bne.n	800f66a <USB_EPStartXfer+0x478>
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f59c:	b29b      	uxth	r3, r3
 800f59e:	461a      	mov	r2, r3
 800f5a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f5a2:	4413      	add	r3, r2
 800f5a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f5a6:	683b      	ldr	r3, [r7, #0]
 800f5a8:	781b      	ldrb	r3, [r3, #0]
 800f5aa:	00da      	lsls	r2, r3, #3
 800f5ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f5ae:	4413      	add	r3, r2
 800f5b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f5b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f5b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5b8:	881b      	ldrh	r3, [r3, #0]
 800f5ba:	b29b      	uxth	r3, r3
 800f5bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f5c0:	b29a      	uxth	r2, r3
 800f5c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5c4:	801a      	strh	r2, [r3, #0]
 800f5c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d10a      	bne.n	800f5e4 <USB_EPStartXfer+0x3f2>
 800f5ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5d0:	881b      	ldrh	r3, [r3, #0]
 800f5d2:	b29b      	uxth	r3, r3
 800f5d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f5d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f5dc:	b29a      	uxth	r2, r3
 800f5de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f5e0:	801a      	strh	r2, [r3, #0]
 800f5e2:	e05d      	b.n	800f6a0 <USB_EPStartXfer+0x4ae>
 800f5e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5e8:	2b3e      	cmp	r3, #62	@ 0x3e
 800f5ea:	d81c      	bhi.n	800f626 <USB_EPStartXfer+0x434>
 800f5ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5f0:	085b      	lsrs	r3, r3, #1
 800f5f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f5f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5fa:	f003 0301 	and.w	r3, r3, #1
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d004      	beq.n	800f60c <USB_EPStartXfer+0x41a>
 800f602:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f606:	3301      	adds	r3, #1
 800f608:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f60c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f60e:	881b      	ldrh	r3, [r3, #0]
 800f610:	b29a      	uxth	r2, r3
 800f612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f616:	b29b      	uxth	r3, r3
 800f618:	029b      	lsls	r3, r3, #10
 800f61a:	b29b      	uxth	r3, r3
 800f61c:	4313      	orrs	r3, r2
 800f61e:	b29a      	uxth	r2, r3
 800f620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f622:	801a      	strh	r2, [r3, #0]
 800f624:	e03c      	b.n	800f6a0 <USB_EPStartXfer+0x4ae>
 800f626:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f62a:	095b      	lsrs	r3, r3, #5
 800f62c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f630:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f634:	f003 031f 	and.w	r3, r3, #31
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d104      	bne.n	800f646 <USB_EPStartXfer+0x454>
 800f63c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f640:	3b01      	subs	r3, #1
 800f642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f646:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f648:	881b      	ldrh	r3, [r3, #0]
 800f64a:	b29a      	uxth	r2, r3
 800f64c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f650:	b29b      	uxth	r3, r3
 800f652:	029b      	lsls	r3, r3, #10
 800f654:	b29b      	uxth	r3, r3
 800f656:	4313      	orrs	r3, r2
 800f658:	b29b      	uxth	r3, r3
 800f65a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f65e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f662:	b29a      	uxth	r2, r3
 800f664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f666:	801a      	strh	r2, [r3, #0]
 800f668:	e01a      	b.n	800f6a0 <USB_EPStartXfer+0x4ae>
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	785b      	ldrb	r3, [r3, #1]
 800f66e:	2b01      	cmp	r3, #1
 800f670:	d116      	bne.n	800f6a0 <USB_EPStartXfer+0x4ae>
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	653b      	str	r3, [r7, #80]	@ 0x50
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f67c:	b29b      	uxth	r3, r3
 800f67e:	461a      	mov	r2, r3
 800f680:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f682:	4413      	add	r3, r2
 800f684:	653b      	str	r3, [r7, #80]	@ 0x50
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	781b      	ldrb	r3, [r3, #0]
 800f68a:	00da      	lsls	r2, r3, #3
 800f68c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f68e:	4413      	add	r3, r2
 800f690:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f694:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f69a:	b29a      	uxth	r2, r3
 800f69c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f69e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f6a0:	683b      	ldr	r3, [r7, #0]
 800f6a2:	891b      	ldrh	r3, [r3, #8]
 800f6a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f6a8:	683b      	ldr	r3, [r7, #0]
 800f6aa:	6959      	ldr	r1, [r3, #20]
 800f6ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6b0:	b29b      	uxth	r3, r3
 800f6b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f000 fc7f 	bl	800ffba <USB_WritePMA>
            ep->xfer_buff += len;
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	695a      	ldr	r2, [r3, #20]
 800f6c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6c4:	441a      	add	r2, r3
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	6a1a      	ldr	r2, [r3, #32]
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	691b      	ldr	r3, [r3, #16]
 800f6d2:	429a      	cmp	r2, r3
 800f6d4:	d907      	bls.n	800f6e6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	6a1a      	ldr	r2, [r3, #32]
 800f6da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6de:	1ad2      	subs	r2, r2, r3
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	621a      	str	r2, [r3, #32]
 800f6e4:	e006      	b.n	800f6f4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	6a1b      	ldr	r3, [r3, #32]
 800f6ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	643b      	str	r3, [r7, #64]	@ 0x40
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	785b      	ldrb	r3, [r3, #1]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d16b      	bne.n	800f7d8 <USB_EPStartXfer+0x5e6>
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f70a:	b29b      	uxth	r3, r3
 800f70c:	461a      	mov	r2, r3
 800f70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f710:	4413      	add	r3, r2
 800f712:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	00da      	lsls	r2, r3, #3
 800f71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71c:	4413      	add	r3, r2
 800f71e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f722:	637b      	str	r3, [r7, #52]	@ 0x34
 800f724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f726:	881b      	ldrh	r3, [r3, #0]
 800f728:	b29b      	uxth	r3, r3
 800f72a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f72e:	b29a      	uxth	r2, r3
 800f730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f732:	801a      	strh	r2, [r3, #0]
 800f734:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d10a      	bne.n	800f752 <USB_EPStartXfer+0x560>
 800f73c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f73e:	881b      	ldrh	r3, [r3, #0]
 800f740:	b29b      	uxth	r3, r3
 800f742:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f746:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f74a:	b29a      	uxth	r2, r3
 800f74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f74e:	801a      	strh	r2, [r3, #0]
 800f750:	e05b      	b.n	800f80a <USB_EPStartXfer+0x618>
 800f752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f756:	2b3e      	cmp	r3, #62	@ 0x3e
 800f758:	d81c      	bhi.n	800f794 <USB_EPStartXfer+0x5a2>
 800f75a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f75e:	085b      	lsrs	r3, r3, #1
 800f760:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f768:	f003 0301 	and.w	r3, r3, #1
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d004      	beq.n	800f77a <USB_EPStartXfer+0x588>
 800f770:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f774:	3301      	adds	r3, #1
 800f776:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f77c:	881b      	ldrh	r3, [r3, #0]
 800f77e:	b29a      	uxth	r2, r3
 800f780:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f784:	b29b      	uxth	r3, r3
 800f786:	029b      	lsls	r3, r3, #10
 800f788:	b29b      	uxth	r3, r3
 800f78a:	4313      	orrs	r3, r2
 800f78c:	b29a      	uxth	r2, r3
 800f78e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f790:	801a      	strh	r2, [r3, #0]
 800f792:	e03a      	b.n	800f80a <USB_EPStartXfer+0x618>
 800f794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f798:	095b      	lsrs	r3, r3, #5
 800f79a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f79e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7a2:	f003 031f 	and.w	r3, r3, #31
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d104      	bne.n	800f7b4 <USB_EPStartXfer+0x5c2>
 800f7aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f7ae:	3b01      	subs	r3, #1
 800f7b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f7b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7b6:	881b      	ldrh	r3, [r3, #0]
 800f7b8:	b29a      	uxth	r2, r3
 800f7ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f7be:	b29b      	uxth	r3, r3
 800f7c0:	029b      	lsls	r3, r3, #10
 800f7c2:	b29b      	uxth	r3, r3
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	b29b      	uxth	r3, r3
 800f7c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f7cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f7d0:	b29a      	uxth	r2, r3
 800f7d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7d4:	801a      	strh	r2, [r3, #0]
 800f7d6:	e018      	b.n	800f80a <USB_EPStartXfer+0x618>
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	785b      	ldrb	r3, [r3, #1]
 800f7dc:	2b01      	cmp	r3, #1
 800f7de:	d114      	bne.n	800f80a <USB_EPStartXfer+0x618>
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f7e6:	b29b      	uxth	r3, r3
 800f7e8:	461a      	mov	r2, r3
 800f7ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7ec:	4413      	add	r3, r2
 800f7ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	781b      	ldrb	r3, [r3, #0]
 800f7f4:	00da      	lsls	r2, r3, #3
 800f7f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7f8:	4413      	add	r3, r2
 800f7fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f7fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f804:	b29a      	uxth	r2, r3
 800f806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f808:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	895b      	ldrh	r3, [r3, #10]
 800f80e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f812:	683b      	ldr	r3, [r7, #0]
 800f814:	6959      	ldr	r1, [r3, #20]
 800f816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f81a:	b29b      	uxth	r3, r3
 800f81c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f820:	6878      	ldr	r0, [r7, #4]
 800f822:	f000 fbca 	bl	800ffba <USB_WritePMA>
 800f826:	e193      	b.n	800fb50 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	6a1b      	ldr	r3, [r3, #32]
 800f82c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f830:	687a      	ldr	r2, [r7, #4]
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	009b      	lsls	r3, r3, #2
 800f838:	4413      	add	r3, r2
 800f83a:	881b      	ldrh	r3, [r3, #0]
 800f83c:	b29b      	uxth	r3, r3
 800f83e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f846:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f84a:	687a      	ldr	r2, [r7, #4]
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	781b      	ldrb	r3, [r3, #0]
 800f850:	009b      	lsls	r3, r3, #2
 800f852:	441a      	add	r2, r3
 800f854:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f85c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f868:	b29b      	uxth	r3, r3
 800f86a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f876:	b29b      	uxth	r3, r3
 800f878:	461a      	mov	r2, r3
 800f87a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f87c:	4413      	add	r3, r2
 800f87e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	781b      	ldrb	r3, [r3, #0]
 800f884:	00da      	lsls	r2, r3, #3
 800f886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f888:	4413      	add	r3, r2
 800f88a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f88e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f890:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f894:	b29a      	uxth	r2, r3
 800f896:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f898:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	891b      	ldrh	r3, [r3, #8]
 800f89e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	6959      	ldr	r1, [r3, #20]
 800f8a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8aa:	b29b      	uxth	r3, r3
 800f8ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f8b0:	6878      	ldr	r0, [r7, #4]
 800f8b2:	f000 fb82 	bl	800ffba <USB_WritePMA>
 800f8b6:	e14b      	b.n	800fb50 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	6a1a      	ldr	r2, [r3, #32]
 800f8bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8c0:	1ad2      	subs	r2, r2, r3
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f8c6:	687a      	ldr	r2, [r7, #4]
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	009b      	lsls	r3, r3, #2
 800f8ce:	4413      	add	r3, r2
 800f8d0:	881b      	ldrh	r3, [r3, #0]
 800f8d2:	b29b      	uxth	r3, r3
 800f8d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	f000 809a 	beq.w	800fa12 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	673b      	str	r3, [r7, #112]	@ 0x70
 800f8e2:	683b      	ldr	r3, [r7, #0]
 800f8e4:	785b      	ldrb	r3, [r3, #1]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d16b      	bne.n	800f9c2 <USB_EPStartXfer+0x7d0>
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f8f4:	b29b      	uxth	r3, r3
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f8fa:	4413      	add	r3, r2
 800f8fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	781b      	ldrb	r3, [r3, #0]
 800f902:	00da      	lsls	r2, r3, #3
 800f904:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f906:	4413      	add	r3, r2
 800f908:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f90c:	667b      	str	r3, [r7, #100]	@ 0x64
 800f90e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f910:	881b      	ldrh	r3, [r3, #0]
 800f912:	b29b      	uxth	r3, r3
 800f914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f918:	b29a      	uxth	r2, r3
 800f91a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f91c:	801a      	strh	r2, [r3, #0]
 800f91e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f922:	2b00      	cmp	r3, #0
 800f924:	d10a      	bne.n	800f93c <USB_EPStartXfer+0x74a>
 800f926:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f928:	881b      	ldrh	r3, [r3, #0]
 800f92a:	b29b      	uxth	r3, r3
 800f92c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f934:	b29a      	uxth	r2, r3
 800f936:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f938:	801a      	strh	r2, [r3, #0]
 800f93a:	e05b      	b.n	800f9f4 <USB_EPStartXfer+0x802>
 800f93c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f940:	2b3e      	cmp	r3, #62	@ 0x3e
 800f942:	d81c      	bhi.n	800f97e <USB_EPStartXfer+0x78c>
 800f944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f948:	085b      	lsrs	r3, r3, #1
 800f94a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f94e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f952:	f003 0301 	and.w	r3, r3, #1
 800f956:	2b00      	cmp	r3, #0
 800f958:	d004      	beq.n	800f964 <USB_EPStartXfer+0x772>
 800f95a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f95e:	3301      	adds	r3, #1
 800f960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f964:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f966:	881b      	ldrh	r3, [r3, #0]
 800f968:	b29a      	uxth	r2, r3
 800f96a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f96e:	b29b      	uxth	r3, r3
 800f970:	029b      	lsls	r3, r3, #10
 800f972:	b29b      	uxth	r3, r3
 800f974:	4313      	orrs	r3, r2
 800f976:	b29a      	uxth	r2, r3
 800f978:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f97a:	801a      	strh	r2, [r3, #0]
 800f97c:	e03a      	b.n	800f9f4 <USB_EPStartXfer+0x802>
 800f97e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f982:	095b      	lsrs	r3, r3, #5
 800f984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f98c:	f003 031f 	and.w	r3, r3, #31
 800f990:	2b00      	cmp	r3, #0
 800f992:	d104      	bne.n	800f99e <USB_EPStartXfer+0x7ac>
 800f994:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f998:	3b01      	subs	r3, #1
 800f99a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f99e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f9a0:	881b      	ldrh	r3, [r3, #0]
 800f9a2:	b29a      	uxth	r2, r3
 800f9a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f9a8:	b29b      	uxth	r3, r3
 800f9aa:	029b      	lsls	r3, r3, #10
 800f9ac:	b29b      	uxth	r3, r3
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	b29b      	uxth	r3, r3
 800f9b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9ba:	b29a      	uxth	r2, r3
 800f9bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f9be:	801a      	strh	r2, [r3, #0]
 800f9c0:	e018      	b.n	800f9f4 <USB_EPStartXfer+0x802>
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	785b      	ldrb	r3, [r3, #1]
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d114      	bne.n	800f9f4 <USB_EPStartXfer+0x802>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f9d0:	b29b      	uxth	r3, r3
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f9d6:	4413      	add	r3, r2
 800f9d8:	673b      	str	r3, [r7, #112]	@ 0x70
 800f9da:	683b      	ldr	r3, [r7, #0]
 800f9dc:	781b      	ldrb	r3, [r3, #0]
 800f9de:	00da      	lsls	r2, r3, #3
 800f9e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f9e2:	4413      	add	r3, r2
 800f9e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f9e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f9ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f9ee:	b29a      	uxth	r2, r3
 800f9f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f9f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	895b      	ldrh	r3, [r3, #10]
 800f9f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	6959      	ldr	r1, [r3, #20]
 800fa00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa04:	b29b      	uxth	r3, r3
 800fa06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fa0a:	6878      	ldr	r0, [r7, #4]
 800fa0c:	f000 fad5 	bl	800ffba <USB_WritePMA>
 800fa10:	e09e      	b.n	800fb50 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	785b      	ldrb	r3, [r3, #1]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d16b      	bne.n	800faf2 <USB_EPStartXfer+0x900>
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fa24:	b29b      	uxth	r3, r3
 800fa26:	461a      	mov	r2, r3
 800fa28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fa2a:	4413      	add	r3, r2
 800fa2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fa2e:	683b      	ldr	r3, [r7, #0]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	00da      	lsls	r2, r3, #3
 800fa34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fa36:	4413      	add	r3, r2
 800fa38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fa3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800fa3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa40:	881b      	ldrh	r3, [r3, #0]
 800fa42:	b29b      	uxth	r3, r3
 800fa44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fa48:	b29a      	uxth	r2, r3
 800fa4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa4c:	801a      	strh	r2, [r3, #0]
 800fa4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d10a      	bne.n	800fa6c <USB_EPStartXfer+0x87a>
 800fa56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa58:	881b      	ldrh	r3, [r3, #0]
 800fa5a:	b29b      	uxth	r3, r3
 800fa5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa64:	b29a      	uxth	r2, r3
 800fa66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa68:	801a      	strh	r2, [r3, #0]
 800fa6a:	e063      	b.n	800fb34 <USB_EPStartXfer+0x942>
 800fa6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa70:	2b3e      	cmp	r3, #62	@ 0x3e
 800fa72:	d81c      	bhi.n	800faae <USB_EPStartXfer+0x8bc>
 800fa74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa78:	085b      	lsrs	r3, r3, #1
 800fa7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa82:	f003 0301 	and.w	r3, r3, #1
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d004      	beq.n	800fa94 <USB_EPStartXfer+0x8a2>
 800fa8a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fa8e:	3301      	adds	r3, #1
 800fa90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa96:	881b      	ldrh	r3, [r3, #0]
 800fa98:	b29a      	uxth	r2, r3
 800fa9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fa9e:	b29b      	uxth	r3, r3
 800faa0:	029b      	lsls	r3, r3, #10
 800faa2:	b29b      	uxth	r3, r3
 800faa4:	4313      	orrs	r3, r2
 800faa6:	b29a      	uxth	r2, r3
 800faa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800faaa:	801a      	strh	r2, [r3, #0]
 800faac:	e042      	b.n	800fb34 <USB_EPStartXfer+0x942>
 800faae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fab2:	095b      	lsrs	r3, r3, #5
 800fab4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fab8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fabc:	f003 031f 	and.w	r3, r3, #31
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d104      	bne.n	800face <USB_EPStartXfer+0x8dc>
 800fac4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fac8:	3b01      	subs	r3, #1
 800faca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800face:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fad0:	881b      	ldrh	r3, [r3, #0]
 800fad2:	b29a      	uxth	r2, r3
 800fad4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fad8:	b29b      	uxth	r3, r3
 800fada:	029b      	lsls	r3, r3, #10
 800fadc:	b29b      	uxth	r3, r3
 800fade:	4313      	orrs	r3, r2
 800fae0:	b29b      	uxth	r3, r3
 800fae2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fae6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800faea:	b29a      	uxth	r2, r3
 800faec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800faee:	801a      	strh	r2, [r3, #0]
 800faf0:	e020      	b.n	800fb34 <USB_EPStartXfer+0x942>
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	785b      	ldrb	r3, [r3, #1]
 800faf6:	2b01      	cmp	r3, #1
 800faf8:	d11c      	bne.n	800fb34 <USB_EPStartXfer+0x942>
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fb06:	b29b      	uxth	r3, r3
 800fb08:	461a      	mov	r2, r3
 800fb0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb0e:	4413      	add	r3, r2
 800fb10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800fb14:	683b      	ldr	r3, [r7, #0]
 800fb16:	781b      	ldrb	r3, [r3, #0]
 800fb18:	00da      	lsls	r2, r3, #3
 800fb1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fb1e:	4413      	add	r3, r2
 800fb20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fb24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800fb28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb2c:	b29a      	uxth	r2, r3
 800fb2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800fb32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	891b      	ldrh	r3, [r3, #8]
 800fb38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	6959      	ldr	r1, [r3, #20]
 800fb40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb44:	b29b      	uxth	r3, r3
 800fb46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fb4a:	6878      	ldr	r0, [r7, #4]
 800fb4c:	f000 fa35 	bl	800ffba <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800fb50:	687a      	ldr	r2, [r7, #4]
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	781b      	ldrb	r3, [r3, #0]
 800fb56:	009b      	lsls	r3, r3, #2
 800fb58:	4413      	add	r3, r2
 800fb5a:	881b      	ldrh	r3, [r3, #0]
 800fb5c:	b29b      	uxth	r3, r3
 800fb5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fb62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb66:	817b      	strh	r3, [r7, #10]
 800fb68:	897b      	ldrh	r3, [r7, #10]
 800fb6a:	f083 0310 	eor.w	r3, r3, #16
 800fb6e:	817b      	strh	r3, [r7, #10]
 800fb70:	897b      	ldrh	r3, [r7, #10]
 800fb72:	f083 0320 	eor.w	r3, r3, #32
 800fb76:	817b      	strh	r3, [r7, #10]
 800fb78:	687a      	ldr	r2, [r7, #4]
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	781b      	ldrb	r3, [r3, #0]
 800fb7e:	009b      	lsls	r3, r3, #2
 800fb80:	441a      	add	r2, r3
 800fb82:	897b      	ldrh	r3, [r7, #10]
 800fb84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fb90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	8013      	strh	r3, [r2, #0]
 800fb98:	e0d5      	b.n	800fd46 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	7b1b      	ldrb	r3, [r3, #12]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d156      	bne.n	800fc50 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	699b      	ldr	r3, [r3, #24]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d122      	bne.n	800fbf0 <USB_EPStartXfer+0x9fe>
 800fbaa:	683b      	ldr	r3, [r7, #0]
 800fbac:	78db      	ldrb	r3, [r3, #3]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d11e      	bne.n	800fbf0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800fbb2:	687a      	ldr	r2, [r7, #4]
 800fbb4:	683b      	ldr	r3, [r7, #0]
 800fbb6:	781b      	ldrb	r3, [r3, #0]
 800fbb8:	009b      	lsls	r3, r3, #2
 800fbba:	4413      	add	r3, r2
 800fbbc:	881b      	ldrh	r3, [r3, #0]
 800fbbe:	b29b      	uxth	r3, r3
 800fbc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fbc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbc8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800fbcc:	687a      	ldr	r2, [r7, #4]
 800fbce:	683b      	ldr	r3, [r7, #0]
 800fbd0:	781b      	ldrb	r3, [r3, #0]
 800fbd2:	009b      	lsls	r3, r3, #2
 800fbd4:	441a      	add	r2, r3
 800fbd6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800fbda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fbde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fbe2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800fbe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fbea:	b29b      	uxth	r3, r3
 800fbec:	8013      	strh	r3, [r2, #0]
 800fbee:	e01d      	b.n	800fc2c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800fbf0:	687a      	ldr	r2, [r7, #4]
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	781b      	ldrb	r3, [r3, #0]
 800fbf6:	009b      	lsls	r3, r3, #2
 800fbf8:	4413      	add	r3, r2
 800fbfa:	881b      	ldrh	r3, [r3, #0]
 800fbfc:	b29b      	uxth	r3, r3
 800fbfe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800fc02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc06:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800fc0a:	687a      	ldr	r2, [r7, #4]
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	781b      	ldrb	r3, [r3, #0]
 800fc10:	009b      	lsls	r3, r3, #2
 800fc12:	441a      	add	r2, r3
 800fc14:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800fc18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fc20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fc24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc28:	b29b      	uxth	r3, r3
 800fc2a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	699a      	ldr	r2, [r3, #24]
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	691b      	ldr	r3, [r3, #16]
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d907      	bls.n	800fc48 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800fc38:	683b      	ldr	r3, [r7, #0]
 800fc3a:	699a      	ldr	r2, [r3, #24]
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	691b      	ldr	r3, [r3, #16]
 800fc40:	1ad2      	subs	r2, r2, r3
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	619a      	str	r2, [r3, #24]
 800fc46:	e054      	b.n	800fcf2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800fc48:	683b      	ldr	r3, [r7, #0]
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	619a      	str	r2, [r3, #24]
 800fc4e:	e050      	b.n	800fcf2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	78db      	ldrb	r3, [r3, #3]
 800fc54:	2b02      	cmp	r3, #2
 800fc56:	d142      	bne.n	800fcde <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	69db      	ldr	r3, [r3, #28]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d048      	beq.n	800fcf2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800fc60:	687a      	ldr	r2, [r7, #4]
 800fc62:	683b      	ldr	r3, [r7, #0]
 800fc64:	781b      	ldrb	r3, [r3, #0]
 800fc66:	009b      	lsls	r3, r3, #2
 800fc68:	4413      	add	r3, r2
 800fc6a:	881b      	ldrh	r3, [r3, #0]
 800fc6c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800fc70:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800fc74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d005      	beq.n	800fc88 <USB_EPStartXfer+0xa96>
 800fc7c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800fc80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d10b      	bne.n	800fca0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800fc88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800fc8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d12e      	bne.n	800fcf2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800fc94:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800fc98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d128      	bne.n	800fcf2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800fca0:	687a      	ldr	r2, [r7, #4]
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	781b      	ldrb	r3, [r3, #0]
 800fca6:	009b      	lsls	r3, r3, #2
 800fca8:	4413      	add	r3, r2
 800fcaa:	881b      	ldrh	r3, [r3, #0]
 800fcac:	b29b      	uxth	r3, r3
 800fcae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fcb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fcb6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800fcba:	687a      	ldr	r2, [r7, #4]
 800fcbc:	683b      	ldr	r3, [r7, #0]
 800fcbe:	781b      	ldrb	r3, [r3, #0]
 800fcc0:	009b      	lsls	r3, r3, #2
 800fcc2:	441a      	add	r2, r3
 800fcc4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800fcc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fcd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fcd4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fcd8:	b29b      	uxth	r3, r3
 800fcda:	8013      	strh	r3, [r2, #0]
 800fcdc:	e009      	b.n	800fcf2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	78db      	ldrb	r3, [r3, #3]
 800fce2:	2b01      	cmp	r3, #1
 800fce4:	d103      	bne.n	800fcee <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800fce6:	683b      	ldr	r3, [r7, #0]
 800fce8:	2200      	movs	r2, #0
 800fcea:	619a      	str	r2, [r3, #24]
 800fcec:	e001      	b.n	800fcf2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800fcee:	2301      	movs	r3, #1
 800fcf0:	e02a      	b.n	800fd48 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fcf2:	687a      	ldr	r2, [r7, #4]
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	781b      	ldrb	r3, [r3, #0]
 800fcf8:	009b      	lsls	r3, r3, #2
 800fcfa:	4413      	add	r3, r2
 800fcfc:	881b      	ldrh	r3, [r3, #0]
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fd04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd08:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800fd0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fd10:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fd14:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800fd18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fd1c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800fd20:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800fd24:	687a      	ldr	r2, [r7, #4]
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	781b      	ldrb	r3, [r3, #0]
 800fd2a:	009b      	lsls	r3, r3, #2
 800fd2c:	441a      	add	r2, r3
 800fd2e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fd32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fd36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fd3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fd3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd42:	b29b      	uxth	r3, r3
 800fd44:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fd46:	2300      	movs	r3, #0
}
 800fd48:	4618      	mov	r0, r3
 800fd4a:	37b0      	adds	r7, #176	@ 0xb0
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	bd80      	pop	{r7, pc}

0800fd50 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b085      	sub	sp, #20
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	785b      	ldrb	r3, [r3, #1]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d020      	beq.n	800fda4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800fd62:	687a      	ldr	r2, [r7, #4]
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	781b      	ldrb	r3, [r3, #0]
 800fd68:	009b      	lsls	r3, r3, #2
 800fd6a:	4413      	add	r3, r2
 800fd6c:	881b      	ldrh	r3, [r3, #0]
 800fd6e:	b29b      	uxth	r3, r3
 800fd70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fd74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd78:	81bb      	strh	r3, [r7, #12]
 800fd7a:	89bb      	ldrh	r3, [r7, #12]
 800fd7c:	f083 0310 	eor.w	r3, r3, #16
 800fd80:	81bb      	strh	r3, [r7, #12]
 800fd82:	687a      	ldr	r2, [r7, #4]
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	009b      	lsls	r3, r3, #2
 800fd8a:	441a      	add	r2, r3
 800fd8c:	89bb      	ldrh	r3, [r7, #12]
 800fd8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fd92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fd96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fd9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd9e:	b29b      	uxth	r3, r3
 800fda0:	8013      	strh	r3, [r2, #0]
 800fda2:	e01f      	b.n	800fde4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800fda4:	687a      	ldr	r2, [r7, #4]
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	009b      	lsls	r3, r3, #2
 800fdac:	4413      	add	r3, r2
 800fdae:	881b      	ldrh	r3, [r3, #0]
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800fdb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fdba:	81fb      	strh	r3, [r7, #14]
 800fdbc:	89fb      	ldrh	r3, [r7, #14]
 800fdbe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800fdc2:	81fb      	strh	r3, [r7, #14]
 800fdc4:	687a      	ldr	r2, [r7, #4]
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	781b      	ldrb	r3, [r3, #0]
 800fdca:	009b      	lsls	r3, r3, #2
 800fdcc:	441a      	add	r2, r3
 800fdce:	89fb      	ldrh	r3, [r7, #14]
 800fdd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fdd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fdd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fde0:	b29b      	uxth	r3, r3
 800fde2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fde4:	2300      	movs	r3, #0
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3714      	adds	r7, #20
 800fdea:	46bd      	mov	sp, r7
 800fdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf0:	4770      	bx	lr

0800fdf2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fdf2:	b480      	push	{r7}
 800fdf4:	b087      	sub	sp, #28
 800fdf6:	af00      	add	r7, sp, #0
 800fdf8:	6078      	str	r0, [r7, #4]
 800fdfa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	785b      	ldrb	r3, [r3, #1]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d04c      	beq.n	800fe9e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fe04:	687a      	ldr	r2, [r7, #4]
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	781b      	ldrb	r3, [r3, #0]
 800fe0a:	009b      	lsls	r3, r3, #2
 800fe0c:	4413      	add	r3, r2
 800fe0e:	881b      	ldrh	r3, [r3, #0]
 800fe10:	823b      	strh	r3, [r7, #16]
 800fe12:	8a3b      	ldrh	r3, [r7, #16]
 800fe14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d01b      	beq.n	800fe54 <USB_EPClearStall+0x62>
 800fe1c:	687a      	ldr	r2, [r7, #4]
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	781b      	ldrb	r3, [r3, #0]
 800fe22:	009b      	lsls	r3, r3, #2
 800fe24:	4413      	add	r3, r2
 800fe26:	881b      	ldrh	r3, [r3, #0]
 800fe28:	b29b      	uxth	r3, r3
 800fe2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe32:	81fb      	strh	r3, [r7, #14]
 800fe34:	687a      	ldr	r2, [r7, #4]
 800fe36:	683b      	ldr	r3, [r7, #0]
 800fe38:	781b      	ldrb	r3, [r3, #0]
 800fe3a:	009b      	lsls	r3, r3, #2
 800fe3c:	441a      	add	r2, r3
 800fe3e:	89fb      	ldrh	r3, [r7, #14]
 800fe40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fe44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fe48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fe4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800fe50:	b29b      	uxth	r3, r3
 800fe52:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	78db      	ldrb	r3, [r3, #3]
 800fe58:	2b01      	cmp	r3, #1
 800fe5a:	d06c      	beq.n	800ff36 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fe5c:	687a      	ldr	r2, [r7, #4]
 800fe5e:	683b      	ldr	r3, [r7, #0]
 800fe60:	781b      	ldrb	r3, [r3, #0]
 800fe62:	009b      	lsls	r3, r3, #2
 800fe64:	4413      	add	r3, r2
 800fe66:	881b      	ldrh	r3, [r3, #0]
 800fe68:	b29b      	uxth	r3, r3
 800fe6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fe6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe72:	81bb      	strh	r3, [r7, #12]
 800fe74:	89bb      	ldrh	r3, [r7, #12]
 800fe76:	f083 0320 	eor.w	r3, r3, #32
 800fe7a:	81bb      	strh	r3, [r7, #12]
 800fe7c:	687a      	ldr	r2, [r7, #4]
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	009b      	lsls	r3, r3, #2
 800fe84:	441a      	add	r2, r3
 800fe86:	89bb      	ldrh	r3, [r7, #12]
 800fe88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fe8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fe90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fe94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	8013      	strh	r3, [r2, #0]
 800fe9c:	e04b      	b.n	800ff36 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800fe9e:	687a      	ldr	r2, [r7, #4]
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	781b      	ldrb	r3, [r3, #0]
 800fea4:	009b      	lsls	r3, r3, #2
 800fea6:	4413      	add	r3, r2
 800fea8:	881b      	ldrh	r3, [r3, #0]
 800feaa:	82fb      	strh	r3, [r7, #22]
 800feac:	8afb      	ldrh	r3, [r7, #22]
 800feae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d01b      	beq.n	800feee <USB_EPClearStall+0xfc>
 800feb6:	687a      	ldr	r2, [r7, #4]
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	781b      	ldrb	r3, [r3, #0]
 800febc:	009b      	lsls	r3, r3, #2
 800febe:	4413      	add	r3, r2
 800fec0:	881b      	ldrh	r3, [r3, #0]
 800fec2:	b29b      	uxth	r3, r3
 800fec4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fecc:	82bb      	strh	r3, [r7, #20]
 800fece:	687a      	ldr	r2, [r7, #4]
 800fed0:	683b      	ldr	r3, [r7, #0]
 800fed2:	781b      	ldrb	r3, [r3, #0]
 800fed4:	009b      	lsls	r3, r3, #2
 800fed6:	441a      	add	r2, r3
 800fed8:	8abb      	ldrh	r3, [r7, #20]
 800feda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fee2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800feea:	b29b      	uxth	r3, r3
 800feec:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800feee:	687a      	ldr	r2, [r7, #4]
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	781b      	ldrb	r3, [r3, #0]
 800fef4:	009b      	lsls	r3, r3, #2
 800fef6:	4413      	add	r3, r2
 800fef8:	881b      	ldrh	r3, [r3, #0]
 800fefa:	b29b      	uxth	r3, r3
 800fefc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ff00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ff04:	827b      	strh	r3, [r7, #18]
 800ff06:	8a7b      	ldrh	r3, [r7, #18]
 800ff08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ff0c:	827b      	strh	r3, [r7, #18]
 800ff0e:	8a7b      	ldrh	r3, [r7, #18]
 800ff10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ff14:	827b      	strh	r3, [r7, #18]
 800ff16:	687a      	ldr	r2, [r7, #4]
 800ff18:	683b      	ldr	r3, [r7, #0]
 800ff1a:	781b      	ldrb	r3, [r3, #0]
 800ff1c:	009b      	lsls	r3, r3, #2
 800ff1e:	441a      	add	r2, r3
 800ff20:	8a7b      	ldrh	r3, [r7, #18]
 800ff22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ff26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ff2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ff2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff32:	b29b      	uxth	r3, r3
 800ff34:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ff36:	2300      	movs	r3, #0
}
 800ff38:	4618      	mov	r0, r3
 800ff3a:	371c      	adds	r7, #28
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff42:	4770      	bx	lr

0800ff44 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ff44:	b480      	push	{r7}
 800ff46:	b083      	sub	sp, #12
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]
 800ff4c:	460b      	mov	r3, r1
 800ff4e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ff50:	78fb      	ldrb	r3, [r7, #3]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d103      	bne.n	800ff5e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	2280      	movs	r2, #128	@ 0x80
 800ff5a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ff5e:	2300      	movs	r3, #0
}
 800ff60:	4618      	mov	r0, r3
 800ff62:	370c      	adds	r7, #12
 800ff64:	46bd      	mov	sp, r7
 800ff66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6a:	4770      	bx	lr

0800ff6c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ff6c:	b480      	push	{r7}
 800ff6e:	b083      	sub	sp, #12
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff84:	b29a      	uxth	r2, r3
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ff8c:	2300      	movs	r3, #0
}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	370c      	adds	r7, #12
 800ff92:	46bd      	mov	sp, r7
 800ff94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff98:	4770      	bx	lr

0800ff9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ff9a:	b480      	push	{r7}
 800ff9c:	b085      	sub	sp, #20
 800ff9e:	af00      	add	r7, sp, #0
 800ffa0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ffa8:	b29b      	uxth	r3, r3
 800ffaa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ffac:	68fb      	ldr	r3, [r7, #12]
}
 800ffae:	4618      	mov	r0, r3
 800ffb0:	3714      	adds	r7, #20
 800ffb2:	46bd      	mov	sp, r7
 800ffb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb8:	4770      	bx	lr

0800ffba <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ffba:	b480      	push	{r7}
 800ffbc:	b08b      	sub	sp, #44	@ 0x2c
 800ffbe:	af00      	add	r7, sp, #0
 800ffc0:	60f8      	str	r0, [r7, #12]
 800ffc2:	60b9      	str	r1, [r7, #8]
 800ffc4:	4611      	mov	r1, r2
 800ffc6:	461a      	mov	r2, r3
 800ffc8:	460b      	mov	r3, r1
 800ffca:	80fb      	strh	r3, [r7, #6]
 800ffcc:	4613      	mov	r3, r2
 800ffce:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ffd0:	88bb      	ldrh	r3, [r7, #4]
 800ffd2:	3301      	adds	r3, #1
 800ffd4:	085b      	lsrs	r3, r3, #1
 800ffd6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ffdc:	68bb      	ldr	r3, [r7, #8]
 800ffde:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ffe0:	88fa      	ldrh	r2, [r7, #6]
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	4413      	add	r3, r2
 800ffe6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ffea:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ffec:	69bb      	ldr	r3, [r7, #24]
 800ffee:	627b      	str	r3, [r7, #36]	@ 0x24
 800fff0:	e01c      	b.n	801002c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800fff2:	69fb      	ldr	r3, [r7, #28]
 800fff4:	781b      	ldrb	r3, [r3, #0]
 800fff6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fff8:	69fb      	ldr	r3, [r7, #28]
 800fffa:	3301      	adds	r3, #1
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	b21b      	sxth	r3, r3
 8010000:	021b      	lsls	r3, r3, #8
 8010002:	b21a      	sxth	r2, r3
 8010004:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010008:	4313      	orrs	r3, r2
 801000a:	b21b      	sxth	r3, r3
 801000c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 801000e:	6a3b      	ldr	r3, [r7, #32]
 8010010:	8a7a      	ldrh	r2, [r7, #18]
 8010012:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8010014:	6a3b      	ldr	r3, [r7, #32]
 8010016:	3302      	adds	r3, #2
 8010018:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 801001a:	69fb      	ldr	r3, [r7, #28]
 801001c:	3301      	adds	r3, #1
 801001e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8010020:	69fb      	ldr	r3, [r7, #28]
 8010022:	3301      	adds	r3, #1
 8010024:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8010026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010028:	3b01      	subs	r3, #1
 801002a:	627b      	str	r3, [r7, #36]	@ 0x24
 801002c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801002e:	2b00      	cmp	r3, #0
 8010030:	d1df      	bne.n	800fff2 <USB_WritePMA+0x38>
  }
}
 8010032:	bf00      	nop
 8010034:	bf00      	nop
 8010036:	372c      	adds	r7, #44	@ 0x2c
 8010038:	46bd      	mov	sp, r7
 801003a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003e:	4770      	bx	lr

08010040 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8010040:	b480      	push	{r7}
 8010042:	b08b      	sub	sp, #44	@ 0x2c
 8010044:	af00      	add	r7, sp, #0
 8010046:	60f8      	str	r0, [r7, #12]
 8010048:	60b9      	str	r1, [r7, #8]
 801004a:	4611      	mov	r1, r2
 801004c:	461a      	mov	r2, r3
 801004e:	460b      	mov	r3, r1
 8010050:	80fb      	strh	r3, [r7, #6]
 8010052:	4613      	mov	r3, r2
 8010054:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8010056:	88bb      	ldrh	r3, [r7, #4]
 8010058:	085b      	lsrs	r3, r3, #1
 801005a:	b29b      	uxth	r3, r3
 801005c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8010062:	68bb      	ldr	r3, [r7, #8]
 8010064:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8010066:	88fa      	ldrh	r2, [r7, #6]
 8010068:	697b      	ldr	r3, [r7, #20]
 801006a:	4413      	add	r3, r2
 801006c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010070:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	627b      	str	r3, [r7, #36]	@ 0x24
 8010076:	e018      	b.n	80100aa <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8010078:	6a3b      	ldr	r3, [r7, #32]
 801007a:	881b      	ldrh	r3, [r3, #0]
 801007c:	b29b      	uxth	r3, r3
 801007e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8010080:	6a3b      	ldr	r3, [r7, #32]
 8010082:	3302      	adds	r3, #2
 8010084:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8010086:	693b      	ldr	r3, [r7, #16]
 8010088:	b2da      	uxtb	r2, r3
 801008a:	69fb      	ldr	r3, [r7, #28]
 801008c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801008e:	69fb      	ldr	r3, [r7, #28]
 8010090:	3301      	adds	r3, #1
 8010092:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8010094:	693b      	ldr	r3, [r7, #16]
 8010096:	0a1b      	lsrs	r3, r3, #8
 8010098:	b2da      	uxtb	r2, r3
 801009a:	69fb      	ldr	r3, [r7, #28]
 801009c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801009e:	69fb      	ldr	r3, [r7, #28]
 80100a0:	3301      	adds	r3, #1
 80100a2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80100a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100a6:	3b01      	subs	r3, #1
 80100a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80100aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d1e3      	bne.n	8010078 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80100b0:	88bb      	ldrh	r3, [r7, #4]
 80100b2:	f003 0301 	and.w	r3, r3, #1
 80100b6:	b29b      	uxth	r3, r3
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d007      	beq.n	80100cc <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80100bc:	6a3b      	ldr	r3, [r7, #32]
 80100be:	881b      	ldrh	r3, [r3, #0]
 80100c0:	b29b      	uxth	r3, r3
 80100c2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80100c4:	693b      	ldr	r3, [r7, #16]
 80100c6:	b2da      	uxtb	r2, r3
 80100c8:	69fb      	ldr	r3, [r7, #28]
 80100ca:	701a      	strb	r2, [r3, #0]
  }
}
 80100cc:	bf00      	nop
 80100ce:	372c      	adds	r7, #44	@ 0x2c
 80100d0:	46bd      	mov	sp, r7
 80100d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d6:	4770      	bx	lr

080100d8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 80100dc:	4907      	ldr	r1, [pc, #28]	@ (80100fc <MX_FATFS_Init+0x24>)
 80100de:	4808      	ldr	r0, [pc, #32]	@ (8010100 <MX_FATFS_Init+0x28>)
 80100e0:	f001 fcfa 	bl	8011ad8 <FATFS_LinkDriver>
 80100e4:	4603      	mov	r3, r0
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d002      	beq.n	80100f0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 80100ea:	f04f 33ff 	mov.w	r3, #4294967295
 80100ee:	e003      	b.n	80100f8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80100f0:	4b04      	ldr	r3, [pc, #16]	@ (8010104 <MX_FATFS_Init+0x2c>)
 80100f2:	2201      	movs	r2, #1
 80100f4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80100f6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80100f8:	4618      	mov	r0, r3
 80100fa:	bd80      	pop	{r7, pc}
 80100fc:	20002430 	.word	0x20002430
 8010100:	20000014 	.word	0x20000014
 8010104:	20002434 	.word	0x20002434

08010108 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8010108:	b480      	push	{r7}
 801010a:	b083      	sub	sp, #12
 801010c:	af00      	add	r7, sp, #0
 801010e:	4603      	mov	r3, r0
 8010110:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8010112:	4b06      	ldr	r3, [pc, #24]	@ (801012c <USER_initialize+0x24>)
 8010114:	2201      	movs	r2, #1
 8010116:	701a      	strb	r2, [r3, #0]
    return Stat;
 8010118:	4b04      	ldr	r3, [pc, #16]	@ (801012c <USER_initialize+0x24>)
 801011a:	781b      	ldrb	r3, [r3, #0]
 801011c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 801011e:	4618      	mov	r0, r3
 8010120:	370c      	adds	r7, #12
 8010122:	46bd      	mov	sp, r7
 8010124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010128:	4770      	bx	lr
 801012a:	bf00      	nop
 801012c:	20000010 	.word	0x20000010

08010130 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010130:	b480      	push	{r7}
 8010132:	b083      	sub	sp, #12
 8010134:	af00      	add	r7, sp, #0
 8010136:	4603      	mov	r3, r0
 8010138:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 801013a:	4b06      	ldr	r3, [pc, #24]	@ (8010154 <USER_status+0x24>)
 801013c:	2201      	movs	r2, #1
 801013e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8010140:	4b04      	ldr	r3, [pc, #16]	@ (8010154 <USER_status+0x24>)
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8010146:	4618      	mov	r0, r3
 8010148:	370c      	adds	r7, #12
 801014a:	46bd      	mov	sp, r7
 801014c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010150:	4770      	bx	lr
 8010152:	bf00      	nop
 8010154:	20000010 	.word	0x20000010

08010158 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010158:	b480      	push	{r7}
 801015a:	b085      	sub	sp, #20
 801015c:	af00      	add	r7, sp, #0
 801015e:	60b9      	str	r1, [r7, #8]
 8010160:	607a      	str	r2, [r7, #4]
 8010162:	603b      	str	r3, [r7, #0]
 8010164:	4603      	mov	r3, r0
 8010166:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8010168:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 801016a:	4618      	mov	r0, r3
 801016c:	3714      	adds	r7, #20
 801016e:	46bd      	mov	sp, r7
 8010170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010174:	4770      	bx	lr

08010176 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010176:	b480      	push	{r7}
 8010178:	b085      	sub	sp, #20
 801017a:	af00      	add	r7, sp, #0
 801017c:	60b9      	str	r1, [r7, #8]
 801017e:	607a      	str	r2, [r7, #4]
 8010180:	603b      	str	r3, [r7, #0]
 8010182:	4603      	mov	r3, r0
 8010184:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8010186:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8010188:	4618      	mov	r0, r3
 801018a:	3714      	adds	r7, #20
 801018c:	46bd      	mov	sp, r7
 801018e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010192:	4770      	bx	lr

08010194 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8010194:	b480      	push	{r7}
 8010196:	b085      	sub	sp, #20
 8010198:	af00      	add	r7, sp, #0
 801019a:	4603      	mov	r3, r0
 801019c:	603a      	str	r2, [r7, #0]
 801019e:	71fb      	strb	r3, [r7, #7]
 80101a0:	460b      	mov	r3, r1
 80101a2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80101a4:	2301      	movs	r3, #1
 80101a6:	73fb      	strb	r3, [r7, #15]
    return res;
 80101a8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	3714      	adds	r7, #20
 80101ae:	46bd      	mov	sp, r7
 80101b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b4:	4770      	bx	lr

080101b6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80101b6:	b580      	push	{r7, lr}
 80101b8:	b084      	sub	sp, #16
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	6078      	str	r0, [r7, #4]
 80101be:	460b      	mov	r3, r1
 80101c0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80101c2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80101c6:	f002 f957 	bl	8012478 <USBD_static_malloc>
 80101ca:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d105      	bne.n	80101de <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	2200      	movs	r2, #0
 80101d6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80101da:	2302      	movs	r3, #2
 80101dc:	e066      	b.n	80102ac <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	68fa      	ldr	r2, [r7, #12]
 80101e2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	7c1b      	ldrb	r3, [r3, #16]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d119      	bne.n	8010222 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80101ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80101f2:	2202      	movs	r2, #2
 80101f4:	2181      	movs	r1, #129	@ 0x81
 80101f6:	6878      	ldr	r0, [r7, #4]
 80101f8:	f001 ffe5 	bl	80121c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	2201      	movs	r2, #1
 8010200:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010202:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010206:	2202      	movs	r2, #2
 8010208:	2101      	movs	r1, #1
 801020a:	6878      	ldr	r0, [r7, #4]
 801020c:	f001 ffdb 	bl	80121c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2201      	movs	r2, #1
 8010214:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2210      	movs	r2, #16
 801021c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8010220:	e016      	b.n	8010250 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010222:	2340      	movs	r3, #64	@ 0x40
 8010224:	2202      	movs	r2, #2
 8010226:	2181      	movs	r1, #129	@ 0x81
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	f001 ffcc 	bl	80121c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	2201      	movs	r2, #1
 8010232:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010234:	2340      	movs	r3, #64	@ 0x40
 8010236:	2202      	movs	r2, #2
 8010238:	2101      	movs	r1, #1
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	f001 ffc3 	bl	80121c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	2201      	movs	r2, #1
 8010244:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	2210      	movs	r2, #16
 801024c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010250:	2308      	movs	r3, #8
 8010252:	2203      	movs	r2, #3
 8010254:	2182      	movs	r1, #130	@ 0x82
 8010256:	6878      	ldr	r0, [r7, #4]
 8010258:	f001 ffb5 	bl	80121c6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2201      	movs	r2, #1
 8010260:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	2200      	movs	r2, #0
 8010272:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	2200      	movs	r2, #0
 801027a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	7c1b      	ldrb	r3, [r3, #16]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d109      	bne.n	801029a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801028c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010290:	2101      	movs	r1, #1
 8010292:	6878      	ldr	r0, [r7, #4]
 8010294:	f002 f886 	bl	80123a4 <USBD_LL_PrepareReceive>
 8010298:	e007      	b.n	80102aa <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80102a0:	2340      	movs	r3, #64	@ 0x40
 80102a2:	2101      	movs	r1, #1
 80102a4:	6878      	ldr	r0, [r7, #4]
 80102a6:	f002 f87d 	bl	80123a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80102aa:	2300      	movs	r3, #0
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3710      	adds	r7, #16
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}

080102b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b082      	sub	sp, #8
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	6078      	str	r0, [r7, #4]
 80102bc:	460b      	mov	r3, r1
 80102be:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80102c0:	2181      	movs	r1, #129	@ 0x81
 80102c2:	6878      	ldr	r0, [r7, #4]
 80102c4:	f001 ffa5 	bl	8012212 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2200      	movs	r2, #0
 80102cc:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80102ce:	2101      	movs	r1, #1
 80102d0:	6878      	ldr	r0, [r7, #4]
 80102d2:	f001 ff9e 	bl	8012212 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2200      	movs	r2, #0
 80102da:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80102de:	2182      	movs	r1, #130	@ 0x82
 80102e0:	6878      	ldr	r0, [r7, #4]
 80102e2:	f001 ff96 	bl	8012212 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2200      	movs	r2, #0
 80102ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	2200      	movs	r2, #0
 80102f2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d00e      	beq.n	801031e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010306:	685b      	ldr	r3, [r3, #4]
 8010308:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010310:	4618      	mov	r0, r3
 8010312:	f002 f8bf 	bl	8012494 <USBD_static_free>
    pdev->pClassData = NULL;
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	2200      	movs	r2, #0
 801031a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801031e:	2300      	movs	r3, #0
}
 8010320:	4618      	mov	r0, r3
 8010322:	3708      	adds	r7, #8
 8010324:	46bd      	mov	sp, r7
 8010326:	bd80      	pop	{r7, pc}

08010328 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b086      	sub	sp, #24
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
 8010330:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010338:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801033a:	2300      	movs	r3, #0
 801033c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801033e:	2300      	movs	r3, #0
 8010340:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8010342:	2300      	movs	r3, #0
 8010344:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8010346:	693b      	ldr	r3, [r7, #16]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d101      	bne.n	8010350 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 801034c:	2303      	movs	r3, #3
 801034e:	e0af      	b.n	80104b0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	781b      	ldrb	r3, [r3, #0]
 8010354:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010358:	2b00      	cmp	r3, #0
 801035a:	d03f      	beq.n	80103dc <USBD_CDC_Setup+0xb4>
 801035c:	2b20      	cmp	r3, #32
 801035e:	f040 809f 	bne.w	80104a0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8010362:	683b      	ldr	r3, [r7, #0]
 8010364:	88db      	ldrh	r3, [r3, #6]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d02e      	beq.n	80103c8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801036a:	683b      	ldr	r3, [r7, #0]
 801036c:	781b      	ldrb	r3, [r3, #0]
 801036e:	b25b      	sxtb	r3, r3
 8010370:	2b00      	cmp	r3, #0
 8010372:	da16      	bge.n	80103a2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801037a:	689b      	ldr	r3, [r3, #8]
 801037c:	683a      	ldr	r2, [r7, #0]
 801037e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8010380:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010382:	683a      	ldr	r2, [r7, #0]
 8010384:	88d2      	ldrh	r2, [r2, #6]
 8010386:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8010388:	683b      	ldr	r3, [r7, #0]
 801038a:	88db      	ldrh	r3, [r3, #6]
 801038c:	2b07      	cmp	r3, #7
 801038e:	bf28      	it	cs
 8010390:	2307      	movcs	r3, #7
 8010392:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	89fa      	ldrh	r2, [r7, #14]
 8010398:	4619      	mov	r1, r3
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f001 facf 	bl	801193e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80103a0:	e085      	b.n	80104ae <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	785a      	ldrb	r2, [r3, #1]
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	88db      	ldrh	r3, [r3, #6]
 80103b0:	b2da      	uxtb	r2, r3
 80103b2:	693b      	ldr	r3, [r7, #16]
 80103b4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80103b8:	6939      	ldr	r1, [r7, #16]
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	88db      	ldrh	r3, [r3, #6]
 80103be:	461a      	mov	r2, r3
 80103c0:	6878      	ldr	r0, [r7, #4]
 80103c2:	f001 fae8 	bl	8011996 <USBD_CtlPrepareRx>
      break;
 80103c6:	e072      	b.n	80104ae <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80103ce:	689b      	ldr	r3, [r3, #8]
 80103d0:	683a      	ldr	r2, [r7, #0]
 80103d2:	7850      	ldrb	r0, [r2, #1]
 80103d4:	2200      	movs	r2, #0
 80103d6:	6839      	ldr	r1, [r7, #0]
 80103d8:	4798      	blx	r3
      break;
 80103da:	e068      	b.n	80104ae <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80103dc:	683b      	ldr	r3, [r7, #0]
 80103de:	785b      	ldrb	r3, [r3, #1]
 80103e0:	2b0b      	cmp	r3, #11
 80103e2:	d852      	bhi.n	801048a <USBD_CDC_Setup+0x162>
 80103e4:	a201      	add	r2, pc, #4	@ (adr r2, 80103ec <USBD_CDC_Setup+0xc4>)
 80103e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103ea:	bf00      	nop
 80103ec:	0801041d 	.word	0x0801041d
 80103f0:	08010499 	.word	0x08010499
 80103f4:	0801048b 	.word	0x0801048b
 80103f8:	0801048b 	.word	0x0801048b
 80103fc:	0801048b 	.word	0x0801048b
 8010400:	0801048b 	.word	0x0801048b
 8010404:	0801048b 	.word	0x0801048b
 8010408:	0801048b 	.word	0x0801048b
 801040c:	0801048b 	.word	0x0801048b
 8010410:	0801048b 	.word	0x0801048b
 8010414:	08010447 	.word	0x08010447
 8010418:	08010471 	.word	0x08010471
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010422:	b2db      	uxtb	r3, r3
 8010424:	2b03      	cmp	r3, #3
 8010426:	d107      	bne.n	8010438 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010428:	f107 030a 	add.w	r3, r7, #10
 801042c:	2202      	movs	r2, #2
 801042e:	4619      	mov	r1, r3
 8010430:	6878      	ldr	r0, [r7, #4]
 8010432:	f001 fa84 	bl	801193e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010436:	e032      	b.n	801049e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8010438:	6839      	ldr	r1, [r7, #0]
 801043a:	6878      	ldr	r0, [r7, #4]
 801043c:	f001 fa0e 	bl	801185c <USBD_CtlError>
            ret = USBD_FAIL;
 8010440:	2303      	movs	r3, #3
 8010442:	75fb      	strb	r3, [r7, #23]
          break;
 8010444:	e02b      	b.n	801049e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801044c:	b2db      	uxtb	r3, r3
 801044e:	2b03      	cmp	r3, #3
 8010450:	d107      	bne.n	8010462 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010452:	f107 030d 	add.w	r3, r7, #13
 8010456:	2201      	movs	r2, #1
 8010458:	4619      	mov	r1, r3
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f001 fa6f 	bl	801193e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010460:	e01d      	b.n	801049e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8010462:	6839      	ldr	r1, [r7, #0]
 8010464:	6878      	ldr	r0, [r7, #4]
 8010466:	f001 f9f9 	bl	801185c <USBD_CtlError>
            ret = USBD_FAIL;
 801046a:	2303      	movs	r3, #3
 801046c:	75fb      	strb	r3, [r7, #23]
          break;
 801046e:	e016      	b.n	801049e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010476:	b2db      	uxtb	r3, r3
 8010478:	2b03      	cmp	r3, #3
 801047a:	d00f      	beq.n	801049c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 801047c:	6839      	ldr	r1, [r7, #0]
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f001 f9ec 	bl	801185c <USBD_CtlError>
            ret = USBD_FAIL;
 8010484:	2303      	movs	r3, #3
 8010486:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8010488:	e008      	b.n	801049c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801048a:	6839      	ldr	r1, [r7, #0]
 801048c:	6878      	ldr	r0, [r7, #4]
 801048e:	f001 f9e5 	bl	801185c <USBD_CtlError>
          ret = USBD_FAIL;
 8010492:	2303      	movs	r3, #3
 8010494:	75fb      	strb	r3, [r7, #23]
          break;
 8010496:	e002      	b.n	801049e <USBD_CDC_Setup+0x176>
          break;
 8010498:	bf00      	nop
 801049a:	e008      	b.n	80104ae <USBD_CDC_Setup+0x186>
          break;
 801049c:	bf00      	nop
      }
      break;
 801049e:	e006      	b.n	80104ae <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80104a0:	6839      	ldr	r1, [r7, #0]
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	f001 f9da 	bl	801185c <USBD_CtlError>
      ret = USBD_FAIL;
 80104a8:	2303      	movs	r3, #3
 80104aa:	75fb      	strb	r3, [r7, #23]
      break;
 80104ac:	bf00      	nop
  }

  return (uint8_t)ret;
 80104ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3718      	adds	r7, #24
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}

080104b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b084      	sub	sp, #16
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
 80104c0:	460b      	mov	r3, r1
 80104c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80104ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d101      	bne.n	80104da <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80104d6:	2303      	movs	r3, #3
 80104d8:	e04f      	b.n	801057a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80104e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80104e2:	78fa      	ldrb	r2, [r7, #3]
 80104e4:	6879      	ldr	r1, [r7, #4]
 80104e6:	4613      	mov	r3, r2
 80104e8:	009b      	lsls	r3, r3, #2
 80104ea:	4413      	add	r3, r2
 80104ec:	009b      	lsls	r3, r3, #2
 80104ee:	440b      	add	r3, r1
 80104f0:	3318      	adds	r3, #24
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d029      	beq.n	801054c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80104f8:	78fa      	ldrb	r2, [r7, #3]
 80104fa:	6879      	ldr	r1, [r7, #4]
 80104fc:	4613      	mov	r3, r2
 80104fe:	009b      	lsls	r3, r3, #2
 8010500:	4413      	add	r3, r2
 8010502:	009b      	lsls	r3, r3, #2
 8010504:	440b      	add	r3, r1
 8010506:	3318      	adds	r3, #24
 8010508:	681a      	ldr	r2, [r3, #0]
 801050a:	78f9      	ldrb	r1, [r7, #3]
 801050c:	68f8      	ldr	r0, [r7, #12]
 801050e:	460b      	mov	r3, r1
 8010510:	009b      	lsls	r3, r3, #2
 8010512:	440b      	add	r3, r1
 8010514:	00db      	lsls	r3, r3, #3
 8010516:	4403      	add	r3, r0
 8010518:	3320      	adds	r3, #32
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	fbb2 f1f3 	udiv	r1, r2, r3
 8010520:	fb01 f303 	mul.w	r3, r1, r3
 8010524:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010526:	2b00      	cmp	r3, #0
 8010528:	d110      	bne.n	801054c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801052a:	78fa      	ldrb	r2, [r7, #3]
 801052c:	6879      	ldr	r1, [r7, #4]
 801052e:	4613      	mov	r3, r2
 8010530:	009b      	lsls	r3, r3, #2
 8010532:	4413      	add	r3, r2
 8010534:	009b      	lsls	r3, r3, #2
 8010536:	440b      	add	r3, r1
 8010538:	3318      	adds	r3, #24
 801053a:	2200      	movs	r2, #0
 801053c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801053e:	78f9      	ldrb	r1, [r7, #3]
 8010540:	2300      	movs	r3, #0
 8010542:	2200      	movs	r2, #0
 8010544:	6878      	ldr	r0, [r7, #4]
 8010546:	f001 ff0c 	bl	8012362 <USBD_LL_Transmit>
 801054a:	e015      	b.n	8010578 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 801054c:	68bb      	ldr	r3, [r7, #8]
 801054e:	2200      	movs	r2, #0
 8010550:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801055a:	691b      	ldr	r3, [r3, #16]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d00b      	beq.n	8010578 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010566:	691b      	ldr	r3, [r3, #16]
 8010568:	68ba      	ldr	r2, [r7, #8]
 801056a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801056e:	68ba      	ldr	r2, [r7, #8]
 8010570:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8010574:	78fa      	ldrb	r2, [r7, #3]
 8010576:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010578:	2300      	movs	r3, #0
}
 801057a:	4618      	mov	r0, r3
 801057c:	3710      	adds	r7, #16
 801057e:	46bd      	mov	sp, r7
 8010580:	bd80      	pop	{r7, pc}

08010582 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010582:	b580      	push	{r7, lr}
 8010584:	b084      	sub	sp, #16
 8010586:	af00      	add	r7, sp, #0
 8010588:	6078      	str	r0, [r7, #4]
 801058a:	460b      	mov	r3, r1
 801058c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010594:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801059c:	2b00      	cmp	r3, #0
 801059e:	d101      	bne.n	80105a4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80105a0:	2303      	movs	r3, #3
 80105a2:	e015      	b.n	80105d0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80105a4:	78fb      	ldrb	r3, [r7, #3]
 80105a6:	4619      	mov	r1, r3
 80105a8:	6878      	ldr	r0, [r7, #4]
 80105aa:	f001 ff1c 	bl	80123e6 <USBD_LL_GetRxDataSize>
 80105ae:	4602      	mov	r2, r0
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80105bc:	68db      	ldr	r3, [r3, #12]
 80105be:	68fa      	ldr	r2, [r7, #12]
 80105c0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80105c4:	68fa      	ldr	r2, [r7, #12]
 80105c6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80105ca:	4611      	mov	r1, r2
 80105cc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80105ce:	2300      	movs	r3, #0
}
 80105d0:	4618      	mov	r0, r3
 80105d2:	3710      	adds	r7, #16
 80105d4:	46bd      	mov	sp, r7
 80105d6:	bd80      	pop	{r7, pc}

080105d8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b084      	sub	sp, #16
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80105e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d101      	bne.n	80105f2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80105ee:	2303      	movs	r3, #3
 80105f0:	e01a      	b.n	8010628 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d014      	beq.n	8010626 <USBD_CDC_EP0_RxReady+0x4e>
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8010602:	2bff      	cmp	r3, #255	@ 0xff
 8010604:	d00f      	beq.n	8010626 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801060c:	689b      	ldr	r3, [r3, #8]
 801060e:	68fa      	ldr	r2, [r7, #12]
 8010610:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8010614:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010616:	68fa      	ldr	r2, [r7, #12]
 8010618:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801061c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	22ff      	movs	r2, #255	@ 0xff
 8010622:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010626:	2300      	movs	r3, #0
}
 8010628:	4618      	mov	r0, r3
 801062a:	3710      	adds	r7, #16
 801062c:	46bd      	mov	sp, r7
 801062e:	bd80      	pop	{r7, pc}

08010630 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010630:	b480      	push	{r7}
 8010632:	b083      	sub	sp, #12
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2243      	movs	r2, #67	@ 0x43
 801063c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801063e:	4b03      	ldr	r3, [pc, #12]	@ (801064c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8010640:	4618      	mov	r0, r3
 8010642:	370c      	adds	r7, #12
 8010644:	46bd      	mov	sp, r7
 8010646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064a:	4770      	bx	lr
 801064c:	200000b0 	.word	0x200000b0

08010650 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010650:	b480      	push	{r7}
 8010652:	b083      	sub	sp, #12
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2243      	movs	r2, #67	@ 0x43
 801065c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801065e:	4b03      	ldr	r3, [pc, #12]	@ (801066c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8010660:	4618      	mov	r0, r3
 8010662:	370c      	adds	r7, #12
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr
 801066c:	2000006c 	.word	0x2000006c

08010670 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010670:	b480      	push	{r7}
 8010672:	b083      	sub	sp, #12
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	2243      	movs	r2, #67	@ 0x43
 801067c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801067e:	4b03      	ldr	r3, [pc, #12]	@ (801068c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8010680:	4618      	mov	r0, r3
 8010682:	370c      	adds	r7, #12
 8010684:	46bd      	mov	sp, r7
 8010686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068a:	4770      	bx	lr
 801068c:	200000f4 	.word	0x200000f4

08010690 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010690:	b480      	push	{r7}
 8010692:	b083      	sub	sp, #12
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	220a      	movs	r2, #10
 801069c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801069e:	4b03      	ldr	r3, [pc, #12]	@ (80106ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80106a0:	4618      	mov	r0, r3
 80106a2:	370c      	adds	r7, #12
 80106a4:	46bd      	mov	sp, r7
 80106a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106aa:	4770      	bx	lr
 80106ac:	20000028 	.word	0x20000028

080106b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80106b0:	b480      	push	{r7}
 80106b2:	b083      	sub	sp, #12
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
 80106b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d101      	bne.n	80106c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80106c0:	2303      	movs	r3, #3
 80106c2:	e004      	b.n	80106ce <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	683a      	ldr	r2, [r7, #0]
 80106c8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80106cc:	2300      	movs	r3, #0
}
 80106ce:	4618      	mov	r0, r3
 80106d0:	370c      	adds	r7, #12
 80106d2:	46bd      	mov	sp, r7
 80106d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d8:	4770      	bx	lr

080106da <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80106da:	b480      	push	{r7}
 80106dc:	b087      	sub	sp, #28
 80106de:	af00      	add	r7, sp, #0
 80106e0:	60f8      	str	r0, [r7, #12]
 80106e2:	60b9      	str	r1, [r7, #8]
 80106e4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80106ec:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80106ee:	697b      	ldr	r3, [r7, #20]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d101      	bne.n	80106f8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80106f4:	2303      	movs	r3, #3
 80106f6:	e008      	b.n	801070a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	68ba      	ldr	r2, [r7, #8]
 80106fc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	687a      	ldr	r2, [r7, #4]
 8010704:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010708:	2300      	movs	r3, #0
}
 801070a:	4618      	mov	r0, r3
 801070c:	371c      	adds	r7, #28
 801070e:	46bd      	mov	sp, r7
 8010710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010714:	4770      	bx	lr

08010716 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010716:	b480      	push	{r7}
 8010718:	b085      	sub	sp, #20
 801071a:	af00      	add	r7, sp, #0
 801071c:	6078      	str	r0, [r7, #4]
 801071e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010726:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	2b00      	cmp	r3, #0
 801072c:	d101      	bne.n	8010732 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801072e:	2303      	movs	r3, #3
 8010730:	e004      	b.n	801073c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	683a      	ldr	r2, [r7, #0]
 8010736:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801073a:	2300      	movs	r3, #0
}
 801073c:	4618      	mov	r0, r3
 801073e:	3714      	adds	r7, #20
 8010740:	46bd      	mov	sp, r7
 8010742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010746:	4770      	bx	lr

08010748 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010748:	b580      	push	{r7, lr}
 801074a:	b084      	sub	sp, #16
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010756:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010758:	2301      	movs	r3, #1
 801075a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010762:	2b00      	cmp	r3, #0
 8010764:	d101      	bne.n	801076a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010766:	2303      	movs	r3, #3
 8010768:	e01a      	b.n	80107a0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010770:	2b00      	cmp	r3, #0
 8010772:	d114      	bne.n	801079e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	2201      	movs	r2, #1
 8010778:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801078c:	68bb      	ldr	r3, [r7, #8]
 801078e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8010792:	2181      	movs	r1, #129	@ 0x81
 8010794:	6878      	ldr	r0, [r7, #4]
 8010796:	f001 fde4 	bl	8012362 <USBD_LL_Transmit>

    ret = USBD_OK;
 801079a:	2300      	movs	r3, #0
 801079c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801079e:	7bfb      	ldrb	r3, [r7, #15]
}
 80107a0:	4618      	mov	r0, r3
 80107a2:	3710      	adds	r7, #16
 80107a4:	46bd      	mov	sp, r7
 80107a6:	bd80      	pop	{r7, pc}

080107a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b084      	sub	sp, #16
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80107b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d101      	bne.n	80107c6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80107c2:	2303      	movs	r3, #3
 80107c4:	e016      	b.n	80107f4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	7c1b      	ldrb	r3, [r3, #16]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d109      	bne.n	80107e2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80107d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80107d8:	2101      	movs	r1, #1
 80107da:	6878      	ldr	r0, [r7, #4]
 80107dc:	f001 fde2 	bl	80123a4 <USBD_LL_PrepareReceive>
 80107e0:	e007      	b.n	80107f2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80107e8:	2340      	movs	r3, #64	@ 0x40
 80107ea:	2101      	movs	r1, #1
 80107ec:	6878      	ldr	r0, [r7, #4]
 80107ee:	f001 fdd9 	bl	80123a4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80107f2:	2300      	movs	r3, #0
}
 80107f4:	4618      	mov	r0, r3
 80107f6:	3710      	adds	r7, #16
 80107f8:	46bd      	mov	sp, r7
 80107fa:	bd80      	pop	{r7, pc}

080107fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b086      	sub	sp, #24
 8010800:	af00      	add	r7, sp, #0
 8010802:	60f8      	str	r0, [r7, #12]
 8010804:	60b9      	str	r1, [r7, #8]
 8010806:	4613      	mov	r3, r2
 8010808:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d101      	bne.n	8010814 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8010810:	2303      	movs	r3, #3
 8010812:	e01f      	b.n	8010854 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	2200      	movs	r2, #0
 8010818:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	2200      	movs	r2, #0
 8010820:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	2200      	movs	r2, #0
 8010828:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801082c:	68bb      	ldr	r3, [r7, #8]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d003      	beq.n	801083a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	68ba      	ldr	r2, [r7, #8]
 8010836:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	2201      	movs	r2, #1
 801083e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	79fa      	ldrb	r2, [r7, #7]
 8010846:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010848:	68f8      	ldr	r0, [r7, #12]
 801084a:	f001 fc41 	bl	80120d0 <USBD_LL_Init>
 801084e:	4603      	mov	r3, r0
 8010850:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010852:	7dfb      	ldrb	r3, [r7, #23]
}
 8010854:	4618      	mov	r0, r3
 8010856:	3718      	adds	r7, #24
 8010858:	46bd      	mov	sp, r7
 801085a:	bd80      	pop	{r7, pc}

0801085c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b084      	sub	sp, #16
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010866:	2300      	movs	r3, #0
 8010868:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	2b00      	cmp	r3, #0
 801086e:	d101      	bne.n	8010874 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8010870:	2303      	movs	r3, #3
 8010872:	e016      	b.n	80108a2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	683a      	ldr	r2, [r7, #0]
 8010878:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010884:	2b00      	cmp	r3, #0
 8010886:	d00b      	beq.n	80108a0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801088e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010890:	f107 020e 	add.w	r2, r7, #14
 8010894:	4610      	mov	r0, r2
 8010896:	4798      	blx	r3
 8010898:	4602      	mov	r2, r0
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80108a0:	2300      	movs	r3, #0
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	3710      	adds	r7, #16
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}

080108aa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80108aa:	b580      	push	{r7, lr}
 80108ac:	b082      	sub	sp, #8
 80108ae:	af00      	add	r7, sp, #0
 80108b0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80108b2:	6878      	ldr	r0, [r7, #4]
 80108b4:	f001 fc6c 	bl	8012190 <USBD_LL_Start>
 80108b8:	4603      	mov	r3, r0
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3708      	adds	r7, #8
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}

080108c2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80108c2:	b480      	push	{r7}
 80108c4:	b083      	sub	sp, #12
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80108ca:	2300      	movs	r3, #0
}
 80108cc:	4618      	mov	r0, r3
 80108ce:	370c      	adds	r7, #12
 80108d0:	46bd      	mov	sp, r7
 80108d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d6:	4770      	bx	lr

080108d8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	b084      	sub	sp, #16
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
 80108e0:	460b      	mov	r3, r1
 80108e2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80108e4:	2303      	movs	r3, #3
 80108e6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d009      	beq.n	8010906 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	78fa      	ldrb	r2, [r7, #3]
 80108fc:	4611      	mov	r1, r2
 80108fe:	6878      	ldr	r0, [r7, #4]
 8010900:	4798      	blx	r3
 8010902:	4603      	mov	r3, r0
 8010904:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010906:	7bfb      	ldrb	r3, [r7, #15]
}
 8010908:	4618      	mov	r0, r3
 801090a:	3710      	adds	r7, #16
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}

08010910 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b082      	sub	sp, #8
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	460b      	mov	r3, r1
 801091a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010922:	2b00      	cmp	r3, #0
 8010924:	d007      	beq.n	8010936 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801092c:	685b      	ldr	r3, [r3, #4]
 801092e:	78fa      	ldrb	r2, [r7, #3]
 8010930:	4611      	mov	r1, r2
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	4798      	blx	r3
  }

  return USBD_OK;
 8010936:	2300      	movs	r3, #0
}
 8010938:	4618      	mov	r0, r3
 801093a:	3708      	adds	r7, #8
 801093c:	46bd      	mov	sp, r7
 801093e:	bd80      	pop	{r7, pc}

08010940 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b084      	sub	sp, #16
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010950:	6839      	ldr	r1, [r7, #0]
 8010952:	4618      	mov	r0, r3
 8010954:	f000 ff48 	bl	80117e8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2201      	movs	r2, #1
 801095c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010966:	461a      	mov	r2, r3
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010974:	f003 031f 	and.w	r3, r3, #31
 8010978:	2b02      	cmp	r3, #2
 801097a:	d01a      	beq.n	80109b2 <USBD_LL_SetupStage+0x72>
 801097c:	2b02      	cmp	r3, #2
 801097e:	d822      	bhi.n	80109c6 <USBD_LL_SetupStage+0x86>
 8010980:	2b00      	cmp	r3, #0
 8010982:	d002      	beq.n	801098a <USBD_LL_SetupStage+0x4a>
 8010984:	2b01      	cmp	r3, #1
 8010986:	d00a      	beq.n	801099e <USBD_LL_SetupStage+0x5e>
 8010988:	e01d      	b.n	80109c6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010990:	4619      	mov	r1, r3
 8010992:	6878      	ldr	r0, [r7, #4]
 8010994:	f000 f9f0 	bl	8010d78 <USBD_StdDevReq>
 8010998:	4603      	mov	r3, r0
 801099a:	73fb      	strb	r3, [r7, #15]
      break;
 801099c:	e020      	b.n	80109e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80109a4:	4619      	mov	r1, r3
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f000 fa54 	bl	8010e54 <USBD_StdItfReq>
 80109ac:	4603      	mov	r3, r0
 80109ae:	73fb      	strb	r3, [r7, #15]
      break;
 80109b0:	e016      	b.n	80109e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80109b2:	687b      	ldr	r3, [r7, #4]
 80109b4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80109b8:	4619      	mov	r1, r3
 80109ba:	6878      	ldr	r0, [r7, #4]
 80109bc:	f000 fa93 	bl	8010ee6 <USBD_StdEPReq>
 80109c0:	4603      	mov	r3, r0
 80109c2:	73fb      	strb	r3, [r7, #15]
      break;
 80109c4:	e00c      	b.n	80109e0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80109cc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80109d0:	b2db      	uxtb	r3, r3
 80109d2:	4619      	mov	r1, r3
 80109d4:	6878      	ldr	r0, [r7, #4]
 80109d6:	f001 fc3b 	bl	8012250 <USBD_LL_StallEP>
 80109da:	4603      	mov	r3, r0
 80109dc:	73fb      	strb	r3, [r7, #15]
      break;
 80109de:	bf00      	nop
  }

  return ret;
 80109e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80109e2:	4618      	mov	r0, r3
 80109e4:	3710      	adds	r7, #16
 80109e6:	46bd      	mov	sp, r7
 80109e8:	bd80      	pop	{r7, pc}

080109ea <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80109ea:	b580      	push	{r7, lr}
 80109ec:	b086      	sub	sp, #24
 80109ee:	af00      	add	r7, sp, #0
 80109f0:	60f8      	str	r0, [r7, #12]
 80109f2:	460b      	mov	r3, r1
 80109f4:	607a      	str	r2, [r7, #4]
 80109f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80109f8:	7afb      	ldrb	r3, [r7, #11]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d138      	bne.n	8010a70 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010a04:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010a0c:	2b03      	cmp	r3, #3
 8010a0e:	d14a      	bne.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8010a10:	693b      	ldr	r3, [r7, #16]
 8010a12:	689a      	ldr	r2, [r3, #8]
 8010a14:	693b      	ldr	r3, [r7, #16]
 8010a16:	68db      	ldr	r3, [r3, #12]
 8010a18:	429a      	cmp	r2, r3
 8010a1a:	d913      	bls.n	8010a44 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	689a      	ldr	r2, [r3, #8]
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	68db      	ldr	r3, [r3, #12]
 8010a24:	1ad2      	subs	r2, r2, r3
 8010a26:	693b      	ldr	r3, [r7, #16]
 8010a28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010a2a:	693b      	ldr	r3, [r7, #16]
 8010a2c:	68da      	ldr	r2, [r3, #12]
 8010a2e:	693b      	ldr	r3, [r7, #16]
 8010a30:	689b      	ldr	r3, [r3, #8]
 8010a32:	4293      	cmp	r3, r2
 8010a34:	bf28      	it	cs
 8010a36:	4613      	movcs	r3, r2
 8010a38:	461a      	mov	r2, r3
 8010a3a:	6879      	ldr	r1, [r7, #4]
 8010a3c:	68f8      	ldr	r0, [r7, #12]
 8010a3e:	f000 ffc7 	bl	80119d0 <USBD_CtlContinueRx>
 8010a42:	e030      	b.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a4a:	b2db      	uxtb	r3, r3
 8010a4c:	2b03      	cmp	r3, #3
 8010a4e:	d10b      	bne.n	8010a68 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a56:	691b      	ldr	r3, [r3, #16]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d005      	beq.n	8010a68 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a62:	691b      	ldr	r3, [r3, #16]
 8010a64:	68f8      	ldr	r0, [r7, #12]
 8010a66:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010a68:	68f8      	ldr	r0, [r7, #12]
 8010a6a:	f000 ffc2 	bl	80119f2 <USBD_CtlSendStatus>
 8010a6e:	e01a      	b.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a76:	b2db      	uxtb	r3, r3
 8010a78:	2b03      	cmp	r3, #3
 8010a7a:	d114      	bne.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a82:	699b      	ldr	r3, [r3, #24]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d00e      	beq.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a8e:	699b      	ldr	r3, [r3, #24]
 8010a90:	7afa      	ldrb	r2, [r7, #11]
 8010a92:	4611      	mov	r1, r2
 8010a94:	68f8      	ldr	r0, [r7, #12]
 8010a96:	4798      	blx	r3
 8010a98:	4603      	mov	r3, r0
 8010a9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010a9c:	7dfb      	ldrb	r3, [r7, #23]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d001      	beq.n	8010aa6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8010aa2:	7dfb      	ldrb	r3, [r7, #23]
 8010aa4:	e000      	b.n	8010aa8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8010aa6:	2300      	movs	r3, #0
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3718      	adds	r7, #24
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}

08010ab0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b086      	sub	sp, #24
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	60f8      	str	r0, [r7, #12]
 8010ab8:	460b      	mov	r3, r1
 8010aba:	607a      	str	r2, [r7, #4]
 8010abc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010abe:	7afb      	ldrb	r3, [r7, #11]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d16b      	bne.n	8010b9c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	3314      	adds	r3, #20
 8010ac8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010ad0:	2b02      	cmp	r3, #2
 8010ad2:	d156      	bne.n	8010b82 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8010ad4:	693b      	ldr	r3, [r7, #16]
 8010ad6:	689a      	ldr	r2, [r3, #8]
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	68db      	ldr	r3, [r3, #12]
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d914      	bls.n	8010b0a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010ae0:	693b      	ldr	r3, [r7, #16]
 8010ae2:	689a      	ldr	r2, [r3, #8]
 8010ae4:	693b      	ldr	r3, [r7, #16]
 8010ae6:	68db      	ldr	r3, [r3, #12]
 8010ae8:	1ad2      	subs	r2, r2, r3
 8010aea:	693b      	ldr	r3, [r7, #16]
 8010aec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	689b      	ldr	r3, [r3, #8]
 8010af2:	461a      	mov	r2, r3
 8010af4:	6879      	ldr	r1, [r7, #4]
 8010af6:	68f8      	ldr	r0, [r7, #12]
 8010af8:	f000 ff3c 	bl	8011974 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010afc:	2300      	movs	r3, #0
 8010afe:	2200      	movs	r2, #0
 8010b00:	2100      	movs	r1, #0
 8010b02:	68f8      	ldr	r0, [r7, #12]
 8010b04:	f001 fc4e 	bl	80123a4 <USBD_LL_PrepareReceive>
 8010b08:	e03b      	b.n	8010b82 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010b0a:	693b      	ldr	r3, [r7, #16]
 8010b0c:	68da      	ldr	r2, [r3, #12]
 8010b0e:	693b      	ldr	r3, [r7, #16]
 8010b10:	689b      	ldr	r3, [r3, #8]
 8010b12:	429a      	cmp	r2, r3
 8010b14:	d11c      	bne.n	8010b50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010b16:	693b      	ldr	r3, [r7, #16]
 8010b18:	685a      	ldr	r2, [r3, #4]
 8010b1a:	693b      	ldr	r3, [r7, #16]
 8010b1c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010b1e:	429a      	cmp	r2, r3
 8010b20:	d316      	bcc.n	8010b50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010b22:	693b      	ldr	r3, [r7, #16]
 8010b24:	685a      	ldr	r2, [r3, #4]
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010b2c:	429a      	cmp	r2, r3
 8010b2e:	d20f      	bcs.n	8010b50 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010b30:	2200      	movs	r2, #0
 8010b32:	2100      	movs	r1, #0
 8010b34:	68f8      	ldr	r0, [r7, #12]
 8010b36:	f000 ff1d 	bl	8011974 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010b42:	2300      	movs	r3, #0
 8010b44:	2200      	movs	r2, #0
 8010b46:	2100      	movs	r1, #0
 8010b48:	68f8      	ldr	r0, [r7, #12]
 8010b4a:	f001 fc2b 	bl	80123a4 <USBD_LL_PrepareReceive>
 8010b4e:	e018      	b.n	8010b82 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b56:	b2db      	uxtb	r3, r3
 8010b58:	2b03      	cmp	r3, #3
 8010b5a:	d10b      	bne.n	8010b74 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b62:	68db      	ldr	r3, [r3, #12]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d005      	beq.n	8010b74 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b6e:	68db      	ldr	r3, [r3, #12]
 8010b70:	68f8      	ldr	r0, [r7, #12]
 8010b72:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b74:	2180      	movs	r1, #128	@ 0x80
 8010b76:	68f8      	ldr	r0, [r7, #12]
 8010b78:	f001 fb6a 	bl	8012250 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010b7c:	68f8      	ldr	r0, [r7, #12]
 8010b7e:	f000 ff4b 	bl	8011a18 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	d122      	bne.n	8010bd2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8010b8c:	68f8      	ldr	r0, [r7, #12]
 8010b8e:	f7ff fe98 	bl	80108c2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	2200      	movs	r2, #0
 8010b96:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010b9a:	e01a      	b.n	8010bd2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ba2:	b2db      	uxtb	r3, r3
 8010ba4:	2b03      	cmp	r3, #3
 8010ba6:	d114      	bne.n	8010bd2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bae:	695b      	ldr	r3, [r3, #20]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d00e      	beq.n	8010bd2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010bba:	695b      	ldr	r3, [r3, #20]
 8010bbc:	7afa      	ldrb	r2, [r7, #11]
 8010bbe:	4611      	mov	r1, r2
 8010bc0:	68f8      	ldr	r0, [r7, #12]
 8010bc2:	4798      	blx	r3
 8010bc4:	4603      	mov	r3, r0
 8010bc6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8010bc8:	7dfb      	ldrb	r3, [r7, #23]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d001      	beq.n	8010bd2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8010bce:	7dfb      	ldrb	r3, [r7, #23]
 8010bd0:	e000      	b.n	8010bd4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8010bd2:	2300      	movs	r3, #0
}
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	3718      	adds	r7, #24
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bd80      	pop	{r7, pc}

08010bdc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b082      	sub	sp, #8
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2201      	movs	r2, #1
 8010be8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	2200      	movs	r2, #0
 8010bf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d101      	bne.n	8010c10 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8010c0c:	2303      	movs	r3, #3
 8010c0e:	e02f      	b.n	8010c70 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d00f      	beq.n	8010c3a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c20:	685b      	ldr	r3, [r3, #4]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d009      	beq.n	8010c3a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c2c:	685b      	ldr	r3, [r3, #4]
 8010c2e:	687a      	ldr	r2, [r7, #4]
 8010c30:	6852      	ldr	r2, [r2, #4]
 8010c32:	b2d2      	uxtb	r2, r2
 8010c34:	4611      	mov	r1, r2
 8010c36:	6878      	ldr	r0, [r7, #4]
 8010c38:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010c3a:	2340      	movs	r3, #64	@ 0x40
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	2100      	movs	r1, #0
 8010c40:	6878      	ldr	r0, [r7, #4]
 8010c42:	f001 fac0 	bl	80121c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	2201      	movs	r2, #1
 8010c4a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	2240      	movs	r2, #64	@ 0x40
 8010c52:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010c56:	2340      	movs	r3, #64	@ 0x40
 8010c58:	2200      	movs	r2, #0
 8010c5a:	2180      	movs	r1, #128	@ 0x80
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f001 fab2 	bl	80121c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	2201      	movs	r2, #1
 8010c66:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	2240      	movs	r2, #64	@ 0x40
 8010c6c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8010c6e:	2300      	movs	r3, #0
}
 8010c70:	4618      	mov	r0, r3
 8010c72:	3708      	adds	r7, #8
 8010c74:	46bd      	mov	sp, r7
 8010c76:	bd80      	pop	{r7, pc}

08010c78 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010c78:	b480      	push	{r7}
 8010c7a:	b083      	sub	sp, #12
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
 8010c80:	460b      	mov	r3, r1
 8010c82:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	78fa      	ldrb	r2, [r7, #3]
 8010c88:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010c8a:	2300      	movs	r3, #0
}
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	370c      	adds	r7, #12
 8010c90:	46bd      	mov	sp, r7
 8010c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c96:	4770      	bx	lr

08010c98 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010c98:	b480      	push	{r7}
 8010c9a:	b083      	sub	sp, #12
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ca6:	b2da      	uxtb	r2, r3
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	2204      	movs	r2, #4
 8010cb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010cb6:	2300      	movs	r3, #0
}
 8010cb8:	4618      	mov	r0, r3
 8010cba:	370c      	adds	r7, #12
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr

08010cc4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	b083      	sub	sp, #12
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cd2:	b2db      	uxtb	r3, r3
 8010cd4:	2b04      	cmp	r3, #4
 8010cd6:	d106      	bne.n	8010ce6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010cde:	b2da      	uxtb	r2, r3
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010ce6:	2300      	movs	r3, #0
}
 8010ce8:	4618      	mov	r0, r3
 8010cea:	370c      	adds	r7, #12
 8010cec:	46bd      	mov	sp, r7
 8010cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf2:	4770      	bx	lr

08010cf4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b082      	sub	sp, #8
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d101      	bne.n	8010d0a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8010d06:	2303      	movs	r3, #3
 8010d08:	e012      	b.n	8010d30 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d10:	b2db      	uxtb	r3, r3
 8010d12:	2b03      	cmp	r3, #3
 8010d14:	d10b      	bne.n	8010d2e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d1c:	69db      	ldr	r3, [r3, #28]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d005      	beq.n	8010d2e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d28:	69db      	ldr	r3, [r3, #28]
 8010d2a:	6878      	ldr	r0, [r7, #4]
 8010d2c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010d2e:	2300      	movs	r3, #0
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3708      	adds	r7, #8
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}

08010d38 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010d38:	b480      	push	{r7}
 8010d3a:	b087      	sub	sp, #28
 8010d3c:	af00      	add	r7, sp, #0
 8010d3e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010d44:	697b      	ldr	r3, [r7, #20]
 8010d46:	781b      	ldrb	r3, [r3, #0]
 8010d48:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010d4a:	697b      	ldr	r3, [r7, #20]
 8010d4c:	3301      	adds	r3, #1
 8010d4e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010d50:	697b      	ldr	r3, [r7, #20]
 8010d52:	781b      	ldrb	r3, [r3, #0]
 8010d54:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010d56:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010d5a:	021b      	lsls	r3, r3, #8
 8010d5c:	b21a      	sxth	r2, r3
 8010d5e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010d62:	4313      	orrs	r3, r2
 8010d64:	b21b      	sxth	r3, r3
 8010d66:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010d68:	89fb      	ldrh	r3, [r7, #14]
}
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	371c      	adds	r7, #28
 8010d6e:	46bd      	mov	sp, r7
 8010d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d74:	4770      	bx	lr
	...

08010d78 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d78:	b580      	push	{r7, lr}
 8010d7a:	b084      	sub	sp, #16
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	6078      	str	r0, [r7, #4]
 8010d80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d82:	2300      	movs	r3, #0
 8010d84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	781b      	ldrb	r3, [r3, #0]
 8010d8a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010d8e:	2b40      	cmp	r3, #64	@ 0x40
 8010d90:	d005      	beq.n	8010d9e <USBD_StdDevReq+0x26>
 8010d92:	2b40      	cmp	r3, #64	@ 0x40
 8010d94:	d853      	bhi.n	8010e3e <USBD_StdDevReq+0xc6>
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d00b      	beq.n	8010db2 <USBD_StdDevReq+0x3a>
 8010d9a:	2b20      	cmp	r3, #32
 8010d9c:	d14f      	bne.n	8010e3e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010da4:	689b      	ldr	r3, [r3, #8]
 8010da6:	6839      	ldr	r1, [r7, #0]
 8010da8:	6878      	ldr	r0, [r7, #4]
 8010daa:	4798      	blx	r3
 8010dac:	4603      	mov	r3, r0
 8010dae:	73fb      	strb	r3, [r7, #15]
      break;
 8010db0:	e04a      	b.n	8010e48 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	785b      	ldrb	r3, [r3, #1]
 8010db6:	2b09      	cmp	r3, #9
 8010db8:	d83b      	bhi.n	8010e32 <USBD_StdDevReq+0xba>
 8010dba:	a201      	add	r2, pc, #4	@ (adr r2, 8010dc0 <USBD_StdDevReq+0x48>)
 8010dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dc0:	08010e15 	.word	0x08010e15
 8010dc4:	08010e29 	.word	0x08010e29
 8010dc8:	08010e33 	.word	0x08010e33
 8010dcc:	08010e1f 	.word	0x08010e1f
 8010dd0:	08010e33 	.word	0x08010e33
 8010dd4:	08010df3 	.word	0x08010df3
 8010dd8:	08010de9 	.word	0x08010de9
 8010ddc:	08010e33 	.word	0x08010e33
 8010de0:	08010e0b 	.word	0x08010e0b
 8010de4:	08010dfd 	.word	0x08010dfd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010de8:	6839      	ldr	r1, [r7, #0]
 8010dea:	6878      	ldr	r0, [r7, #4]
 8010dec:	f000 f9de 	bl	80111ac <USBD_GetDescriptor>
          break;
 8010df0:	e024      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010df2:	6839      	ldr	r1, [r7, #0]
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f000 fb6d 	bl	80114d4 <USBD_SetAddress>
          break;
 8010dfa:	e01f      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010dfc:	6839      	ldr	r1, [r7, #0]
 8010dfe:	6878      	ldr	r0, [r7, #4]
 8010e00:	f000 fbac 	bl	801155c <USBD_SetConfig>
 8010e04:	4603      	mov	r3, r0
 8010e06:	73fb      	strb	r3, [r7, #15]
          break;
 8010e08:	e018      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010e0a:	6839      	ldr	r1, [r7, #0]
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f000 fc4b 	bl	80116a8 <USBD_GetConfig>
          break;
 8010e12:	e013      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010e14:	6839      	ldr	r1, [r7, #0]
 8010e16:	6878      	ldr	r0, [r7, #4]
 8010e18:	f000 fc7c 	bl	8011714 <USBD_GetStatus>
          break;
 8010e1c:	e00e      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010e1e:	6839      	ldr	r1, [r7, #0]
 8010e20:	6878      	ldr	r0, [r7, #4]
 8010e22:	f000 fcab 	bl	801177c <USBD_SetFeature>
          break;
 8010e26:	e009      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010e28:	6839      	ldr	r1, [r7, #0]
 8010e2a:	6878      	ldr	r0, [r7, #4]
 8010e2c:	f000 fcba 	bl	80117a4 <USBD_ClrFeature>
          break;
 8010e30:	e004      	b.n	8010e3c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8010e32:	6839      	ldr	r1, [r7, #0]
 8010e34:	6878      	ldr	r0, [r7, #4]
 8010e36:	f000 fd11 	bl	801185c <USBD_CtlError>
          break;
 8010e3a:	bf00      	nop
      }
      break;
 8010e3c:	e004      	b.n	8010e48 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8010e3e:	6839      	ldr	r1, [r7, #0]
 8010e40:	6878      	ldr	r0, [r7, #4]
 8010e42:	f000 fd0b 	bl	801185c <USBD_CtlError>
      break;
 8010e46:	bf00      	nop
  }

  return ret;
 8010e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3710      	adds	r7, #16
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	bd80      	pop	{r7, pc}
 8010e52:	bf00      	nop

08010e54 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b084      	sub	sp, #16
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010e5e:	2300      	movs	r3, #0
 8010e60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	781b      	ldrb	r3, [r3, #0]
 8010e66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010e6a:	2b40      	cmp	r3, #64	@ 0x40
 8010e6c:	d005      	beq.n	8010e7a <USBD_StdItfReq+0x26>
 8010e6e:	2b40      	cmp	r3, #64	@ 0x40
 8010e70:	d82f      	bhi.n	8010ed2 <USBD_StdItfReq+0x7e>
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d001      	beq.n	8010e7a <USBD_StdItfReq+0x26>
 8010e76:	2b20      	cmp	r3, #32
 8010e78:	d12b      	bne.n	8010ed2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e80:	b2db      	uxtb	r3, r3
 8010e82:	3b01      	subs	r3, #1
 8010e84:	2b02      	cmp	r3, #2
 8010e86:	d81d      	bhi.n	8010ec4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010e88:	683b      	ldr	r3, [r7, #0]
 8010e8a:	889b      	ldrh	r3, [r3, #4]
 8010e8c:	b2db      	uxtb	r3, r3
 8010e8e:	2b01      	cmp	r3, #1
 8010e90:	d813      	bhi.n	8010eba <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e98:	689b      	ldr	r3, [r3, #8]
 8010e9a:	6839      	ldr	r1, [r7, #0]
 8010e9c:	6878      	ldr	r0, [r7, #4]
 8010e9e:	4798      	blx	r3
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	88db      	ldrh	r3, [r3, #6]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d110      	bne.n	8010ece <USBD_StdItfReq+0x7a>
 8010eac:	7bfb      	ldrb	r3, [r7, #15]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d10d      	bne.n	8010ece <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010eb2:	6878      	ldr	r0, [r7, #4]
 8010eb4:	f000 fd9d 	bl	80119f2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010eb8:	e009      	b.n	8010ece <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8010eba:	6839      	ldr	r1, [r7, #0]
 8010ebc:	6878      	ldr	r0, [r7, #4]
 8010ebe:	f000 fccd 	bl	801185c <USBD_CtlError>
          break;
 8010ec2:	e004      	b.n	8010ece <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8010ec4:	6839      	ldr	r1, [r7, #0]
 8010ec6:	6878      	ldr	r0, [r7, #4]
 8010ec8:	f000 fcc8 	bl	801185c <USBD_CtlError>
          break;
 8010ecc:	e000      	b.n	8010ed0 <USBD_StdItfReq+0x7c>
          break;
 8010ece:	bf00      	nop
      }
      break;
 8010ed0:	e004      	b.n	8010edc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8010ed2:	6839      	ldr	r1, [r7, #0]
 8010ed4:	6878      	ldr	r0, [r7, #4]
 8010ed6:	f000 fcc1 	bl	801185c <USBD_CtlError>
      break;
 8010eda:	bf00      	nop
  }

  return ret;
 8010edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ede:	4618      	mov	r0, r3
 8010ee0:	3710      	adds	r7, #16
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	bd80      	pop	{r7, pc}

08010ee6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ee6:	b580      	push	{r7, lr}
 8010ee8:	b084      	sub	sp, #16
 8010eea:	af00      	add	r7, sp, #0
 8010eec:	6078      	str	r0, [r7, #4]
 8010eee:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	889b      	ldrh	r3, [r3, #4]
 8010ef8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	781b      	ldrb	r3, [r3, #0]
 8010efe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010f02:	2b40      	cmp	r3, #64	@ 0x40
 8010f04:	d007      	beq.n	8010f16 <USBD_StdEPReq+0x30>
 8010f06:	2b40      	cmp	r3, #64	@ 0x40
 8010f08:	f200 8145 	bhi.w	8011196 <USBD_StdEPReq+0x2b0>
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d00c      	beq.n	8010f2a <USBD_StdEPReq+0x44>
 8010f10:	2b20      	cmp	r3, #32
 8010f12:	f040 8140 	bne.w	8011196 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010f1c:	689b      	ldr	r3, [r3, #8]
 8010f1e:	6839      	ldr	r1, [r7, #0]
 8010f20:	6878      	ldr	r0, [r7, #4]
 8010f22:	4798      	blx	r3
 8010f24:	4603      	mov	r3, r0
 8010f26:	73fb      	strb	r3, [r7, #15]
      break;
 8010f28:	e13a      	b.n	80111a0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	785b      	ldrb	r3, [r3, #1]
 8010f2e:	2b03      	cmp	r3, #3
 8010f30:	d007      	beq.n	8010f42 <USBD_StdEPReq+0x5c>
 8010f32:	2b03      	cmp	r3, #3
 8010f34:	f300 8129 	bgt.w	801118a <USBD_StdEPReq+0x2a4>
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d07f      	beq.n	801103c <USBD_StdEPReq+0x156>
 8010f3c:	2b01      	cmp	r3, #1
 8010f3e:	d03c      	beq.n	8010fba <USBD_StdEPReq+0xd4>
 8010f40:	e123      	b.n	801118a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f48:	b2db      	uxtb	r3, r3
 8010f4a:	2b02      	cmp	r3, #2
 8010f4c:	d002      	beq.n	8010f54 <USBD_StdEPReq+0x6e>
 8010f4e:	2b03      	cmp	r3, #3
 8010f50:	d016      	beq.n	8010f80 <USBD_StdEPReq+0x9a>
 8010f52:	e02c      	b.n	8010fae <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010f54:	7bbb      	ldrb	r3, [r7, #14]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d00d      	beq.n	8010f76 <USBD_StdEPReq+0x90>
 8010f5a:	7bbb      	ldrb	r3, [r7, #14]
 8010f5c:	2b80      	cmp	r3, #128	@ 0x80
 8010f5e:	d00a      	beq.n	8010f76 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010f60:	7bbb      	ldrb	r3, [r7, #14]
 8010f62:	4619      	mov	r1, r3
 8010f64:	6878      	ldr	r0, [r7, #4]
 8010f66:	f001 f973 	bl	8012250 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010f6a:	2180      	movs	r1, #128	@ 0x80
 8010f6c:	6878      	ldr	r0, [r7, #4]
 8010f6e:	f001 f96f 	bl	8012250 <USBD_LL_StallEP>
 8010f72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010f74:	e020      	b.n	8010fb8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8010f76:	6839      	ldr	r1, [r7, #0]
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f000 fc6f 	bl	801185c <USBD_CtlError>
              break;
 8010f7e:	e01b      	b.n	8010fb8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	885b      	ldrh	r3, [r3, #2]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d10e      	bne.n	8010fa6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010f88:	7bbb      	ldrb	r3, [r7, #14]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d00b      	beq.n	8010fa6 <USBD_StdEPReq+0xc0>
 8010f8e:	7bbb      	ldrb	r3, [r7, #14]
 8010f90:	2b80      	cmp	r3, #128	@ 0x80
 8010f92:	d008      	beq.n	8010fa6 <USBD_StdEPReq+0xc0>
 8010f94:	683b      	ldr	r3, [r7, #0]
 8010f96:	88db      	ldrh	r3, [r3, #6]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d104      	bne.n	8010fa6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010f9c:	7bbb      	ldrb	r3, [r7, #14]
 8010f9e:	4619      	mov	r1, r3
 8010fa0:	6878      	ldr	r0, [r7, #4]
 8010fa2:	f001 f955 	bl	8012250 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010fa6:	6878      	ldr	r0, [r7, #4]
 8010fa8:	f000 fd23 	bl	80119f2 <USBD_CtlSendStatus>

              break;
 8010fac:	e004      	b.n	8010fb8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8010fae:	6839      	ldr	r1, [r7, #0]
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f000 fc53 	bl	801185c <USBD_CtlError>
              break;
 8010fb6:	bf00      	nop
          }
          break;
 8010fb8:	e0ec      	b.n	8011194 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fc0:	b2db      	uxtb	r3, r3
 8010fc2:	2b02      	cmp	r3, #2
 8010fc4:	d002      	beq.n	8010fcc <USBD_StdEPReq+0xe6>
 8010fc6:	2b03      	cmp	r3, #3
 8010fc8:	d016      	beq.n	8010ff8 <USBD_StdEPReq+0x112>
 8010fca:	e030      	b.n	801102e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010fcc:	7bbb      	ldrb	r3, [r7, #14]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d00d      	beq.n	8010fee <USBD_StdEPReq+0x108>
 8010fd2:	7bbb      	ldrb	r3, [r7, #14]
 8010fd4:	2b80      	cmp	r3, #128	@ 0x80
 8010fd6:	d00a      	beq.n	8010fee <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010fd8:	7bbb      	ldrb	r3, [r7, #14]
 8010fda:	4619      	mov	r1, r3
 8010fdc:	6878      	ldr	r0, [r7, #4]
 8010fde:	f001 f937 	bl	8012250 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010fe2:	2180      	movs	r1, #128	@ 0x80
 8010fe4:	6878      	ldr	r0, [r7, #4]
 8010fe6:	f001 f933 	bl	8012250 <USBD_LL_StallEP>
 8010fea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010fec:	e025      	b.n	801103a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010fee:	6839      	ldr	r1, [r7, #0]
 8010ff0:	6878      	ldr	r0, [r7, #4]
 8010ff2:	f000 fc33 	bl	801185c <USBD_CtlError>
              break;
 8010ff6:	e020      	b.n	801103a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010ff8:	683b      	ldr	r3, [r7, #0]
 8010ffa:	885b      	ldrh	r3, [r3, #2]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d11b      	bne.n	8011038 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011000:	7bbb      	ldrb	r3, [r7, #14]
 8011002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011006:	2b00      	cmp	r3, #0
 8011008:	d004      	beq.n	8011014 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801100a:	7bbb      	ldrb	r3, [r7, #14]
 801100c:	4619      	mov	r1, r3
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f001 f93d 	bl	801228e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011014:	6878      	ldr	r0, [r7, #4]
 8011016:	f000 fcec 	bl	80119f2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011020:	689b      	ldr	r3, [r3, #8]
 8011022:	6839      	ldr	r1, [r7, #0]
 8011024:	6878      	ldr	r0, [r7, #4]
 8011026:	4798      	blx	r3
 8011028:	4603      	mov	r3, r0
 801102a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801102c:	e004      	b.n	8011038 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801102e:	6839      	ldr	r1, [r7, #0]
 8011030:	6878      	ldr	r0, [r7, #4]
 8011032:	f000 fc13 	bl	801185c <USBD_CtlError>
              break;
 8011036:	e000      	b.n	801103a <USBD_StdEPReq+0x154>
              break;
 8011038:	bf00      	nop
          }
          break;
 801103a:	e0ab      	b.n	8011194 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011042:	b2db      	uxtb	r3, r3
 8011044:	2b02      	cmp	r3, #2
 8011046:	d002      	beq.n	801104e <USBD_StdEPReq+0x168>
 8011048:	2b03      	cmp	r3, #3
 801104a:	d032      	beq.n	80110b2 <USBD_StdEPReq+0x1cc>
 801104c:	e097      	b.n	801117e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801104e:	7bbb      	ldrb	r3, [r7, #14]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d007      	beq.n	8011064 <USBD_StdEPReq+0x17e>
 8011054:	7bbb      	ldrb	r3, [r7, #14]
 8011056:	2b80      	cmp	r3, #128	@ 0x80
 8011058:	d004      	beq.n	8011064 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801105a:	6839      	ldr	r1, [r7, #0]
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f000 fbfd 	bl	801185c <USBD_CtlError>
                break;
 8011062:	e091      	b.n	8011188 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011068:	2b00      	cmp	r3, #0
 801106a:	da0b      	bge.n	8011084 <USBD_StdEPReq+0x19e>
 801106c:	7bbb      	ldrb	r3, [r7, #14]
 801106e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011072:	4613      	mov	r3, r2
 8011074:	009b      	lsls	r3, r3, #2
 8011076:	4413      	add	r3, r2
 8011078:	009b      	lsls	r3, r3, #2
 801107a:	3310      	adds	r3, #16
 801107c:	687a      	ldr	r2, [r7, #4]
 801107e:	4413      	add	r3, r2
 8011080:	3304      	adds	r3, #4
 8011082:	e00b      	b.n	801109c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011084:	7bbb      	ldrb	r3, [r7, #14]
 8011086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801108a:	4613      	mov	r3, r2
 801108c:	009b      	lsls	r3, r3, #2
 801108e:	4413      	add	r3, r2
 8011090:	009b      	lsls	r3, r3, #2
 8011092:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011096:	687a      	ldr	r2, [r7, #4]
 8011098:	4413      	add	r3, r2
 801109a:	3304      	adds	r3, #4
 801109c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801109e:	68bb      	ldr	r3, [r7, #8]
 80110a0:	2200      	movs	r2, #0
 80110a2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80110a4:	68bb      	ldr	r3, [r7, #8]
 80110a6:	2202      	movs	r2, #2
 80110a8:	4619      	mov	r1, r3
 80110aa:	6878      	ldr	r0, [r7, #4]
 80110ac:	f000 fc47 	bl	801193e <USBD_CtlSendData>
              break;
 80110b0:	e06a      	b.n	8011188 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80110b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	da11      	bge.n	80110de <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80110ba:	7bbb      	ldrb	r3, [r7, #14]
 80110bc:	f003 020f 	and.w	r2, r3, #15
 80110c0:	6879      	ldr	r1, [r7, #4]
 80110c2:	4613      	mov	r3, r2
 80110c4:	009b      	lsls	r3, r3, #2
 80110c6:	4413      	add	r3, r2
 80110c8:	009b      	lsls	r3, r3, #2
 80110ca:	440b      	add	r3, r1
 80110cc:	3324      	adds	r3, #36	@ 0x24
 80110ce:	881b      	ldrh	r3, [r3, #0]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d117      	bne.n	8011104 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80110d4:	6839      	ldr	r1, [r7, #0]
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f000 fbc0 	bl	801185c <USBD_CtlError>
                  break;
 80110dc:	e054      	b.n	8011188 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80110de:	7bbb      	ldrb	r3, [r7, #14]
 80110e0:	f003 020f 	and.w	r2, r3, #15
 80110e4:	6879      	ldr	r1, [r7, #4]
 80110e6:	4613      	mov	r3, r2
 80110e8:	009b      	lsls	r3, r3, #2
 80110ea:	4413      	add	r3, r2
 80110ec:	009b      	lsls	r3, r3, #2
 80110ee:	440b      	add	r3, r1
 80110f0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80110f4:	881b      	ldrh	r3, [r3, #0]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d104      	bne.n	8011104 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80110fa:	6839      	ldr	r1, [r7, #0]
 80110fc:	6878      	ldr	r0, [r7, #4]
 80110fe:	f000 fbad 	bl	801185c <USBD_CtlError>
                  break;
 8011102:	e041      	b.n	8011188 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011104:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011108:	2b00      	cmp	r3, #0
 801110a:	da0b      	bge.n	8011124 <USBD_StdEPReq+0x23e>
 801110c:	7bbb      	ldrb	r3, [r7, #14]
 801110e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011112:	4613      	mov	r3, r2
 8011114:	009b      	lsls	r3, r3, #2
 8011116:	4413      	add	r3, r2
 8011118:	009b      	lsls	r3, r3, #2
 801111a:	3310      	adds	r3, #16
 801111c:	687a      	ldr	r2, [r7, #4]
 801111e:	4413      	add	r3, r2
 8011120:	3304      	adds	r3, #4
 8011122:	e00b      	b.n	801113c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011124:	7bbb      	ldrb	r3, [r7, #14]
 8011126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801112a:	4613      	mov	r3, r2
 801112c:	009b      	lsls	r3, r3, #2
 801112e:	4413      	add	r3, r2
 8011130:	009b      	lsls	r3, r3, #2
 8011132:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011136:	687a      	ldr	r2, [r7, #4]
 8011138:	4413      	add	r3, r2
 801113a:	3304      	adds	r3, #4
 801113c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801113e:	7bbb      	ldrb	r3, [r7, #14]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d002      	beq.n	801114a <USBD_StdEPReq+0x264>
 8011144:	7bbb      	ldrb	r3, [r7, #14]
 8011146:	2b80      	cmp	r3, #128	@ 0x80
 8011148:	d103      	bne.n	8011152 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801114a:	68bb      	ldr	r3, [r7, #8]
 801114c:	2200      	movs	r2, #0
 801114e:	601a      	str	r2, [r3, #0]
 8011150:	e00e      	b.n	8011170 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011152:	7bbb      	ldrb	r3, [r7, #14]
 8011154:	4619      	mov	r1, r3
 8011156:	6878      	ldr	r0, [r7, #4]
 8011158:	f001 f8b8 	bl	80122cc <USBD_LL_IsStallEP>
 801115c:	4603      	mov	r3, r0
 801115e:	2b00      	cmp	r3, #0
 8011160:	d003      	beq.n	801116a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8011162:	68bb      	ldr	r3, [r7, #8]
 8011164:	2201      	movs	r2, #1
 8011166:	601a      	str	r2, [r3, #0]
 8011168:	e002      	b.n	8011170 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	2200      	movs	r2, #0
 801116e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011170:	68bb      	ldr	r3, [r7, #8]
 8011172:	2202      	movs	r2, #2
 8011174:	4619      	mov	r1, r3
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f000 fbe1 	bl	801193e <USBD_CtlSendData>
              break;
 801117c:	e004      	b.n	8011188 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801117e:	6839      	ldr	r1, [r7, #0]
 8011180:	6878      	ldr	r0, [r7, #4]
 8011182:	f000 fb6b 	bl	801185c <USBD_CtlError>
              break;
 8011186:	bf00      	nop
          }
          break;
 8011188:	e004      	b.n	8011194 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801118a:	6839      	ldr	r1, [r7, #0]
 801118c:	6878      	ldr	r0, [r7, #4]
 801118e:	f000 fb65 	bl	801185c <USBD_CtlError>
          break;
 8011192:	bf00      	nop
      }
      break;
 8011194:	e004      	b.n	80111a0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8011196:	6839      	ldr	r1, [r7, #0]
 8011198:	6878      	ldr	r0, [r7, #4]
 801119a:	f000 fb5f 	bl	801185c <USBD_CtlError>
      break;
 801119e:	bf00      	nop
  }

  return ret;
 80111a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80111a2:	4618      	mov	r0, r3
 80111a4:	3710      	adds	r7, #16
 80111a6:	46bd      	mov	sp, r7
 80111a8:	bd80      	pop	{r7, pc}
	...

080111ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b084      	sub	sp, #16
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
 80111b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80111b6:	2300      	movs	r3, #0
 80111b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80111ba:	2300      	movs	r3, #0
 80111bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80111be:	2300      	movs	r3, #0
 80111c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	885b      	ldrh	r3, [r3, #2]
 80111c6:	0a1b      	lsrs	r3, r3, #8
 80111c8:	b29b      	uxth	r3, r3
 80111ca:	3b01      	subs	r3, #1
 80111cc:	2b0e      	cmp	r3, #14
 80111ce:	f200 8152 	bhi.w	8011476 <USBD_GetDescriptor+0x2ca>
 80111d2:	a201      	add	r2, pc, #4	@ (adr r2, 80111d8 <USBD_GetDescriptor+0x2c>)
 80111d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111d8:	08011249 	.word	0x08011249
 80111dc:	08011261 	.word	0x08011261
 80111e0:	080112a1 	.word	0x080112a1
 80111e4:	08011477 	.word	0x08011477
 80111e8:	08011477 	.word	0x08011477
 80111ec:	08011417 	.word	0x08011417
 80111f0:	08011443 	.word	0x08011443
 80111f4:	08011477 	.word	0x08011477
 80111f8:	08011477 	.word	0x08011477
 80111fc:	08011477 	.word	0x08011477
 8011200:	08011477 	.word	0x08011477
 8011204:	08011477 	.word	0x08011477
 8011208:	08011477 	.word	0x08011477
 801120c:	08011477 	.word	0x08011477
 8011210:	08011215 	.word	0x08011215
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801121a:	69db      	ldr	r3, [r3, #28]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d00b      	beq.n	8011238 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011226:	69db      	ldr	r3, [r3, #28]
 8011228:	687a      	ldr	r2, [r7, #4]
 801122a:	7c12      	ldrb	r2, [r2, #16]
 801122c:	f107 0108 	add.w	r1, r7, #8
 8011230:	4610      	mov	r0, r2
 8011232:	4798      	blx	r3
 8011234:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011236:	e126      	b.n	8011486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011238:	6839      	ldr	r1, [r7, #0]
 801123a:	6878      	ldr	r0, [r7, #4]
 801123c:	f000 fb0e 	bl	801185c <USBD_CtlError>
        err++;
 8011240:	7afb      	ldrb	r3, [r7, #11]
 8011242:	3301      	adds	r3, #1
 8011244:	72fb      	strb	r3, [r7, #11]
      break;
 8011246:	e11e      	b.n	8011486 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	687a      	ldr	r2, [r7, #4]
 8011252:	7c12      	ldrb	r2, [r2, #16]
 8011254:	f107 0108 	add.w	r1, r7, #8
 8011258:	4610      	mov	r0, r2
 801125a:	4798      	blx	r3
 801125c:	60f8      	str	r0, [r7, #12]
      break;
 801125e:	e112      	b.n	8011486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	7c1b      	ldrb	r3, [r3, #16]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d10d      	bne.n	8011284 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801126e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011270:	f107 0208 	add.w	r2, r7, #8
 8011274:	4610      	mov	r0, r2
 8011276:	4798      	blx	r3
 8011278:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	3301      	adds	r3, #1
 801127e:	2202      	movs	r2, #2
 8011280:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011282:	e100      	b.n	8011486 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801128a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801128c:	f107 0208 	add.w	r2, r7, #8
 8011290:	4610      	mov	r0, r2
 8011292:	4798      	blx	r3
 8011294:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	3301      	adds	r3, #1
 801129a:	2202      	movs	r2, #2
 801129c:	701a      	strb	r2, [r3, #0]
      break;
 801129e:	e0f2      	b.n	8011486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	885b      	ldrh	r3, [r3, #2]
 80112a4:	b2db      	uxtb	r3, r3
 80112a6:	2b05      	cmp	r3, #5
 80112a8:	f200 80ac 	bhi.w	8011404 <USBD_GetDescriptor+0x258>
 80112ac:	a201      	add	r2, pc, #4	@ (adr r2, 80112b4 <USBD_GetDescriptor+0x108>)
 80112ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112b2:	bf00      	nop
 80112b4:	080112cd 	.word	0x080112cd
 80112b8:	08011301 	.word	0x08011301
 80112bc:	08011335 	.word	0x08011335
 80112c0:	08011369 	.word	0x08011369
 80112c4:	0801139d 	.word	0x0801139d
 80112c8:	080113d1 	.word	0x080113d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80112d2:	685b      	ldr	r3, [r3, #4]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d00b      	beq.n	80112f0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80112de:	685b      	ldr	r3, [r3, #4]
 80112e0:	687a      	ldr	r2, [r7, #4]
 80112e2:	7c12      	ldrb	r2, [r2, #16]
 80112e4:	f107 0108 	add.w	r1, r7, #8
 80112e8:	4610      	mov	r0, r2
 80112ea:	4798      	blx	r3
 80112ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80112ee:	e091      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80112f0:	6839      	ldr	r1, [r7, #0]
 80112f2:	6878      	ldr	r0, [r7, #4]
 80112f4:	f000 fab2 	bl	801185c <USBD_CtlError>
            err++;
 80112f8:	7afb      	ldrb	r3, [r7, #11]
 80112fa:	3301      	adds	r3, #1
 80112fc:	72fb      	strb	r3, [r7, #11]
          break;
 80112fe:	e089      	b.n	8011414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011306:	689b      	ldr	r3, [r3, #8]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d00b      	beq.n	8011324 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011312:	689b      	ldr	r3, [r3, #8]
 8011314:	687a      	ldr	r2, [r7, #4]
 8011316:	7c12      	ldrb	r2, [r2, #16]
 8011318:	f107 0108 	add.w	r1, r7, #8
 801131c:	4610      	mov	r0, r2
 801131e:	4798      	blx	r3
 8011320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011322:	e077      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011324:	6839      	ldr	r1, [r7, #0]
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f000 fa98 	bl	801185c <USBD_CtlError>
            err++;
 801132c:	7afb      	ldrb	r3, [r7, #11]
 801132e:	3301      	adds	r3, #1
 8011330:	72fb      	strb	r3, [r7, #11]
          break;
 8011332:	e06f      	b.n	8011414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801133a:	68db      	ldr	r3, [r3, #12]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d00b      	beq.n	8011358 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011346:	68db      	ldr	r3, [r3, #12]
 8011348:	687a      	ldr	r2, [r7, #4]
 801134a:	7c12      	ldrb	r2, [r2, #16]
 801134c:	f107 0108 	add.w	r1, r7, #8
 8011350:	4610      	mov	r0, r2
 8011352:	4798      	blx	r3
 8011354:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011356:	e05d      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011358:	6839      	ldr	r1, [r7, #0]
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 fa7e 	bl	801185c <USBD_CtlError>
            err++;
 8011360:	7afb      	ldrb	r3, [r7, #11]
 8011362:	3301      	adds	r3, #1
 8011364:	72fb      	strb	r3, [r7, #11]
          break;
 8011366:	e055      	b.n	8011414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801136e:	691b      	ldr	r3, [r3, #16]
 8011370:	2b00      	cmp	r3, #0
 8011372:	d00b      	beq.n	801138c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801137a:	691b      	ldr	r3, [r3, #16]
 801137c:	687a      	ldr	r2, [r7, #4]
 801137e:	7c12      	ldrb	r2, [r2, #16]
 8011380:	f107 0108 	add.w	r1, r7, #8
 8011384:	4610      	mov	r0, r2
 8011386:	4798      	blx	r3
 8011388:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801138a:	e043      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801138c:	6839      	ldr	r1, [r7, #0]
 801138e:	6878      	ldr	r0, [r7, #4]
 8011390:	f000 fa64 	bl	801185c <USBD_CtlError>
            err++;
 8011394:	7afb      	ldrb	r3, [r7, #11]
 8011396:	3301      	adds	r3, #1
 8011398:	72fb      	strb	r3, [r7, #11]
          break;
 801139a:	e03b      	b.n	8011414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80113a2:	695b      	ldr	r3, [r3, #20]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d00b      	beq.n	80113c0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80113ae:	695b      	ldr	r3, [r3, #20]
 80113b0:	687a      	ldr	r2, [r7, #4]
 80113b2:	7c12      	ldrb	r2, [r2, #16]
 80113b4:	f107 0108 	add.w	r1, r7, #8
 80113b8:	4610      	mov	r0, r2
 80113ba:	4798      	blx	r3
 80113bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80113be:	e029      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80113c0:	6839      	ldr	r1, [r7, #0]
 80113c2:	6878      	ldr	r0, [r7, #4]
 80113c4:	f000 fa4a 	bl	801185c <USBD_CtlError>
            err++;
 80113c8:	7afb      	ldrb	r3, [r7, #11]
 80113ca:	3301      	adds	r3, #1
 80113cc:	72fb      	strb	r3, [r7, #11]
          break;
 80113ce:	e021      	b.n	8011414 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80113d6:	699b      	ldr	r3, [r3, #24]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d00b      	beq.n	80113f4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80113e2:	699b      	ldr	r3, [r3, #24]
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	7c12      	ldrb	r2, [r2, #16]
 80113e8:	f107 0108 	add.w	r1, r7, #8
 80113ec:	4610      	mov	r0, r2
 80113ee:	4798      	blx	r3
 80113f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80113f2:	e00f      	b.n	8011414 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80113f4:	6839      	ldr	r1, [r7, #0]
 80113f6:	6878      	ldr	r0, [r7, #4]
 80113f8:	f000 fa30 	bl	801185c <USBD_CtlError>
            err++;
 80113fc:	7afb      	ldrb	r3, [r7, #11]
 80113fe:	3301      	adds	r3, #1
 8011400:	72fb      	strb	r3, [r7, #11]
          break;
 8011402:	e007      	b.n	8011414 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011404:	6839      	ldr	r1, [r7, #0]
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f000 fa28 	bl	801185c <USBD_CtlError>
          err++;
 801140c:	7afb      	ldrb	r3, [r7, #11]
 801140e:	3301      	adds	r3, #1
 8011410:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8011412:	bf00      	nop
      }
      break;
 8011414:	e037      	b.n	8011486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	7c1b      	ldrb	r3, [r3, #16]
 801141a:	2b00      	cmp	r3, #0
 801141c:	d109      	bne.n	8011432 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011426:	f107 0208 	add.w	r2, r7, #8
 801142a:	4610      	mov	r0, r2
 801142c:	4798      	blx	r3
 801142e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011430:	e029      	b.n	8011486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011432:	6839      	ldr	r1, [r7, #0]
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	f000 fa11 	bl	801185c <USBD_CtlError>
        err++;
 801143a:	7afb      	ldrb	r3, [r7, #11]
 801143c:	3301      	adds	r3, #1
 801143e:	72fb      	strb	r3, [r7, #11]
      break;
 8011440:	e021      	b.n	8011486 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	7c1b      	ldrb	r3, [r3, #16]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d10d      	bne.n	8011466 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011452:	f107 0208 	add.w	r2, r7, #8
 8011456:	4610      	mov	r0, r2
 8011458:	4798      	blx	r3
 801145a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	3301      	adds	r3, #1
 8011460:	2207      	movs	r2, #7
 8011462:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011464:	e00f      	b.n	8011486 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011466:	6839      	ldr	r1, [r7, #0]
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f000 f9f7 	bl	801185c <USBD_CtlError>
        err++;
 801146e:	7afb      	ldrb	r3, [r7, #11]
 8011470:	3301      	adds	r3, #1
 8011472:	72fb      	strb	r3, [r7, #11]
      break;
 8011474:	e007      	b.n	8011486 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8011476:	6839      	ldr	r1, [r7, #0]
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f000 f9ef 	bl	801185c <USBD_CtlError>
      err++;
 801147e:	7afb      	ldrb	r3, [r7, #11]
 8011480:	3301      	adds	r3, #1
 8011482:	72fb      	strb	r3, [r7, #11]
      break;
 8011484:	bf00      	nop
  }

  if (err != 0U)
 8011486:	7afb      	ldrb	r3, [r7, #11]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d11e      	bne.n	80114ca <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	88db      	ldrh	r3, [r3, #6]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d016      	beq.n	80114c2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011494:	893b      	ldrh	r3, [r7, #8]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d00e      	beq.n	80114b8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801149a:	683b      	ldr	r3, [r7, #0]
 801149c:	88da      	ldrh	r2, [r3, #6]
 801149e:	893b      	ldrh	r3, [r7, #8]
 80114a0:	4293      	cmp	r3, r2
 80114a2:	bf28      	it	cs
 80114a4:	4613      	movcs	r3, r2
 80114a6:	b29b      	uxth	r3, r3
 80114a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80114aa:	893b      	ldrh	r3, [r7, #8]
 80114ac:	461a      	mov	r2, r3
 80114ae:	68f9      	ldr	r1, [r7, #12]
 80114b0:	6878      	ldr	r0, [r7, #4]
 80114b2:	f000 fa44 	bl	801193e <USBD_CtlSendData>
 80114b6:	e009      	b.n	80114cc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80114b8:	6839      	ldr	r1, [r7, #0]
 80114ba:	6878      	ldr	r0, [r7, #4]
 80114bc:	f000 f9ce 	bl	801185c <USBD_CtlError>
 80114c0:	e004      	b.n	80114cc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f000 fa95 	bl	80119f2 <USBD_CtlSendStatus>
 80114c8:	e000      	b.n	80114cc <USBD_GetDescriptor+0x320>
    return;
 80114ca:	bf00      	nop
  }
}
 80114cc:	3710      	adds	r7, #16
 80114ce:	46bd      	mov	sp, r7
 80114d0:	bd80      	pop	{r7, pc}
 80114d2:	bf00      	nop

080114d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	889b      	ldrh	r3, [r3, #4]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d131      	bne.n	801154a <USBD_SetAddress+0x76>
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	88db      	ldrh	r3, [r3, #6]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d12d      	bne.n	801154a <USBD_SetAddress+0x76>
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	885b      	ldrh	r3, [r3, #2]
 80114f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80114f4:	d829      	bhi.n	801154a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80114f6:	683b      	ldr	r3, [r7, #0]
 80114f8:	885b      	ldrh	r3, [r3, #2]
 80114fa:	b2db      	uxtb	r3, r3
 80114fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011500:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011508:	b2db      	uxtb	r3, r3
 801150a:	2b03      	cmp	r3, #3
 801150c:	d104      	bne.n	8011518 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801150e:	6839      	ldr	r1, [r7, #0]
 8011510:	6878      	ldr	r0, [r7, #4]
 8011512:	f000 f9a3 	bl	801185c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011516:	e01d      	b.n	8011554 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	7bfa      	ldrb	r2, [r7, #15]
 801151c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011520:	7bfb      	ldrb	r3, [r7, #15]
 8011522:	4619      	mov	r1, r3
 8011524:	6878      	ldr	r0, [r7, #4]
 8011526:	f000 fefd 	bl	8012324 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f000 fa61 	bl	80119f2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011530:	7bfb      	ldrb	r3, [r7, #15]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d004      	beq.n	8011540 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2202      	movs	r2, #2
 801153a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801153e:	e009      	b.n	8011554 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2201      	movs	r2, #1
 8011544:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011548:	e004      	b.n	8011554 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801154a:	6839      	ldr	r1, [r7, #0]
 801154c:	6878      	ldr	r0, [r7, #4]
 801154e:	f000 f985 	bl	801185c <USBD_CtlError>
  }
}
 8011552:	bf00      	nop
 8011554:	bf00      	nop
 8011556:	3710      	adds	r7, #16
 8011558:	46bd      	mov	sp, r7
 801155a:	bd80      	pop	{r7, pc}

0801155c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b084      	sub	sp, #16
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011566:	2300      	movs	r3, #0
 8011568:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	885b      	ldrh	r3, [r3, #2]
 801156e:	b2da      	uxtb	r2, r3
 8011570:	4b4c      	ldr	r3, [pc, #304]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011572:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011574:	4b4b      	ldr	r3, [pc, #300]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	2b01      	cmp	r3, #1
 801157a:	d905      	bls.n	8011588 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801157c:	6839      	ldr	r1, [r7, #0]
 801157e:	6878      	ldr	r0, [r7, #4]
 8011580:	f000 f96c 	bl	801185c <USBD_CtlError>
    return USBD_FAIL;
 8011584:	2303      	movs	r3, #3
 8011586:	e088      	b.n	801169a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801158e:	b2db      	uxtb	r3, r3
 8011590:	2b02      	cmp	r3, #2
 8011592:	d002      	beq.n	801159a <USBD_SetConfig+0x3e>
 8011594:	2b03      	cmp	r3, #3
 8011596:	d025      	beq.n	80115e4 <USBD_SetConfig+0x88>
 8011598:	e071      	b.n	801167e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801159a:	4b42      	ldr	r3, [pc, #264]	@ (80116a4 <USBD_SetConfig+0x148>)
 801159c:	781b      	ldrb	r3, [r3, #0]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d01c      	beq.n	80115dc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80115a2:	4b40      	ldr	r3, [pc, #256]	@ (80116a4 <USBD_SetConfig+0x148>)
 80115a4:	781b      	ldrb	r3, [r3, #0]
 80115a6:	461a      	mov	r2, r3
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80115ac:	4b3d      	ldr	r3, [pc, #244]	@ (80116a4 <USBD_SetConfig+0x148>)
 80115ae:	781b      	ldrb	r3, [r3, #0]
 80115b0:	4619      	mov	r1, r3
 80115b2:	6878      	ldr	r0, [r7, #4]
 80115b4:	f7ff f990 	bl	80108d8 <USBD_SetClassConfig>
 80115b8:	4603      	mov	r3, r0
 80115ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80115bc:	7bfb      	ldrb	r3, [r7, #15]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d004      	beq.n	80115cc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80115c2:	6839      	ldr	r1, [r7, #0]
 80115c4:	6878      	ldr	r0, [r7, #4]
 80115c6:	f000 f949 	bl	801185c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80115ca:	e065      	b.n	8011698 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f000 fa10 	bl	80119f2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2203      	movs	r2, #3
 80115d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80115da:	e05d      	b.n	8011698 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f000 fa08 	bl	80119f2 <USBD_CtlSendStatus>
      break;
 80115e2:	e059      	b.n	8011698 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80115e4:	4b2f      	ldr	r3, [pc, #188]	@ (80116a4 <USBD_SetConfig+0x148>)
 80115e6:	781b      	ldrb	r3, [r3, #0]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d112      	bne.n	8011612 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	2202      	movs	r2, #2
 80115f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80115f4:	4b2b      	ldr	r3, [pc, #172]	@ (80116a4 <USBD_SetConfig+0x148>)
 80115f6:	781b      	ldrb	r3, [r3, #0]
 80115f8:	461a      	mov	r2, r3
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80115fe:	4b29      	ldr	r3, [pc, #164]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011600:	781b      	ldrb	r3, [r3, #0]
 8011602:	4619      	mov	r1, r3
 8011604:	6878      	ldr	r0, [r7, #4]
 8011606:	f7ff f983 	bl	8010910 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801160a:	6878      	ldr	r0, [r7, #4]
 801160c:	f000 f9f1 	bl	80119f2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011610:	e042      	b.n	8011698 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8011612:	4b24      	ldr	r3, [pc, #144]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	461a      	mov	r2, r3
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	685b      	ldr	r3, [r3, #4]
 801161c:	429a      	cmp	r2, r3
 801161e:	d02a      	beq.n	8011676 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	685b      	ldr	r3, [r3, #4]
 8011624:	b2db      	uxtb	r3, r3
 8011626:	4619      	mov	r1, r3
 8011628:	6878      	ldr	r0, [r7, #4]
 801162a:	f7ff f971 	bl	8010910 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801162e:	4b1d      	ldr	r3, [pc, #116]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011630:	781b      	ldrb	r3, [r3, #0]
 8011632:	461a      	mov	r2, r3
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011638:	4b1a      	ldr	r3, [pc, #104]	@ (80116a4 <USBD_SetConfig+0x148>)
 801163a:	781b      	ldrb	r3, [r3, #0]
 801163c:	4619      	mov	r1, r3
 801163e:	6878      	ldr	r0, [r7, #4]
 8011640:	f7ff f94a 	bl	80108d8 <USBD_SetClassConfig>
 8011644:	4603      	mov	r3, r0
 8011646:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011648:	7bfb      	ldrb	r3, [r7, #15]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d00f      	beq.n	801166e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801164e:	6839      	ldr	r1, [r7, #0]
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f000 f903 	bl	801185c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	685b      	ldr	r3, [r3, #4]
 801165a:	b2db      	uxtb	r3, r3
 801165c:	4619      	mov	r1, r3
 801165e:	6878      	ldr	r0, [r7, #4]
 8011660:	f7ff f956 	bl	8010910 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	2202      	movs	r2, #2
 8011668:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801166c:	e014      	b.n	8011698 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801166e:	6878      	ldr	r0, [r7, #4]
 8011670:	f000 f9bf 	bl	80119f2 <USBD_CtlSendStatus>
      break;
 8011674:	e010      	b.n	8011698 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011676:	6878      	ldr	r0, [r7, #4]
 8011678:	f000 f9bb 	bl	80119f2 <USBD_CtlSendStatus>
      break;
 801167c:	e00c      	b.n	8011698 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801167e:	6839      	ldr	r1, [r7, #0]
 8011680:	6878      	ldr	r0, [r7, #4]
 8011682:	f000 f8eb 	bl	801185c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011686:	4b07      	ldr	r3, [pc, #28]	@ (80116a4 <USBD_SetConfig+0x148>)
 8011688:	781b      	ldrb	r3, [r3, #0]
 801168a:	4619      	mov	r1, r3
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f7ff f93f 	bl	8010910 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8011692:	2303      	movs	r3, #3
 8011694:	73fb      	strb	r3, [r7, #15]
      break;
 8011696:	bf00      	nop
  }

  return ret;
 8011698:	7bfb      	ldrb	r3, [r7, #15]
}
 801169a:	4618      	mov	r0, r3
 801169c:	3710      	adds	r7, #16
 801169e:	46bd      	mov	sp, r7
 80116a0:	bd80      	pop	{r7, pc}
 80116a2:	bf00      	nop
 80116a4:	20002435 	.word	0x20002435

080116a8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b082      	sub	sp, #8
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	88db      	ldrh	r3, [r3, #6]
 80116b6:	2b01      	cmp	r3, #1
 80116b8:	d004      	beq.n	80116c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80116ba:	6839      	ldr	r1, [r7, #0]
 80116bc:	6878      	ldr	r0, [r7, #4]
 80116be:	f000 f8cd 	bl	801185c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80116c2:	e023      	b.n	801170c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80116ca:	b2db      	uxtb	r3, r3
 80116cc:	2b02      	cmp	r3, #2
 80116ce:	dc02      	bgt.n	80116d6 <USBD_GetConfig+0x2e>
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	dc03      	bgt.n	80116dc <USBD_GetConfig+0x34>
 80116d4:	e015      	b.n	8011702 <USBD_GetConfig+0x5a>
 80116d6:	2b03      	cmp	r3, #3
 80116d8:	d00b      	beq.n	80116f2 <USBD_GetConfig+0x4a>
 80116da:	e012      	b.n	8011702 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	2200      	movs	r2, #0
 80116e0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	3308      	adds	r3, #8
 80116e6:	2201      	movs	r2, #1
 80116e8:	4619      	mov	r1, r3
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f000 f927 	bl	801193e <USBD_CtlSendData>
        break;
 80116f0:	e00c      	b.n	801170c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	3304      	adds	r3, #4
 80116f6:	2201      	movs	r2, #1
 80116f8:	4619      	mov	r1, r3
 80116fa:	6878      	ldr	r0, [r7, #4]
 80116fc:	f000 f91f 	bl	801193e <USBD_CtlSendData>
        break;
 8011700:	e004      	b.n	801170c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011702:	6839      	ldr	r1, [r7, #0]
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f000 f8a9 	bl	801185c <USBD_CtlError>
        break;
 801170a:	bf00      	nop
}
 801170c:	bf00      	nop
 801170e:	3708      	adds	r7, #8
 8011710:	46bd      	mov	sp, r7
 8011712:	bd80      	pop	{r7, pc}

08011714 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b082      	sub	sp, #8
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
 801171c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011724:	b2db      	uxtb	r3, r3
 8011726:	3b01      	subs	r3, #1
 8011728:	2b02      	cmp	r3, #2
 801172a:	d81e      	bhi.n	801176a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801172c:	683b      	ldr	r3, [r7, #0]
 801172e:	88db      	ldrh	r3, [r3, #6]
 8011730:	2b02      	cmp	r3, #2
 8011732:	d004      	beq.n	801173e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011734:	6839      	ldr	r1, [r7, #0]
 8011736:	6878      	ldr	r0, [r7, #4]
 8011738:	f000 f890 	bl	801185c <USBD_CtlError>
        break;
 801173c:	e01a      	b.n	8011774 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	2201      	movs	r2, #1
 8011742:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801174a:	2b00      	cmp	r3, #0
 801174c:	d005      	beq.n	801175a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	68db      	ldr	r3, [r3, #12]
 8011752:	f043 0202 	orr.w	r2, r3, #2
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	330c      	adds	r3, #12
 801175e:	2202      	movs	r2, #2
 8011760:	4619      	mov	r1, r3
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f000 f8eb 	bl	801193e <USBD_CtlSendData>
      break;
 8011768:	e004      	b.n	8011774 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801176a:	6839      	ldr	r1, [r7, #0]
 801176c:	6878      	ldr	r0, [r7, #4]
 801176e:	f000 f875 	bl	801185c <USBD_CtlError>
      break;
 8011772:	bf00      	nop
  }
}
 8011774:	bf00      	nop
 8011776:	3708      	adds	r7, #8
 8011778:	46bd      	mov	sp, r7
 801177a:	bd80      	pop	{r7, pc}

0801177c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b082      	sub	sp, #8
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
 8011784:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011786:	683b      	ldr	r3, [r7, #0]
 8011788:	885b      	ldrh	r3, [r3, #2]
 801178a:	2b01      	cmp	r3, #1
 801178c:	d106      	bne.n	801179c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2201      	movs	r2, #1
 8011792:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011796:	6878      	ldr	r0, [r7, #4]
 8011798:	f000 f92b 	bl	80119f2 <USBD_CtlSendStatus>
  }
}
 801179c:	bf00      	nop
 801179e:	3708      	adds	r7, #8
 80117a0:	46bd      	mov	sp, r7
 80117a2:	bd80      	pop	{r7, pc}

080117a4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b082      	sub	sp, #8
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
 80117ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80117b4:	b2db      	uxtb	r3, r3
 80117b6:	3b01      	subs	r3, #1
 80117b8:	2b02      	cmp	r3, #2
 80117ba:	d80b      	bhi.n	80117d4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	885b      	ldrh	r3, [r3, #2]
 80117c0:	2b01      	cmp	r3, #1
 80117c2:	d10c      	bne.n	80117de <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2200      	movs	r2, #0
 80117c8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80117cc:	6878      	ldr	r0, [r7, #4]
 80117ce:	f000 f910 	bl	80119f2 <USBD_CtlSendStatus>
      }
      break;
 80117d2:	e004      	b.n	80117de <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80117d4:	6839      	ldr	r1, [r7, #0]
 80117d6:	6878      	ldr	r0, [r7, #4]
 80117d8:	f000 f840 	bl	801185c <USBD_CtlError>
      break;
 80117dc:	e000      	b.n	80117e0 <USBD_ClrFeature+0x3c>
      break;
 80117de:	bf00      	nop
  }
}
 80117e0:	bf00      	nop
 80117e2:	3708      	adds	r7, #8
 80117e4:	46bd      	mov	sp, r7
 80117e6:	bd80      	pop	{r7, pc}

080117e8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80117e8:	b580      	push	{r7, lr}
 80117ea:	b084      	sub	sp, #16
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	6078      	str	r0, [r7, #4]
 80117f0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80117f2:	683b      	ldr	r3, [r7, #0]
 80117f4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	781a      	ldrb	r2, [r3, #0]
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	3301      	adds	r3, #1
 8011802:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	781a      	ldrb	r2, [r3, #0]
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	3301      	adds	r3, #1
 8011810:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011812:	68f8      	ldr	r0, [r7, #12]
 8011814:	f7ff fa90 	bl	8010d38 <SWAPBYTE>
 8011818:	4603      	mov	r3, r0
 801181a:	461a      	mov	r2, r3
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	3301      	adds	r3, #1
 8011824:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	3301      	adds	r3, #1
 801182a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801182c:	68f8      	ldr	r0, [r7, #12]
 801182e:	f7ff fa83 	bl	8010d38 <SWAPBYTE>
 8011832:	4603      	mov	r3, r0
 8011834:	461a      	mov	r2, r3
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	3301      	adds	r3, #1
 801183e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	3301      	adds	r3, #1
 8011844:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011846:	68f8      	ldr	r0, [r7, #12]
 8011848:	f7ff fa76 	bl	8010d38 <SWAPBYTE>
 801184c:	4603      	mov	r3, r0
 801184e:	461a      	mov	r2, r3
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	80da      	strh	r2, [r3, #6]
}
 8011854:	bf00      	nop
 8011856:	3710      	adds	r7, #16
 8011858:	46bd      	mov	sp, r7
 801185a:	bd80      	pop	{r7, pc}

0801185c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b082      	sub	sp, #8
 8011860:	af00      	add	r7, sp, #0
 8011862:	6078      	str	r0, [r7, #4]
 8011864:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011866:	2180      	movs	r1, #128	@ 0x80
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	f000 fcf1 	bl	8012250 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801186e:	2100      	movs	r1, #0
 8011870:	6878      	ldr	r0, [r7, #4]
 8011872:	f000 fced 	bl	8012250 <USBD_LL_StallEP>
}
 8011876:	bf00      	nop
 8011878:	3708      	adds	r7, #8
 801187a:	46bd      	mov	sp, r7
 801187c:	bd80      	pop	{r7, pc}

0801187e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801187e:	b580      	push	{r7, lr}
 8011880:	b086      	sub	sp, #24
 8011882:	af00      	add	r7, sp, #0
 8011884:	60f8      	str	r0, [r7, #12]
 8011886:	60b9      	str	r1, [r7, #8]
 8011888:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801188a:	2300      	movs	r3, #0
 801188c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d036      	beq.n	8011902 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8011898:	6938      	ldr	r0, [r7, #16]
 801189a:	f000 f836 	bl	801190a <USBD_GetLen>
 801189e:	4603      	mov	r3, r0
 80118a0:	3301      	adds	r3, #1
 80118a2:	b29b      	uxth	r3, r3
 80118a4:	005b      	lsls	r3, r3, #1
 80118a6:	b29a      	uxth	r2, r3
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80118ac:	7dfb      	ldrb	r3, [r7, #23]
 80118ae:	68ba      	ldr	r2, [r7, #8]
 80118b0:	4413      	add	r3, r2
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	7812      	ldrb	r2, [r2, #0]
 80118b6:	701a      	strb	r2, [r3, #0]
  idx++;
 80118b8:	7dfb      	ldrb	r3, [r7, #23]
 80118ba:	3301      	adds	r3, #1
 80118bc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80118be:	7dfb      	ldrb	r3, [r7, #23]
 80118c0:	68ba      	ldr	r2, [r7, #8]
 80118c2:	4413      	add	r3, r2
 80118c4:	2203      	movs	r2, #3
 80118c6:	701a      	strb	r2, [r3, #0]
  idx++;
 80118c8:	7dfb      	ldrb	r3, [r7, #23]
 80118ca:	3301      	adds	r3, #1
 80118cc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80118ce:	e013      	b.n	80118f8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80118d0:	7dfb      	ldrb	r3, [r7, #23]
 80118d2:	68ba      	ldr	r2, [r7, #8]
 80118d4:	4413      	add	r3, r2
 80118d6:	693a      	ldr	r2, [r7, #16]
 80118d8:	7812      	ldrb	r2, [r2, #0]
 80118da:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80118dc:	693b      	ldr	r3, [r7, #16]
 80118de:	3301      	adds	r3, #1
 80118e0:	613b      	str	r3, [r7, #16]
    idx++;
 80118e2:	7dfb      	ldrb	r3, [r7, #23]
 80118e4:	3301      	adds	r3, #1
 80118e6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80118e8:	7dfb      	ldrb	r3, [r7, #23]
 80118ea:	68ba      	ldr	r2, [r7, #8]
 80118ec:	4413      	add	r3, r2
 80118ee:	2200      	movs	r2, #0
 80118f0:	701a      	strb	r2, [r3, #0]
    idx++;
 80118f2:	7dfb      	ldrb	r3, [r7, #23]
 80118f4:	3301      	adds	r3, #1
 80118f6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	781b      	ldrb	r3, [r3, #0]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d1e7      	bne.n	80118d0 <USBD_GetString+0x52>
 8011900:	e000      	b.n	8011904 <USBD_GetString+0x86>
    return;
 8011902:	bf00      	nop
  }
}
 8011904:	3718      	adds	r7, #24
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}

0801190a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801190a:	b480      	push	{r7}
 801190c:	b085      	sub	sp, #20
 801190e:	af00      	add	r7, sp, #0
 8011910:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011912:	2300      	movs	r3, #0
 8011914:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801191a:	e005      	b.n	8011928 <USBD_GetLen+0x1e>
  {
    len++;
 801191c:	7bfb      	ldrb	r3, [r7, #15]
 801191e:	3301      	adds	r3, #1
 8011920:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011922:	68bb      	ldr	r3, [r7, #8]
 8011924:	3301      	adds	r3, #1
 8011926:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011928:	68bb      	ldr	r3, [r7, #8]
 801192a:	781b      	ldrb	r3, [r3, #0]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d1f5      	bne.n	801191c <USBD_GetLen+0x12>
  }

  return len;
 8011930:	7bfb      	ldrb	r3, [r7, #15]
}
 8011932:	4618      	mov	r0, r3
 8011934:	3714      	adds	r7, #20
 8011936:	46bd      	mov	sp, r7
 8011938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193c:	4770      	bx	lr

0801193e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801193e:	b580      	push	{r7, lr}
 8011940:	b084      	sub	sp, #16
 8011942:	af00      	add	r7, sp, #0
 8011944:	60f8      	str	r0, [r7, #12]
 8011946:	60b9      	str	r1, [r7, #8]
 8011948:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	2202      	movs	r2, #2
 801194e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	687a      	ldr	r2, [r7, #4]
 8011956:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	687a      	ldr	r2, [r7, #4]
 801195c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	68ba      	ldr	r2, [r7, #8]
 8011962:	2100      	movs	r1, #0
 8011964:	68f8      	ldr	r0, [r7, #12]
 8011966:	f000 fcfc 	bl	8012362 <USBD_LL_Transmit>

  return USBD_OK;
 801196a:	2300      	movs	r3, #0
}
 801196c:	4618      	mov	r0, r3
 801196e:	3710      	adds	r7, #16
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}

08011974 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011974:	b580      	push	{r7, lr}
 8011976:	b084      	sub	sp, #16
 8011978:	af00      	add	r7, sp, #0
 801197a:	60f8      	str	r0, [r7, #12]
 801197c:	60b9      	str	r1, [r7, #8]
 801197e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	68ba      	ldr	r2, [r7, #8]
 8011984:	2100      	movs	r1, #0
 8011986:	68f8      	ldr	r0, [r7, #12]
 8011988:	f000 fceb 	bl	8012362 <USBD_LL_Transmit>

  return USBD_OK;
 801198c:	2300      	movs	r3, #0
}
 801198e:	4618      	mov	r0, r3
 8011990:	3710      	adds	r7, #16
 8011992:	46bd      	mov	sp, r7
 8011994:	bd80      	pop	{r7, pc}

08011996 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011996:	b580      	push	{r7, lr}
 8011998:	b084      	sub	sp, #16
 801199a:	af00      	add	r7, sp, #0
 801199c:	60f8      	str	r0, [r7, #12]
 801199e:	60b9      	str	r1, [r7, #8]
 80119a0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	2203      	movs	r2, #3
 80119a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80119aa:	68fb      	ldr	r3, [r7, #12]
 80119ac:	687a      	ldr	r2, [r7, #4]
 80119ae:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	68ba      	ldr	r2, [r7, #8]
 80119be:	2100      	movs	r1, #0
 80119c0:	68f8      	ldr	r0, [r7, #12]
 80119c2:	f000 fcef 	bl	80123a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80119c6:	2300      	movs	r3, #0
}
 80119c8:	4618      	mov	r0, r3
 80119ca:	3710      	adds	r7, #16
 80119cc:	46bd      	mov	sp, r7
 80119ce:	bd80      	pop	{r7, pc}

080119d0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	b084      	sub	sp, #16
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	60f8      	str	r0, [r7, #12]
 80119d8:	60b9      	str	r1, [r7, #8]
 80119da:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	68ba      	ldr	r2, [r7, #8]
 80119e0:	2100      	movs	r1, #0
 80119e2:	68f8      	ldr	r0, [r7, #12]
 80119e4:	f000 fcde 	bl	80123a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80119e8:	2300      	movs	r3, #0
}
 80119ea:	4618      	mov	r0, r3
 80119ec:	3710      	adds	r7, #16
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bd80      	pop	{r7, pc}

080119f2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80119f2:	b580      	push	{r7, lr}
 80119f4:	b082      	sub	sp, #8
 80119f6:	af00      	add	r7, sp, #0
 80119f8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	2204      	movs	r2, #4
 80119fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011a02:	2300      	movs	r3, #0
 8011a04:	2200      	movs	r2, #0
 8011a06:	2100      	movs	r1, #0
 8011a08:	6878      	ldr	r0, [r7, #4]
 8011a0a:	f000 fcaa 	bl	8012362 <USBD_LL_Transmit>

  return USBD_OK;
 8011a0e:	2300      	movs	r3, #0
}
 8011a10:	4618      	mov	r0, r3
 8011a12:	3708      	adds	r7, #8
 8011a14:	46bd      	mov	sp, r7
 8011a16:	bd80      	pop	{r7, pc}

08011a18 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b082      	sub	sp, #8
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2205      	movs	r2, #5
 8011a24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011a28:	2300      	movs	r3, #0
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	2100      	movs	r1, #0
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f000 fcb8 	bl	80123a4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011a34:	2300      	movs	r3, #0
}
 8011a36:	4618      	mov	r0, r3
 8011a38:	3708      	adds	r7, #8
 8011a3a:	46bd      	mov	sp, r7
 8011a3c:	bd80      	pop	{r7, pc}
	...

08011a40 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011a40:	b480      	push	{r7}
 8011a42:	b087      	sub	sp, #28
 8011a44:	af00      	add	r7, sp, #0
 8011a46:	60f8      	str	r0, [r7, #12]
 8011a48:	60b9      	str	r1, [r7, #8]
 8011a4a:	4613      	mov	r3, r2
 8011a4c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011a4e:	2301      	movs	r3, #1
 8011a50:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011a52:	2300      	movs	r3, #0
 8011a54:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011a56:	4b1f      	ldr	r3, [pc, #124]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a58:	7a5b      	ldrb	r3, [r3, #9]
 8011a5a:	b2db      	uxtb	r3, r3
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d131      	bne.n	8011ac4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011a60:	4b1c      	ldr	r3, [pc, #112]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a62:	7a5b      	ldrb	r3, [r3, #9]
 8011a64:	b2db      	uxtb	r3, r3
 8011a66:	461a      	mov	r2, r3
 8011a68:	4b1a      	ldr	r3, [pc, #104]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a6a:	2100      	movs	r1, #0
 8011a6c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011a6e:	4b19      	ldr	r3, [pc, #100]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a70:	7a5b      	ldrb	r3, [r3, #9]
 8011a72:	b2db      	uxtb	r3, r3
 8011a74:	4a17      	ldr	r2, [pc, #92]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a76:	009b      	lsls	r3, r3, #2
 8011a78:	4413      	add	r3, r2
 8011a7a:	68fa      	ldr	r2, [r7, #12]
 8011a7c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011a7e:	4b15      	ldr	r3, [pc, #84]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a80:	7a5b      	ldrb	r3, [r3, #9]
 8011a82:	b2db      	uxtb	r3, r3
 8011a84:	461a      	mov	r2, r3
 8011a86:	4b13      	ldr	r3, [pc, #76]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a88:	4413      	add	r3, r2
 8011a8a:	79fa      	ldrb	r2, [r7, #7]
 8011a8c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011a8e:	4b11      	ldr	r3, [pc, #68]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a90:	7a5b      	ldrb	r3, [r3, #9]
 8011a92:	b2db      	uxtb	r3, r3
 8011a94:	1c5a      	adds	r2, r3, #1
 8011a96:	b2d1      	uxtb	r1, r2
 8011a98:	4a0e      	ldr	r2, [pc, #56]	@ (8011ad4 <FATFS_LinkDriverEx+0x94>)
 8011a9a:	7251      	strb	r1, [r2, #9]
 8011a9c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011a9e:	7dbb      	ldrb	r3, [r7, #22]
 8011aa0:	3330      	adds	r3, #48	@ 0x30
 8011aa2:	b2da      	uxtb	r2, r3
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	3301      	adds	r3, #1
 8011aac:	223a      	movs	r2, #58	@ 0x3a
 8011aae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011ab0:	68bb      	ldr	r3, [r7, #8]
 8011ab2:	3302      	adds	r3, #2
 8011ab4:	222f      	movs	r2, #47	@ 0x2f
 8011ab6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011ab8:	68bb      	ldr	r3, [r7, #8]
 8011aba:	3303      	adds	r3, #3
 8011abc:	2200      	movs	r2, #0
 8011abe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011ac0:	2300      	movs	r3, #0
 8011ac2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	371c      	adds	r7, #28
 8011aca:	46bd      	mov	sp, r7
 8011acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad0:	4770      	bx	lr
 8011ad2:	bf00      	nop
 8011ad4:	20002438 	.word	0x20002438

08011ad8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011ad8:	b580      	push	{r7, lr}
 8011ada:	b082      	sub	sp, #8
 8011adc:	af00      	add	r7, sp, #0
 8011ade:	6078      	str	r0, [r7, #4]
 8011ae0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	6839      	ldr	r1, [r7, #0]
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	f7ff ffaa 	bl	8011a40 <FATFS_LinkDriverEx>
 8011aec:	4603      	mov	r3, r0
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3708      	adds	r7, #8
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}
	...

08011af8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8011afc:	2200      	movs	r2, #0
 8011afe:	4912      	ldr	r1, [pc, #72]	@ (8011b48 <MX_USB_Device_Init+0x50>)
 8011b00:	4812      	ldr	r0, [pc, #72]	@ (8011b4c <MX_USB_Device_Init+0x54>)
 8011b02:	f7fe fe7b 	bl	80107fc <USBD_Init>
 8011b06:	4603      	mov	r3, r0
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d001      	beq.n	8011b10 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011b0c:	f7f1 fede 	bl	80038cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8011b10:	490f      	ldr	r1, [pc, #60]	@ (8011b50 <MX_USB_Device_Init+0x58>)
 8011b12:	480e      	ldr	r0, [pc, #56]	@ (8011b4c <MX_USB_Device_Init+0x54>)
 8011b14:	f7fe fea2 	bl	801085c <USBD_RegisterClass>
 8011b18:	4603      	mov	r3, r0
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d001      	beq.n	8011b22 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8011b1e:	f7f1 fed5 	bl	80038cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8011b22:	490c      	ldr	r1, [pc, #48]	@ (8011b54 <MX_USB_Device_Init+0x5c>)
 8011b24:	4809      	ldr	r0, [pc, #36]	@ (8011b4c <MX_USB_Device_Init+0x54>)
 8011b26:	f7fe fdc3 	bl	80106b0 <USBD_CDC_RegisterInterface>
 8011b2a:	4603      	mov	r3, r0
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d001      	beq.n	8011b34 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8011b30:	f7f1 fecc 	bl	80038cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011b34:	4805      	ldr	r0, [pc, #20]	@ (8011b4c <MX_USB_Device_Init+0x54>)
 8011b36:	f7fe feb8 	bl	80108aa <USBD_Start>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d001      	beq.n	8011b44 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8011b40:	f7f1 fec4 	bl	80038cc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011b44:	bf00      	nop
 8011b46:	bd80      	pop	{r7, pc}
 8011b48:	2000014c 	.word	0x2000014c
 8011b4c:	20002444 	.word	0x20002444
 8011b50:	20000034 	.word	0x20000034
 8011b54:	20000138 	.word	0x20000138

08011b58 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011b58:	b580      	push	{r7, lr}
 8011b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	4905      	ldr	r1, [pc, #20]	@ (8011b74 <CDC_Init_FS+0x1c>)
 8011b60:	4805      	ldr	r0, [pc, #20]	@ (8011b78 <CDC_Init_FS+0x20>)
 8011b62:	f7fe fdba 	bl	80106da <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011b66:	4905      	ldr	r1, [pc, #20]	@ (8011b7c <CDC_Init_FS+0x24>)
 8011b68:	4803      	ldr	r0, [pc, #12]	@ (8011b78 <CDC_Init_FS+0x20>)
 8011b6a:	f7fe fdd4 	bl	8010716 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011b6e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011b70:	4618      	mov	r0, r3
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	20002b14 	.word	0x20002b14
 8011b78:	20002444 	.word	0x20002444
 8011b7c:	20002714 	.word	0x20002714

08011b80 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011b80:	b480      	push	{r7}
 8011b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011b84:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011b86:	4618      	mov	r0, r3
 8011b88:	46bd      	mov	sp, r7
 8011b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b8e:	4770      	bx	lr

08011b90 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011b90:	b480      	push	{r7}
 8011b92:	b083      	sub	sp, #12
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	4603      	mov	r3, r0
 8011b98:	6039      	str	r1, [r7, #0]
 8011b9a:	71fb      	strb	r3, [r7, #7]
 8011b9c:	4613      	mov	r3, r2
 8011b9e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011ba0:	79fb      	ldrb	r3, [r7, #7]
 8011ba2:	2b23      	cmp	r3, #35	@ 0x23
 8011ba4:	d84a      	bhi.n	8011c3c <CDC_Control_FS+0xac>
 8011ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8011bac <CDC_Control_FS+0x1c>)
 8011ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bac:	08011c3d 	.word	0x08011c3d
 8011bb0:	08011c3d 	.word	0x08011c3d
 8011bb4:	08011c3d 	.word	0x08011c3d
 8011bb8:	08011c3d 	.word	0x08011c3d
 8011bbc:	08011c3d 	.word	0x08011c3d
 8011bc0:	08011c3d 	.word	0x08011c3d
 8011bc4:	08011c3d 	.word	0x08011c3d
 8011bc8:	08011c3d 	.word	0x08011c3d
 8011bcc:	08011c3d 	.word	0x08011c3d
 8011bd0:	08011c3d 	.word	0x08011c3d
 8011bd4:	08011c3d 	.word	0x08011c3d
 8011bd8:	08011c3d 	.word	0x08011c3d
 8011bdc:	08011c3d 	.word	0x08011c3d
 8011be0:	08011c3d 	.word	0x08011c3d
 8011be4:	08011c3d 	.word	0x08011c3d
 8011be8:	08011c3d 	.word	0x08011c3d
 8011bec:	08011c3d 	.word	0x08011c3d
 8011bf0:	08011c3d 	.word	0x08011c3d
 8011bf4:	08011c3d 	.word	0x08011c3d
 8011bf8:	08011c3d 	.word	0x08011c3d
 8011bfc:	08011c3d 	.word	0x08011c3d
 8011c00:	08011c3d 	.word	0x08011c3d
 8011c04:	08011c3d 	.word	0x08011c3d
 8011c08:	08011c3d 	.word	0x08011c3d
 8011c0c:	08011c3d 	.word	0x08011c3d
 8011c10:	08011c3d 	.word	0x08011c3d
 8011c14:	08011c3d 	.word	0x08011c3d
 8011c18:	08011c3d 	.word	0x08011c3d
 8011c1c:	08011c3d 	.word	0x08011c3d
 8011c20:	08011c3d 	.word	0x08011c3d
 8011c24:	08011c3d 	.word	0x08011c3d
 8011c28:	08011c3d 	.word	0x08011c3d
 8011c2c:	08011c3d 	.word	0x08011c3d
 8011c30:	08011c3d 	.word	0x08011c3d
 8011c34:	08011c3d 	.word	0x08011c3d
 8011c38:	08011c3d 	.word	0x08011c3d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011c3c:	bf00      	nop
  }

  return (USBD_OK);
 8011c3e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011c40:	4618      	mov	r0, r3
 8011c42:	370c      	adds	r7, #12
 8011c44:	46bd      	mov	sp, r7
 8011c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4a:	4770      	bx	lr

08011c4c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b082      	sub	sp, #8
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
 8011c54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011c56:	6879      	ldr	r1, [r7, #4]
 8011c58:	4805      	ldr	r0, [pc, #20]	@ (8011c70 <CDC_Receive_FS+0x24>)
 8011c5a:	f7fe fd5c 	bl	8010716 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011c5e:	4804      	ldr	r0, [pc, #16]	@ (8011c70 <CDC_Receive_FS+0x24>)
 8011c60:	f7fe fda2 	bl	80107a8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011c64:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011c66:	4618      	mov	r0, r3
 8011c68:	3708      	adds	r7, #8
 8011c6a:	46bd      	mov	sp, r7
 8011c6c:	bd80      	pop	{r7, pc}
 8011c6e:	bf00      	nop
 8011c70:	20002444 	.word	0x20002444

08011c74 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011c74:	b580      	push	{r7, lr}
 8011c76:	b084      	sub	sp, #16
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	6078      	str	r0, [r7, #4]
 8011c7c:	460b      	mov	r3, r1
 8011c7e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011c80:	2300      	movs	r3, #0
 8011c82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011c84:	4b0d      	ldr	r3, [pc, #52]	@ (8011cbc <CDC_Transmit_FS+0x48>)
 8011c86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011c8a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d001      	beq.n	8011c9a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011c96:	2301      	movs	r3, #1
 8011c98:	e00b      	b.n	8011cb2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011c9a:	887b      	ldrh	r3, [r7, #2]
 8011c9c:	461a      	mov	r2, r3
 8011c9e:	6879      	ldr	r1, [r7, #4]
 8011ca0:	4806      	ldr	r0, [pc, #24]	@ (8011cbc <CDC_Transmit_FS+0x48>)
 8011ca2:	f7fe fd1a 	bl	80106da <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011ca6:	4805      	ldr	r0, [pc, #20]	@ (8011cbc <CDC_Transmit_FS+0x48>)
 8011ca8:	f7fe fd4e 	bl	8010748 <USBD_CDC_TransmitPacket>
 8011cac:	4603      	mov	r3, r0
 8011cae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	3710      	adds	r7, #16
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	bd80      	pop	{r7, pc}
 8011cba:	bf00      	nop
 8011cbc:	20002444 	.word	0x20002444

08011cc0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011cc0:	b480      	push	{r7}
 8011cc2:	b087      	sub	sp, #28
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	60f8      	str	r0, [r7, #12]
 8011cc8:	60b9      	str	r1, [r7, #8]
 8011cca:	4613      	mov	r3, r2
 8011ccc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011cce:	2300      	movs	r3, #0
 8011cd0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011cd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011cd6:	4618      	mov	r0, r3
 8011cd8:	371c      	adds	r7, #28
 8011cda:	46bd      	mov	sp, r7
 8011cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce0:	4770      	bx	lr
	...

08011ce4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ce4:	b480      	push	{r7}
 8011ce6:	b083      	sub	sp, #12
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	4603      	mov	r3, r0
 8011cec:	6039      	str	r1, [r7, #0]
 8011cee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	2212      	movs	r2, #18
 8011cf4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8011cf6:	4b03      	ldr	r3, [pc, #12]	@ (8011d04 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	370c      	adds	r7, #12
 8011cfc:	46bd      	mov	sp, r7
 8011cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d02:	4770      	bx	lr
 8011d04:	2000016c 	.word	0x2000016c

08011d08 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011d08:	b480      	push	{r7}
 8011d0a:	b083      	sub	sp, #12
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	4603      	mov	r3, r0
 8011d10:	6039      	str	r1, [r7, #0]
 8011d12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011d14:	683b      	ldr	r3, [r7, #0]
 8011d16:	2204      	movs	r2, #4
 8011d18:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011d1a:	4b03      	ldr	r3, [pc, #12]	@ (8011d28 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	370c      	adds	r7, #12
 8011d20:	46bd      	mov	sp, r7
 8011d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d26:	4770      	bx	lr
 8011d28:	20000180 	.word	0x20000180

08011d2c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011d2c:	b580      	push	{r7, lr}
 8011d2e:	b082      	sub	sp, #8
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	4603      	mov	r3, r0
 8011d34:	6039      	str	r1, [r7, #0]
 8011d36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011d38:	79fb      	ldrb	r3, [r7, #7]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d105      	bne.n	8011d4a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011d3e:	683a      	ldr	r2, [r7, #0]
 8011d40:	4907      	ldr	r1, [pc, #28]	@ (8011d60 <USBD_CDC_ProductStrDescriptor+0x34>)
 8011d42:	4808      	ldr	r0, [pc, #32]	@ (8011d64 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011d44:	f7ff fd9b 	bl	801187e <USBD_GetString>
 8011d48:	e004      	b.n	8011d54 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011d4a:	683a      	ldr	r2, [r7, #0]
 8011d4c:	4904      	ldr	r1, [pc, #16]	@ (8011d60 <USBD_CDC_ProductStrDescriptor+0x34>)
 8011d4e:	4805      	ldr	r0, [pc, #20]	@ (8011d64 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011d50:	f7ff fd95 	bl	801187e <USBD_GetString>
  }
  return USBD_StrDesc;
 8011d54:	4b02      	ldr	r3, [pc, #8]	@ (8011d60 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8011d56:	4618      	mov	r0, r3
 8011d58:	3708      	adds	r7, #8
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	bd80      	pop	{r7, pc}
 8011d5e:	bf00      	nop
 8011d60:	20002f14 	.word	0x20002f14
 8011d64:	08015420 	.word	0x08015420

08011d68 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b082      	sub	sp, #8
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	4603      	mov	r3, r0
 8011d70:	6039      	str	r1, [r7, #0]
 8011d72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011d74:	683a      	ldr	r2, [r7, #0]
 8011d76:	4904      	ldr	r1, [pc, #16]	@ (8011d88 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8011d78:	4804      	ldr	r0, [pc, #16]	@ (8011d8c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8011d7a:	f7ff fd80 	bl	801187e <USBD_GetString>
  return USBD_StrDesc;
 8011d7e:	4b02      	ldr	r3, [pc, #8]	@ (8011d88 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8011d80:	4618      	mov	r0, r3
 8011d82:	3708      	adds	r7, #8
 8011d84:	46bd      	mov	sp, r7
 8011d86:	bd80      	pop	{r7, pc}
 8011d88:	20002f14 	.word	0x20002f14
 8011d8c:	08015438 	.word	0x08015438

08011d90 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b082      	sub	sp, #8
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	4603      	mov	r3, r0
 8011d98:	6039      	str	r1, [r7, #0]
 8011d9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011d9c:	683b      	ldr	r3, [r7, #0]
 8011d9e:	221a      	movs	r2, #26
 8011da0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011da2:	f000 f843 	bl	8011e2c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8011da6:	4b02      	ldr	r3, [pc, #8]	@ (8011db0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3708      	adds	r7, #8
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}
 8011db0:	20000184 	.word	0x20000184

08011db4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b082      	sub	sp, #8
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	4603      	mov	r3, r0
 8011dbc:	6039      	str	r1, [r7, #0]
 8011dbe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011dc0:	79fb      	ldrb	r3, [r7, #7]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d105      	bne.n	8011dd2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8011dc6:	683a      	ldr	r2, [r7, #0]
 8011dc8:	4907      	ldr	r1, [pc, #28]	@ (8011de8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011dca:	4808      	ldr	r0, [pc, #32]	@ (8011dec <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011dcc:	f7ff fd57 	bl	801187e <USBD_GetString>
 8011dd0:	e004      	b.n	8011ddc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8011dd2:	683a      	ldr	r2, [r7, #0]
 8011dd4:	4904      	ldr	r1, [pc, #16]	@ (8011de8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8011dd6:	4805      	ldr	r0, [pc, #20]	@ (8011dec <USBD_CDC_ConfigStrDescriptor+0x38>)
 8011dd8:	f7ff fd51 	bl	801187e <USBD_GetString>
  }
  return USBD_StrDesc;
 8011ddc:	4b02      	ldr	r3, [pc, #8]	@ (8011de8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8011dde:	4618      	mov	r0, r3
 8011de0:	3708      	adds	r7, #8
 8011de2:	46bd      	mov	sp, r7
 8011de4:	bd80      	pop	{r7, pc}
 8011de6:	bf00      	nop
 8011de8:	20002f14 	.word	0x20002f14
 8011dec:	0801544c 	.word	0x0801544c

08011df0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011df0:	b580      	push	{r7, lr}
 8011df2:	b082      	sub	sp, #8
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	4603      	mov	r3, r0
 8011df8:	6039      	str	r1, [r7, #0]
 8011dfa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011dfc:	79fb      	ldrb	r3, [r7, #7]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d105      	bne.n	8011e0e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8011e02:	683a      	ldr	r2, [r7, #0]
 8011e04:	4907      	ldr	r1, [pc, #28]	@ (8011e24 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011e06:	4808      	ldr	r0, [pc, #32]	@ (8011e28 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011e08:	f7ff fd39 	bl	801187e <USBD_GetString>
 8011e0c:	e004      	b.n	8011e18 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8011e0e:	683a      	ldr	r2, [r7, #0]
 8011e10:	4904      	ldr	r1, [pc, #16]	@ (8011e24 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011e12:	4805      	ldr	r0, [pc, #20]	@ (8011e28 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011e14:	f7ff fd33 	bl	801187e <USBD_GetString>
  }
  return USBD_StrDesc;
 8011e18:	4b02      	ldr	r3, [pc, #8]	@ (8011e24 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	3708      	adds	r7, #8
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bd80      	pop	{r7, pc}
 8011e22:	bf00      	nop
 8011e24:	20002f14 	.word	0x20002f14
 8011e28:	08015458 	.word	0x08015458

08011e2c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b084      	sub	sp, #16
 8011e30:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011e32:	4b0f      	ldr	r3, [pc, #60]	@ (8011e70 <Get_SerialNum+0x44>)
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011e38:	4b0e      	ldr	r3, [pc, #56]	@ (8011e74 <Get_SerialNum+0x48>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8011e78 <Get_SerialNum+0x4c>)
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011e44:	68fa      	ldr	r2, [r7, #12]
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	4413      	add	r3, r2
 8011e4a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d009      	beq.n	8011e66 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011e52:	2208      	movs	r2, #8
 8011e54:	4909      	ldr	r1, [pc, #36]	@ (8011e7c <Get_SerialNum+0x50>)
 8011e56:	68f8      	ldr	r0, [r7, #12]
 8011e58:	f000 f814 	bl	8011e84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011e5c:	2204      	movs	r2, #4
 8011e5e:	4908      	ldr	r1, [pc, #32]	@ (8011e80 <Get_SerialNum+0x54>)
 8011e60:	68b8      	ldr	r0, [r7, #8]
 8011e62:	f000 f80f 	bl	8011e84 <IntToUnicode>
  }
}
 8011e66:	bf00      	nop
 8011e68:	3710      	adds	r7, #16
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	bd80      	pop	{r7, pc}
 8011e6e:	bf00      	nop
 8011e70:	1fff7590 	.word	0x1fff7590
 8011e74:	1fff7594 	.word	0x1fff7594
 8011e78:	1fff7598 	.word	0x1fff7598
 8011e7c:	20000186 	.word	0x20000186
 8011e80:	20000196 	.word	0x20000196

08011e84 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b087      	sub	sp, #28
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	60f8      	str	r0, [r7, #12]
 8011e8c:	60b9      	str	r1, [r7, #8]
 8011e8e:	4613      	mov	r3, r2
 8011e90:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011e92:	2300      	movs	r3, #0
 8011e94:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011e96:	2300      	movs	r3, #0
 8011e98:	75fb      	strb	r3, [r7, #23]
 8011e9a:	e027      	b.n	8011eec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	0f1b      	lsrs	r3, r3, #28
 8011ea0:	2b09      	cmp	r3, #9
 8011ea2:	d80b      	bhi.n	8011ebc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	0f1b      	lsrs	r3, r3, #28
 8011ea8:	b2da      	uxtb	r2, r3
 8011eaa:	7dfb      	ldrb	r3, [r7, #23]
 8011eac:	005b      	lsls	r3, r3, #1
 8011eae:	4619      	mov	r1, r3
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	440b      	add	r3, r1
 8011eb4:	3230      	adds	r2, #48	@ 0x30
 8011eb6:	b2d2      	uxtb	r2, r2
 8011eb8:	701a      	strb	r2, [r3, #0]
 8011eba:	e00a      	b.n	8011ed2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	0f1b      	lsrs	r3, r3, #28
 8011ec0:	b2da      	uxtb	r2, r3
 8011ec2:	7dfb      	ldrb	r3, [r7, #23]
 8011ec4:	005b      	lsls	r3, r3, #1
 8011ec6:	4619      	mov	r1, r3
 8011ec8:	68bb      	ldr	r3, [r7, #8]
 8011eca:	440b      	add	r3, r1
 8011ecc:	3237      	adds	r2, #55	@ 0x37
 8011ece:	b2d2      	uxtb	r2, r2
 8011ed0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	011b      	lsls	r3, r3, #4
 8011ed6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011ed8:	7dfb      	ldrb	r3, [r7, #23]
 8011eda:	005b      	lsls	r3, r3, #1
 8011edc:	3301      	adds	r3, #1
 8011ede:	68ba      	ldr	r2, [r7, #8]
 8011ee0:	4413      	add	r3, r2
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011ee6:	7dfb      	ldrb	r3, [r7, #23]
 8011ee8:	3301      	adds	r3, #1
 8011eea:	75fb      	strb	r3, [r7, #23]
 8011eec:	7dfa      	ldrb	r2, [r7, #23]
 8011eee:	79fb      	ldrb	r3, [r7, #7]
 8011ef0:	429a      	cmp	r2, r3
 8011ef2:	d3d3      	bcc.n	8011e9c <IntToUnicode+0x18>
  }
}
 8011ef4:	bf00      	nop
 8011ef6:	bf00      	nop
 8011ef8:	371c      	adds	r7, #28
 8011efa:	46bd      	mov	sp, r7
 8011efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f00:	4770      	bx	lr
	...

08011f04 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b094      	sub	sp, #80	@ 0x50
 8011f08:	af00      	add	r7, sp, #0
 8011f0a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011f0c:	f107 030c 	add.w	r3, r7, #12
 8011f10:	2244      	movs	r2, #68	@ 0x44
 8011f12:	2100      	movs	r1, #0
 8011f14:	4618      	mov	r0, r3
 8011f16:	f001 f8c6 	bl	80130a6 <memset>
  if(pcdHandle->Instance==USB)
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	4a15      	ldr	r2, [pc, #84]	@ (8011f74 <HAL_PCD_MspInit+0x70>)
 8011f20:	4293      	cmp	r3, r2
 8011f22:	d123      	bne.n	8011f6c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011f28:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011f2a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011f2e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8011f30:	f107 030c 	add.w	r3, r7, #12
 8011f34:	4618      	mov	r0, r3
 8011f36:	f7fa fa8b 	bl	800c450 <HAL_RCCEx_PeriphCLKConfig>
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d001      	beq.n	8011f44 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8011f40:	f7f1 fcc4 	bl	80038cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011f44:	4b0c      	ldr	r3, [pc, #48]	@ (8011f78 <HAL_PCD_MspInit+0x74>)
 8011f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f48:	4a0b      	ldr	r2, [pc, #44]	@ (8011f78 <HAL_PCD_MspInit+0x74>)
 8011f4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8011f4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8011f50:	4b09      	ldr	r3, [pc, #36]	@ (8011f78 <HAL_PCD_MspInit+0x74>)
 8011f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011f58:	60bb      	str	r3, [r7, #8]
 8011f5a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011f5c:	2200      	movs	r2, #0
 8011f5e:	2100      	movs	r1, #0
 8011f60:	2014      	movs	r0, #20
 8011f62:	f7f6 f8b4 	bl	80080ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011f66:	2014      	movs	r0, #20
 8011f68:	f7f6 f8cb 	bl	8008102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011f6c:	bf00      	nop
 8011f6e:	3750      	adds	r7, #80	@ 0x50
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	40005c00 	.word	0x40005c00
 8011f78:	40021000 	.word	0x40021000

08011f7c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b082      	sub	sp, #8
 8011f80:	af00      	add	r7, sp, #0
 8011f82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8011f90:	4619      	mov	r1, r3
 8011f92:	4610      	mov	r0, r2
 8011f94:	f7fe fcd4 	bl	8010940 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8011f98:	bf00      	nop
 8011f9a:	3708      	adds	r7, #8
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}

08011fa0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011fa0:	b580      	push	{r7, lr}
 8011fa2:	b082      	sub	sp, #8
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	6078      	str	r0, [r7, #4]
 8011fa8:	460b      	mov	r3, r1
 8011faa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011fb2:	78fa      	ldrb	r2, [r7, #3]
 8011fb4:	6879      	ldr	r1, [r7, #4]
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	4413      	add	r3, r2
 8011fbc:	00db      	lsls	r3, r3, #3
 8011fbe:	440b      	add	r3, r1
 8011fc0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011fc4:	681a      	ldr	r2, [r3, #0]
 8011fc6:	78fb      	ldrb	r3, [r7, #3]
 8011fc8:	4619      	mov	r1, r3
 8011fca:	f7fe fd0e 	bl	80109ea <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8011fce:	bf00      	nop
 8011fd0:	3708      	adds	r7, #8
 8011fd2:	46bd      	mov	sp, r7
 8011fd4:	bd80      	pop	{r7, pc}

08011fd6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011fd6:	b580      	push	{r7, lr}
 8011fd8:	b082      	sub	sp, #8
 8011fda:	af00      	add	r7, sp, #0
 8011fdc:	6078      	str	r0, [r7, #4]
 8011fde:	460b      	mov	r3, r1
 8011fe0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011fe8:	78fa      	ldrb	r2, [r7, #3]
 8011fea:	6879      	ldr	r1, [r7, #4]
 8011fec:	4613      	mov	r3, r2
 8011fee:	009b      	lsls	r3, r3, #2
 8011ff0:	4413      	add	r3, r2
 8011ff2:	00db      	lsls	r3, r3, #3
 8011ff4:	440b      	add	r3, r1
 8011ff6:	3324      	adds	r3, #36	@ 0x24
 8011ff8:	681a      	ldr	r2, [r3, #0]
 8011ffa:	78fb      	ldrb	r3, [r7, #3]
 8011ffc:	4619      	mov	r1, r3
 8011ffe:	f7fe fd57 	bl	8010ab0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8012002:	bf00      	nop
 8012004:	3708      	adds	r7, #8
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}

0801200a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801200a:	b580      	push	{r7, lr}
 801200c:	b082      	sub	sp, #8
 801200e:	af00      	add	r7, sp, #0
 8012010:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012018:	4618      	mov	r0, r3
 801201a:	f7fe fe6b 	bl	8010cf4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801201e:	bf00      	nop
 8012020:	3708      	adds	r7, #8
 8012022:	46bd      	mov	sp, r7
 8012024:	bd80      	pop	{r7, pc}

08012026 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012026:	b580      	push	{r7, lr}
 8012028:	b084      	sub	sp, #16
 801202a:	af00      	add	r7, sp, #0
 801202c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801202e:	2301      	movs	r3, #1
 8012030:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	795b      	ldrb	r3, [r3, #5]
 8012036:	2b02      	cmp	r3, #2
 8012038:	d001      	beq.n	801203e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801203a:	f7f1 fc47 	bl	80038cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012044:	7bfa      	ldrb	r2, [r7, #15]
 8012046:	4611      	mov	r1, r2
 8012048:	4618      	mov	r0, r3
 801204a:	f7fe fe15 	bl	8010c78 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012054:	4618      	mov	r0, r3
 8012056:	f7fe fdc1 	bl	8010bdc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801205a:	bf00      	nop
 801205c:	3710      	adds	r7, #16
 801205e:	46bd      	mov	sp, r7
 8012060:	bd80      	pop	{r7, pc}
	...

08012064 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012064:	b580      	push	{r7, lr}
 8012066:	b082      	sub	sp, #8
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012072:	4618      	mov	r0, r3
 8012074:	f7fe fe10 	bl	8010c98 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	7a5b      	ldrb	r3, [r3, #9]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d005      	beq.n	801208c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012080:	4b04      	ldr	r3, [pc, #16]	@ (8012094 <HAL_PCD_SuspendCallback+0x30>)
 8012082:	691b      	ldr	r3, [r3, #16]
 8012084:	4a03      	ldr	r2, [pc, #12]	@ (8012094 <HAL_PCD_SuspendCallback+0x30>)
 8012086:	f043 0306 	orr.w	r3, r3, #6
 801208a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801208c:	bf00      	nop
 801208e:	3708      	adds	r7, #8
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}
 8012094:	e000ed00 	.word	0xe000ed00

08012098 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b082      	sub	sp, #8
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	7a5b      	ldrb	r3, [r3, #9]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d007      	beq.n	80120b8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80120a8:	4b08      	ldr	r3, [pc, #32]	@ (80120cc <HAL_PCD_ResumeCallback+0x34>)
 80120aa:	691b      	ldr	r3, [r3, #16]
 80120ac:	4a07      	ldr	r2, [pc, #28]	@ (80120cc <HAL_PCD_ResumeCallback+0x34>)
 80120ae:	f023 0306 	bic.w	r3, r3, #6
 80120b2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80120b4:	f000 f9f8 	bl	80124a8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80120be:	4618      	mov	r0, r3
 80120c0:	f7fe fe00 	bl	8010cc4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80120c4:	bf00      	nop
 80120c6:	3708      	adds	r7, #8
 80120c8:	46bd      	mov	sp, r7
 80120ca:	bd80      	pop	{r7, pc}
 80120cc:	e000ed00 	.word	0xe000ed00

080120d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b082      	sub	sp, #8
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80120d8:	4a2b      	ldr	r2, [pc, #172]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	4a29      	ldr	r2, [pc, #164]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120e4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80120e8:	4b27      	ldr	r3, [pc, #156]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120ea:	4a28      	ldr	r2, [pc, #160]	@ (801218c <USBD_LL_Init+0xbc>)
 80120ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80120ee:	4b26      	ldr	r3, [pc, #152]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120f0:	2208      	movs	r2, #8
 80120f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80120f4:	4b24      	ldr	r3, [pc, #144]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120f6:	2202      	movs	r2, #2
 80120f8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80120fa:	4b23      	ldr	r3, [pc, #140]	@ (8012188 <USBD_LL_Init+0xb8>)
 80120fc:	2202      	movs	r2, #2
 80120fe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8012100:	4b21      	ldr	r3, [pc, #132]	@ (8012188 <USBD_LL_Init+0xb8>)
 8012102:	2200      	movs	r2, #0
 8012104:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8012106:	4b20      	ldr	r3, [pc, #128]	@ (8012188 <USBD_LL_Init+0xb8>)
 8012108:	2200      	movs	r2, #0
 801210a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801210c:	4b1e      	ldr	r3, [pc, #120]	@ (8012188 <USBD_LL_Init+0xb8>)
 801210e:	2200      	movs	r2, #0
 8012110:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8012112:	4b1d      	ldr	r3, [pc, #116]	@ (8012188 <USBD_LL_Init+0xb8>)
 8012114:	2200      	movs	r2, #0
 8012116:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8012118:	481b      	ldr	r0, [pc, #108]	@ (8012188 <USBD_LL_Init+0xb8>)
 801211a:	f7f7 feb6 	bl	8009e8a <HAL_PCD_Init>
 801211e:	4603      	mov	r3, r0
 8012120:	2b00      	cmp	r3, #0
 8012122:	d001      	beq.n	8012128 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8012124:	f7f1 fbd2 	bl	80038cc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801212e:	2318      	movs	r3, #24
 8012130:	2200      	movs	r2, #0
 8012132:	2100      	movs	r1, #0
 8012134:	f7f9 fb3d 	bl	800b7b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801213e:	2358      	movs	r3, #88	@ 0x58
 8012140:	2200      	movs	r2, #0
 8012142:	2180      	movs	r1, #128	@ 0x80
 8012144:	f7f9 fb35 	bl	800b7b2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801214e:	23c0      	movs	r3, #192	@ 0xc0
 8012150:	2200      	movs	r2, #0
 8012152:	2181      	movs	r1, #129	@ 0x81
 8012154:	f7f9 fb2d 	bl	800b7b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801215e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8012162:	2200      	movs	r2, #0
 8012164:	2101      	movs	r1, #1
 8012166:	f7f9 fb24 	bl	800b7b2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8012170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012174:	2200      	movs	r2, #0
 8012176:	2182      	movs	r1, #130	@ 0x82
 8012178:	f7f9 fb1b 	bl	800b7b2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801217c:	2300      	movs	r3, #0
}
 801217e:	4618      	mov	r0, r3
 8012180:	3708      	adds	r7, #8
 8012182:	46bd      	mov	sp, r7
 8012184:	bd80      	pop	{r7, pc}
 8012186:	bf00      	nop
 8012188:	20003114 	.word	0x20003114
 801218c:	40005c00 	.word	0x40005c00

08012190 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b084      	sub	sp, #16
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012198:	2300      	movs	r3, #0
 801219a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801219c:	2300      	movs	r3, #0
 801219e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80121a6:	4618      	mov	r0, r3
 80121a8:	f7f7 ff3d 	bl	800a026 <HAL_PCD_Start>
 80121ac:	4603      	mov	r3, r0
 80121ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80121b0:	7bfb      	ldrb	r3, [r7, #15]
 80121b2:	4618      	mov	r0, r3
 80121b4:	f000 f97e 	bl	80124b4 <USBD_Get_USB_Status>
 80121b8:	4603      	mov	r3, r0
 80121ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80121bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80121be:	4618      	mov	r0, r3
 80121c0:	3710      	adds	r7, #16
 80121c2:	46bd      	mov	sp, r7
 80121c4:	bd80      	pop	{r7, pc}

080121c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80121c6:	b580      	push	{r7, lr}
 80121c8:	b084      	sub	sp, #16
 80121ca:	af00      	add	r7, sp, #0
 80121cc:	6078      	str	r0, [r7, #4]
 80121ce:	4608      	mov	r0, r1
 80121d0:	4611      	mov	r1, r2
 80121d2:	461a      	mov	r2, r3
 80121d4:	4603      	mov	r3, r0
 80121d6:	70fb      	strb	r3, [r7, #3]
 80121d8:	460b      	mov	r3, r1
 80121da:	70bb      	strb	r3, [r7, #2]
 80121dc:	4613      	mov	r3, r2
 80121de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80121e0:	2300      	movs	r3, #0
 80121e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80121e4:	2300      	movs	r3, #0
 80121e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80121ee:	78bb      	ldrb	r3, [r7, #2]
 80121f0:	883a      	ldrh	r2, [r7, #0]
 80121f2:	78f9      	ldrb	r1, [r7, #3]
 80121f4:	f7f8 f884 	bl	800a300 <HAL_PCD_EP_Open>
 80121f8:	4603      	mov	r3, r0
 80121fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80121fc:	7bfb      	ldrb	r3, [r7, #15]
 80121fe:	4618      	mov	r0, r3
 8012200:	f000 f958 	bl	80124b4 <USBD_Get_USB_Status>
 8012204:	4603      	mov	r3, r0
 8012206:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012208:	7bbb      	ldrb	r3, [r7, #14]
}
 801220a:	4618      	mov	r0, r3
 801220c:	3710      	adds	r7, #16
 801220e:	46bd      	mov	sp, r7
 8012210:	bd80      	pop	{r7, pc}

08012212 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012212:	b580      	push	{r7, lr}
 8012214:	b084      	sub	sp, #16
 8012216:	af00      	add	r7, sp, #0
 8012218:	6078      	str	r0, [r7, #4]
 801221a:	460b      	mov	r3, r1
 801221c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801221e:	2300      	movs	r3, #0
 8012220:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012222:	2300      	movs	r3, #0
 8012224:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801222c:	78fa      	ldrb	r2, [r7, #3]
 801222e:	4611      	mov	r1, r2
 8012230:	4618      	mov	r0, r3
 8012232:	f7f8 f8c4 	bl	800a3be <HAL_PCD_EP_Close>
 8012236:	4603      	mov	r3, r0
 8012238:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801223a:	7bfb      	ldrb	r3, [r7, #15]
 801223c:	4618      	mov	r0, r3
 801223e:	f000 f939 	bl	80124b4 <USBD_Get_USB_Status>
 8012242:	4603      	mov	r3, r0
 8012244:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012246:	7bbb      	ldrb	r3, [r7, #14]
}
 8012248:	4618      	mov	r0, r3
 801224a:	3710      	adds	r7, #16
 801224c:	46bd      	mov	sp, r7
 801224e:	bd80      	pop	{r7, pc}

08012250 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012250:	b580      	push	{r7, lr}
 8012252:	b084      	sub	sp, #16
 8012254:	af00      	add	r7, sp, #0
 8012256:	6078      	str	r0, [r7, #4]
 8012258:	460b      	mov	r3, r1
 801225a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801225c:	2300      	movs	r3, #0
 801225e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012260:	2300      	movs	r3, #0
 8012262:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801226a:	78fa      	ldrb	r2, [r7, #3]
 801226c:	4611      	mov	r1, r2
 801226e:	4618      	mov	r0, r3
 8012270:	f7f8 f96d 	bl	800a54e <HAL_PCD_EP_SetStall>
 8012274:	4603      	mov	r3, r0
 8012276:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012278:	7bfb      	ldrb	r3, [r7, #15]
 801227a:	4618      	mov	r0, r3
 801227c:	f000 f91a 	bl	80124b4 <USBD_Get_USB_Status>
 8012280:	4603      	mov	r3, r0
 8012282:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012284:	7bbb      	ldrb	r3, [r7, #14]
}
 8012286:	4618      	mov	r0, r3
 8012288:	3710      	adds	r7, #16
 801228a:	46bd      	mov	sp, r7
 801228c:	bd80      	pop	{r7, pc}

0801228e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801228e:	b580      	push	{r7, lr}
 8012290:	b084      	sub	sp, #16
 8012292:	af00      	add	r7, sp, #0
 8012294:	6078      	str	r0, [r7, #4]
 8012296:	460b      	mov	r3, r1
 8012298:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801229a:	2300      	movs	r3, #0
 801229c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801229e:	2300      	movs	r3, #0
 80122a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80122a8:	78fa      	ldrb	r2, [r7, #3]
 80122aa:	4611      	mov	r1, r2
 80122ac:	4618      	mov	r0, r3
 80122ae:	f7f8 f9a0 	bl	800a5f2 <HAL_PCD_EP_ClrStall>
 80122b2:	4603      	mov	r3, r0
 80122b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80122b6:	7bfb      	ldrb	r3, [r7, #15]
 80122b8:	4618      	mov	r0, r3
 80122ba:	f000 f8fb 	bl	80124b4 <USBD_Get_USB_Status>
 80122be:	4603      	mov	r3, r0
 80122c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80122c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	3710      	adds	r7, #16
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}

080122cc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80122cc:	b480      	push	{r7}
 80122ce:	b085      	sub	sp, #20
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]
 80122d4:	460b      	mov	r3, r1
 80122d6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80122de:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80122e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	da0b      	bge.n	8012300 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80122e8:	78fb      	ldrb	r3, [r7, #3]
 80122ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80122ee:	68f9      	ldr	r1, [r7, #12]
 80122f0:	4613      	mov	r3, r2
 80122f2:	009b      	lsls	r3, r3, #2
 80122f4:	4413      	add	r3, r2
 80122f6:	00db      	lsls	r3, r3, #3
 80122f8:	440b      	add	r3, r1
 80122fa:	3312      	adds	r3, #18
 80122fc:	781b      	ldrb	r3, [r3, #0]
 80122fe:	e00b      	b.n	8012318 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012300:	78fb      	ldrb	r3, [r7, #3]
 8012302:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012306:	68f9      	ldr	r1, [r7, #12]
 8012308:	4613      	mov	r3, r2
 801230a:	009b      	lsls	r3, r3, #2
 801230c:	4413      	add	r3, r2
 801230e:	00db      	lsls	r3, r3, #3
 8012310:	440b      	add	r3, r1
 8012312:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8012316:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012318:	4618      	mov	r0, r3
 801231a:	3714      	adds	r7, #20
 801231c:	46bd      	mov	sp, r7
 801231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012322:	4770      	bx	lr

08012324 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b084      	sub	sp, #16
 8012328:	af00      	add	r7, sp, #0
 801232a:	6078      	str	r0, [r7, #4]
 801232c:	460b      	mov	r3, r1
 801232e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012330:	2300      	movs	r3, #0
 8012332:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012334:	2300      	movs	r3, #0
 8012336:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801233e:	78fa      	ldrb	r2, [r7, #3]
 8012340:	4611      	mov	r1, r2
 8012342:	4618      	mov	r0, r3
 8012344:	f7f7 ffb8 	bl	800a2b8 <HAL_PCD_SetAddress>
 8012348:	4603      	mov	r3, r0
 801234a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801234c:	7bfb      	ldrb	r3, [r7, #15]
 801234e:	4618      	mov	r0, r3
 8012350:	f000 f8b0 	bl	80124b4 <USBD_Get_USB_Status>
 8012354:	4603      	mov	r3, r0
 8012356:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012358:	7bbb      	ldrb	r3, [r7, #14]
}
 801235a:	4618      	mov	r0, r3
 801235c:	3710      	adds	r7, #16
 801235e:	46bd      	mov	sp, r7
 8012360:	bd80      	pop	{r7, pc}

08012362 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012362:	b580      	push	{r7, lr}
 8012364:	b086      	sub	sp, #24
 8012366:	af00      	add	r7, sp, #0
 8012368:	60f8      	str	r0, [r7, #12]
 801236a:	607a      	str	r2, [r7, #4]
 801236c:	603b      	str	r3, [r7, #0]
 801236e:	460b      	mov	r3, r1
 8012370:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012372:	2300      	movs	r3, #0
 8012374:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012376:	2300      	movs	r3, #0
 8012378:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8012380:	7af9      	ldrb	r1, [r7, #11]
 8012382:	683b      	ldr	r3, [r7, #0]
 8012384:	687a      	ldr	r2, [r7, #4]
 8012386:	f7f8 f8ab 	bl	800a4e0 <HAL_PCD_EP_Transmit>
 801238a:	4603      	mov	r3, r0
 801238c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801238e:	7dfb      	ldrb	r3, [r7, #23]
 8012390:	4618      	mov	r0, r3
 8012392:	f000 f88f 	bl	80124b4 <USBD_Get_USB_Status>
 8012396:	4603      	mov	r3, r0
 8012398:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801239a:	7dbb      	ldrb	r3, [r7, #22]
}
 801239c:	4618      	mov	r0, r3
 801239e:	3718      	adds	r7, #24
 80123a0:	46bd      	mov	sp, r7
 80123a2:	bd80      	pop	{r7, pc}

080123a4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b086      	sub	sp, #24
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	60f8      	str	r0, [r7, #12]
 80123ac:	607a      	str	r2, [r7, #4]
 80123ae:	603b      	str	r3, [r7, #0]
 80123b0:	460b      	mov	r3, r1
 80123b2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80123b4:	2300      	movs	r3, #0
 80123b6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80123b8:	2300      	movs	r3, #0
 80123ba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80123c2:	7af9      	ldrb	r1, [r7, #11]
 80123c4:	683b      	ldr	r3, [r7, #0]
 80123c6:	687a      	ldr	r2, [r7, #4]
 80123c8:	f7f8 f841 	bl	800a44e <HAL_PCD_EP_Receive>
 80123cc:	4603      	mov	r3, r0
 80123ce:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80123d0:	7dfb      	ldrb	r3, [r7, #23]
 80123d2:	4618      	mov	r0, r3
 80123d4:	f000 f86e 	bl	80124b4 <USBD_Get_USB_Status>
 80123d8:	4603      	mov	r3, r0
 80123da:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80123dc:	7dbb      	ldrb	r3, [r7, #22]
}
 80123de:	4618      	mov	r0, r3
 80123e0:	3718      	adds	r7, #24
 80123e2:	46bd      	mov	sp, r7
 80123e4:	bd80      	pop	{r7, pc}

080123e6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80123e6:	b580      	push	{r7, lr}
 80123e8:	b082      	sub	sp, #8
 80123ea:	af00      	add	r7, sp, #0
 80123ec:	6078      	str	r0, [r7, #4]
 80123ee:	460b      	mov	r3, r1
 80123f0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80123f8:	78fa      	ldrb	r2, [r7, #3]
 80123fa:	4611      	mov	r1, r2
 80123fc:	4618      	mov	r0, r3
 80123fe:	f7f8 f857 	bl	800a4b0 <HAL_PCD_EP_GetRxCount>
 8012402:	4603      	mov	r3, r0
}
 8012404:	4618      	mov	r0, r3
 8012406:	3708      	adds	r7, #8
 8012408:	46bd      	mov	sp, r7
 801240a:	bd80      	pop	{r7, pc}

0801240c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b082      	sub	sp, #8
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
 8012414:	460b      	mov	r3, r1
 8012416:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8012418:	78fb      	ldrb	r3, [r7, #3]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d002      	beq.n	8012424 <HAL_PCDEx_LPM_Callback+0x18>
 801241e:	2b01      	cmp	r3, #1
 8012420:	d013      	beq.n	801244a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8012422:	e023      	b.n	801246c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	7a5b      	ldrb	r3, [r3, #9]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d007      	beq.n	801243c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801242c:	f000 f83c 	bl	80124a8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012430:	4b10      	ldr	r3, [pc, #64]	@ (8012474 <HAL_PCDEx_LPM_Callback+0x68>)
 8012432:	691b      	ldr	r3, [r3, #16]
 8012434:	4a0f      	ldr	r2, [pc, #60]	@ (8012474 <HAL_PCDEx_LPM_Callback+0x68>)
 8012436:	f023 0306 	bic.w	r3, r3, #6
 801243a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012442:	4618      	mov	r0, r3
 8012444:	f7fe fc3e 	bl	8010cc4 <USBD_LL_Resume>
    break;
 8012448:	e010      	b.n	801246c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012450:	4618      	mov	r0, r3
 8012452:	f7fe fc21 	bl	8010c98 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	7a5b      	ldrb	r3, [r3, #9]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d005      	beq.n	801246a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801245e:	4b05      	ldr	r3, [pc, #20]	@ (8012474 <HAL_PCDEx_LPM_Callback+0x68>)
 8012460:	691b      	ldr	r3, [r3, #16]
 8012462:	4a04      	ldr	r2, [pc, #16]	@ (8012474 <HAL_PCDEx_LPM_Callback+0x68>)
 8012464:	f043 0306 	orr.w	r3, r3, #6
 8012468:	6113      	str	r3, [r2, #16]
    break;
 801246a:	bf00      	nop
}
 801246c:	bf00      	nop
 801246e:	3708      	adds	r7, #8
 8012470:	46bd      	mov	sp, r7
 8012472:	bd80      	pop	{r7, pc}
 8012474:	e000ed00 	.word	0xe000ed00

08012478 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012478:	b480      	push	{r7}
 801247a:	b083      	sub	sp, #12
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012480:	4b03      	ldr	r3, [pc, #12]	@ (8012490 <USBD_static_malloc+0x18>)
}
 8012482:	4618      	mov	r0, r3
 8012484:	370c      	adds	r7, #12
 8012486:	46bd      	mov	sp, r7
 8012488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248c:	4770      	bx	lr
 801248e:	bf00      	nop
 8012490:	200033f0 	.word	0x200033f0

08012494 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012494:	b480      	push	{r7}
 8012496:	b083      	sub	sp, #12
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]

}
 801249c:	bf00      	nop
 801249e:	370c      	adds	r7, #12
 80124a0:	46bd      	mov	sp, r7
 80124a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a6:	4770      	bx	lr

080124a8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80124ac:	f7f0 ff50 	bl	8003350 <SystemClock_Config>
}
 80124b0:	bf00      	nop
 80124b2:	bd80      	pop	{r7, pc}

080124b4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80124b4:	b480      	push	{r7}
 80124b6:	b085      	sub	sp, #20
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	4603      	mov	r3, r0
 80124bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124be:	2300      	movs	r3, #0
 80124c0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80124c2:	79fb      	ldrb	r3, [r7, #7]
 80124c4:	2b03      	cmp	r3, #3
 80124c6:	d817      	bhi.n	80124f8 <USBD_Get_USB_Status+0x44>
 80124c8:	a201      	add	r2, pc, #4	@ (adr r2, 80124d0 <USBD_Get_USB_Status+0x1c>)
 80124ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124ce:	bf00      	nop
 80124d0:	080124e1 	.word	0x080124e1
 80124d4:	080124e7 	.word	0x080124e7
 80124d8:	080124ed 	.word	0x080124ed
 80124dc:	080124f3 	.word	0x080124f3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80124e0:	2300      	movs	r3, #0
 80124e2:	73fb      	strb	r3, [r7, #15]
    break;
 80124e4:	e00b      	b.n	80124fe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80124e6:	2303      	movs	r3, #3
 80124e8:	73fb      	strb	r3, [r7, #15]
    break;
 80124ea:	e008      	b.n	80124fe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80124ec:	2301      	movs	r3, #1
 80124ee:	73fb      	strb	r3, [r7, #15]
    break;
 80124f0:	e005      	b.n	80124fe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80124f2:	2303      	movs	r3, #3
 80124f4:	73fb      	strb	r3, [r7, #15]
    break;
 80124f6:	e002      	b.n	80124fe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80124f8:	2303      	movs	r3, #3
 80124fa:	73fb      	strb	r3, [r7, #15]
    break;
 80124fc:	bf00      	nop
  }
  return usb_status;
 80124fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8012500:	4618      	mov	r0, r3
 8012502:	3714      	adds	r7, #20
 8012504:	46bd      	mov	sp, r7
 8012506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801250a:	4770      	bx	lr

0801250c <__cvt>:
 801250c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012510:	ec57 6b10 	vmov	r6, r7, d0
 8012514:	2f00      	cmp	r7, #0
 8012516:	460c      	mov	r4, r1
 8012518:	4619      	mov	r1, r3
 801251a:	463b      	mov	r3, r7
 801251c:	bfbb      	ittet	lt
 801251e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012522:	461f      	movlt	r7, r3
 8012524:	2300      	movge	r3, #0
 8012526:	232d      	movlt	r3, #45	@ 0x2d
 8012528:	700b      	strb	r3, [r1, #0]
 801252a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801252c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012530:	4691      	mov	r9, r2
 8012532:	f023 0820 	bic.w	r8, r3, #32
 8012536:	bfbc      	itt	lt
 8012538:	4632      	movlt	r2, r6
 801253a:	4616      	movlt	r6, r2
 801253c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012540:	d005      	beq.n	801254e <__cvt+0x42>
 8012542:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012546:	d100      	bne.n	801254a <__cvt+0x3e>
 8012548:	3401      	adds	r4, #1
 801254a:	2102      	movs	r1, #2
 801254c:	e000      	b.n	8012550 <__cvt+0x44>
 801254e:	2103      	movs	r1, #3
 8012550:	ab03      	add	r3, sp, #12
 8012552:	9301      	str	r3, [sp, #4]
 8012554:	ab02      	add	r3, sp, #8
 8012556:	9300      	str	r3, [sp, #0]
 8012558:	ec47 6b10 	vmov	d0, r6, r7
 801255c:	4653      	mov	r3, sl
 801255e:	4622      	mov	r2, r4
 8012560:	f000 feba 	bl	80132d8 <_dtoa_r>
 8012564:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012568:	4605      	mov	r5, r0
 801256a:	d119      	bne.n	80125a0 <__cvt+0x94>
 801256c:	f019 0f01 	tst.w	r9, #1
 8012570:	d00e      	beq.n	8012590 <__cvt+0x84>
 8012572:	eb00 0904 	add.w	r9, r0, r4
 8012576:	2200      	movs	r2, #0
 8012578:	2300      	movs	r3, #0
 801257a:	4630      	mov	r0, r6
 801257c:	4639      	mov	r1, r7
 801257e:	f7ee facb 	bl	8000b18 <__aeabi_dcmpeq>
 8012582:	b108      	cbz	r0, 8012588 <__cvt+0x7c>
 8012584:	f8cd 900c 	str.w	r9, [sp, #12]
 8012588:	2230      	movs	r2, #48	@ 0x30
 801258a:	9b03      	ldr	r3, [sp, #12]
 801258c:	454b      	cmp	r3, r9
 801258e:	d31e      	bcc.n	80125ce <__cvt+0xc2>
 8012590:	9b03      	ldr	r3, [sp, #12]
 8012592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012594:	1b5b      	subs	r3, r3, r5
 8012596:	4628      	mov	r0, r5
 8012598:	6013      	str	r3, [r2, #0]
 801259a:	b004      	add	sp, #16
 801259c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80125a4:	eb00 0904 	add.w	r9, r0, r4
 80125a8:	d1e5      	bne.n	8012576 <__cvt+0x6a>
 80125aa:	7803      	ldrb	r3, [r0, #0]
 80125ac:	2b30      	cmp	r3, #48	@ 0x30
 80125ae:	d10a      	bne.n	80125c6 <__cvt+0xba>
 80125b0:	2200      	movs	r2, #0
 80125b2:	2300      	movs	r3, #0
 80125b4:	4630      	mov	r0, r6
 80125b6:	4639      	mov	r1, r7
 80125b8:	f7ee faae 	bl	8000b18 <__aeabi_dcmpeq>
 80125bc:	b918      	cbnz	r0, 80125c6 <__cvt+0xba>
 80125be:	f1c4 0401 	rsb	r4, r4, #1
 80125c2:	f8ca 4000 	str.w	r4, [sl]
 80125c6:	f8da 3000 	ldr.w	r3, [sl]
 80125ca:	4499      	add	r9, r3
 80125cc:	e7d3      	b.n	8012576 <__cvt+0x6a>
 80125ce:	1c59      	adds	r1, r3, #1
 80125d0:	9103      	str	r1, [sp, #12]
 80125d2:	701a      	strb	r2, [r3, #0]
 80125d4:	e7d9      	b.n	801258a <__cvt+0x7e>

080125d6 <__exponent>:
 80125d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80125d8:	2900      	cmp	r1, #0
 80125da:	bfba      	itte	lt
 80125dc:	4249      	neglt	r1, r1
 80125de:	232d      	movlt	r3, #45	@ 0x2d
 80125e0:	232b      	movge	r3, #43	@ 0x2b
 80125e2:	2909      	cmp	r1, #9
 80125e4:	7002      	strb	r2, [r0, #0]
 80125e6:	7043      	strb	r3, [r0, #1]
 80125e8:	dd29      	ble.n	801263e <__exponent+0x68>
 80125ea:	f10d 0307 	add.w	r3, sp, #7
 80125ee:	461d      	mov	r5, r3
 80125f0:	270a      	movs	r7, #10
 80125f2:	461a      	mov	r2, r3
 80125f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80125f8:	fb07 1416 	mls	r4, r7, r6, r1
 80125fc:	3430      	adds	r4, #48	@ 0x30
 80125fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012602:	460c      	mov	r4, r1
 8012604:	2c63      	cmp	r4, #99	@ 0x63
 8012606:	f103 33ff 	add.w	r3, r3, #4294967295
 801260a:	4631      	mov	r1, r6
 801260c:	dcf1      	bgt.n	80125f2 <__exponent+0x1c>
 801260e:	3130      	adds	r1, #48	@ 0x30
 8012610:	1e94      	subs	r4, r2, #2
 8012612:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012616:	1c41      	adds	r1, r0, #1
 8012618:	4623      	mov	r3, r4
 801261a:	42ab      	cmp	r3, r5
 801261c:	d30a      	bcc.n	8012634 <__exponent+0x5e>
 801261e:	f10d 0309 	add.w	r3, sp, #9
 8012622:	1a9b      	subs	r3, r3, r2
 8012624:	42ac      	cmp	r4, r5
 8012626:	bf88      	it	hi
 8012628:	2300      	movhi	r3, #0
 801262a:	3302      	adds	r3, #2
 801262c:	4403      	add	r3, r0
 801262e:	1a18      	subs	r0, r3, r0
 8012630:	b003      	add	sp, #12
 8012632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012634:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012638:	f801 6f01 	strb.w	r6, [r1, #1]!
 801263c:	e7ed      	b.n	801261a <__exponent+0x44>
 801263e:	2330      	movs	r3, #48	@ 0x30
 8012640:	3130      	adds	r1, #48	@ 0x30
 8012642:	7083      	strb	r3, [r0, #2]
 8012644:	70c1      	strb	r1, [r0, #3]
 8012646:	1d03      	adds	r3, r0, #4
 8012648:	e7f1      	b.n	801262e <__exponent+0x58>
	...

0801264c <_printf_float>:
 801264c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012650:	b08d      	sub	sp, #52	@ 0x34
 8012652:	460c      	mov	r4, r1
 8012654:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012658:	4616      	mov	r6, r2
 801265a:	461f      	mov	r7, r3
 801265c:	4605      	mov	r5, r0
 801265e:	f000 fd2b 	bl	80130b8 <_localeconv_r>
 8012662:	6803      	ldr	r3, [r0, #0]
 8012664:	9304      	str	r3, [sp, #16]
 8012666:	4618      	mov	r0, r3
 8012668:	f7ed fe2a 	bl	80002c0 <strlen>
 801266c:	2300      	movs	r3, #0
 801266e:	930a      	str	r3, [sp, #40]	@ 0x28
 8012670:	f8d8 3000 	ldr.w	r3, [r8]
 8012674:	9005      	str	r0, [sp, #20]
 8012676:	3307      	adds	r3, #7
 8012678:	f023 0307 	bic.w	r3, r3, #7
 801267c:	f103 0208 	add.w	r2, r3, #8
 8012680:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012684:	f8d4 b000 	ldr.w	fp, [r4]
 8012688:	f8c8 2000 	str.w	r2, [r8]
 801268c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012690:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012694:	9307      	str	r3, [sp, #28]
 8012696:	f8cd 8018 	str.w	r8, [sp, #24]
 801269a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801269e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80126a2:	4b9c      	ldr	r3, [pc, #624]	@ (8012914 <_printf_float+0x2c8>)
 80126a4:	f04f 32ff 	mov.w	r2, #4294967295
 80126a8:	f7ee fa68 	bl	8000b7c <__aeabi_dcmpun>
 80126ac:	bb70      	cbnz	r0, 801270c <_printf_float+0xc0>
 80126ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80126b2:	4b98      	ldr	r3, [pc, #608]	@ (8012914 <_printf_float+0x2c8>)
 80126b4:	f04f 32ff 	mov.w	r2, #4294967295
 80126b8:	f7ee fa42 	bl	8000b40 <__aeabi_dcmple>
 80126bc:	bb30      	cbnz	r0, 801270c <_printf_float+0xc0>
 80126be:	2200      	movs	r2, #0
 80126c0:	2300      	movs	r3, #0
 80126c2:	4640      	mov	r0, r8
 80126c4:	4649      	mov	r1, r9
 80126c6:	f7ee fa31 	bl	8000b2c <__aeabi_dcmplt>
 80126ca:	b110      	cbz	r0, 80126d2 <_printf_float+0x86>
 80126cc:	232d      	movs	r3, #45	@ 0x2d
 80126ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80126d2:	4a91      	ldr	r2, [pc, #580]	@ (8012918 <_printf_float+0x2cc>)
 80126d4:	4b91      	ldr	r3, [pc, #580]	@ (801291c <_printf_float+0x2d0>)
 80126d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80126da:	bf8c      	ite	hi
 80126dc:	4690      	movhi	r8, r2
 80126de:	4698      	movls	r8, r3
 80126e0:	2303      	movs	r3, #3
 80126e2:	6123      	str	r3, [r4, #16]
 80126e4:	f02b 0304 	bic.w	r3, fp, #4
 80126e8:	6023      	str	r3, [r4, #0]
 80126ea:	f04f 0900 	mov.w	r9, #0
 80126ee:	9700      	str	r7, [sp, #0]
 80126f0:	4633      	mov	r3, r6
 80126f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80126f4:	4621      	mov	r1, r4
 80126f6:	4628      	mov	r0, r5
 80126f8:	f000 f9d2 	bl	8012aa0 <_printf_common>
 80126fc:	3001      	adds	r0, #1
 80126fe:	f040 808d 	bne.w	801281c <_printf_float+0x1d0>
 8012702:	f04f 30ff 	mov.w	r0, #4294967295
 8012706:	b00d      	add	sp, #52	@ 0x34
 8012708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801270c:	4642      	mov	r2, r8
 801270e:	464b      	mov	r3, r9
 8012710:	4640      	mov	r0, r8
 8012712:	4649      	mov	r1, r9
 8012714:	f7ee fa32 	bl	8000b7c <__aeabi_dcmpun>
 8012718:	b140      	cbz	r0, 801272c <_printf_float+0xe0>
 801271a:	464b      	mov	r3, r9
 801271c:	2b00      	cmp	r3, #0
 801271e:	bfbc      	itt	lt
 8012720:	232d      	movlt	r3, #45	@ 0x2d
 8012722:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012726:	4a7e      	ldr	r2, [pc, #504]	@ (8012920 <_printf_float+0x2d4>)
 8012728:	4b7e      	ldr	r3, [pc, #504]	@ (8012924 <_printf_float+0x2d8>)
 801272a:	e7d4      	b.n	80126d6 <_printf_float+0x8a>
 801272c:	6863      	ldr	r3, [r4, #4]
 801272e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012732:	9206      	str	r2, [sp, #24]
 8012734:	1c5a      	adds	r2, r3, #1
 8012736:	d13b      	bne.n	80127b0 <_printf_float+0x164>
 8012738:	2306      	movs	r3, #6
 801273a:	6063      	str	r3, [r4, #4]
 801273c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012740:	2300      	movs	r3, #0
 8012742:	6022      	str	r2, [r4, #0]
 8012744:	9303      	str	r3, [sp, #12]
 8012746:	ab0a      	add	r3, sp, #40	@ 0x28
 8012748:	e9cd a301 	strd	sl, r3, [sp, #4]
 801274c:	ab09      	add	r3, sp, #36	@ 0x24
 801274e:	9300      	str	r3, [sp, #0]
 8012750:	6861      	ldr	r1, [r4, #4]
 8012752:	ec49 8b10 	vmov	d0, r8, r9
 8012756:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801275a:	4628      	mov	r0, r5
 801275c:	f7ff fed6 	bl	801250c <__cvt>
 8012760:	9b06      	ldr	r3, [sp, #24]
 8012762:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012764:	2b47      	cmp	r3, #71	@ 0x47
 8012766:	4680      	mov	r8, r0
 8012768:	d129      	bne.n	80127be <_printf_float+0x172>
 801276a:	1cc8      	adds	r0, r1, #3
 801276c:	db02      	blt.n	8012774 <_printf_float+0x128>
 801276e:	6863      	ldr	r3, [r4, #4]
 8012770:	4299      	cmp	r1, r3
 8012772:	dd41      	ble.n	80127f8 <_printf_float+0x1ac>
 8012774:	f1aa 0a02 	sub.w	sl, sl, #2
 8012778:	fa5f fa8a 	uxtb.w	sl, sl
 801277c:	3901      	subs	r1, #1
 801277e:	4652      	mov	r2, sl
 8012780:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012784:	9109      	str	r1, [sp, #36]	@ 0x24
 8012786:	f7ff ff26 	bl	80125d6 <__exponent>
 801278a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801278c:	1813      	adds	r3, r2, r0
 801278e:	2a01      	cmp	r2, #1
 8012790:	4681      	mov	r9, r0
 8012792:	6123      	str	r3, [r4, #16]
 8012794:	dc02      	bgt.n	801279c <_printf_float+0x150>
 8012796:	6822      	ldr	r2, [r4, #0]
 8012798:	07d2      	lsls	r2, r2, #31
 801279a:	d501      	bpl.n	80127a0 <_printf_float+0x154>
 801279c:	3301      	adds	r3, #1
 801279e:	6123      	str	r3, [r4, #16]
 80127a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d0a2      	beq.n	80126ee <_printf_float+0xa2>
 80127a8:	232d      	movs	r3, #45	@ 0x2d
 80127aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80127ae:	e79e      	b.n	80126ee <_printf_float+0xa2>
 80127b0:	9a06      	ldr	r2, [sp, #24]
 80127b2:	2a47      	cmp	r2, #71	@ 0x47
 80127b4:	d1c2      	bne.n	801273c <_printf_float+0xf0>
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d1c0      	bne.n	801273c <_printf_float+0xf0>
 80127ba:	2301      	movs	r3, #1
 80127bc:	e7bd      	b.n	801273a <_printf_float+0xee>
 80127be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80127c2:	d9db      	bls.n	801277c <_printf_float+0x130>
 80127c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80127c8:	d118      	bne.n	80127fc <_printf_float+0x1b0>
 80127ca:	2900      	cmp	r1, #0
 80127cc:	6863      	ldr	r3, [r4, #4]
 80127ce:	dd0b      	ble.n	80127e8 <_printf_float+0x19c>
 80127d0:	6121      	str	r1, [r4, #16]
 80127d2:	b913      	cbnz	r3, 80127da <_printf_float+0x18e>
 80127d4:	6822      	ldr	r2, [r4, #0]
 80127d6:	07d0      	lsls	r0, r2, #31
 80127d8:	d502      	bpl.n	80127e0 <_printf_float+0x194>
 80127da:	3301      	adds	r3, #1
 80127dc:	440b      	add	r3, r1
 80127de:	6123      	str	r3, [r4, #16]
 80127e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80127e2:	f04f 0900 	mov.w	r9, #0
 80127e6:	e7db      	b.n	80127a0 <_printf_float+0x154>
 80127e8:	b913      	cbnz	r3, 80127f0 <_printf_float+0x1a4>
 80127ea:	6822      	ldr	r2, [r4, #0]
 80127ec:	07d2      	lsls	r2, r2, #31
 80127ee:	d501      	bpl.n	80127f4 <_printf_float+0x1a8>
 80127f0:	3302      	adds	r3, #2
 80127f2:	e7f4      	b.n	80127de <_printf_float+0x192>
 80127f4:	2301      	movs	r3, #1
 80127f6:	e7f2      	b.n	80127de <_printf_float+0x192>
 80127f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80127fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80127fe:	4299      	cmp	r1, r3
 8012800:	db05      	blt.n	801280e <_printf_float+0x1c2>
 8012802:	6823      	ldr	r3, [r4, #0]
 8012804:	6121      	str	r1, [r4, #16]
 8012806:	07d8      	lsls	r0, r3, #31
 8012808:	d5ea      	bpl.n	80127e0 <_printf_float+0x194>
 801280a:	1c4b      	adds	r3, r1, #1
 801280c:	e7e7      	b.n	80127de <_printf_float+0x192>
 801280e:	2900      	cmp	r1, #0
 8012810:	bfd4      	ite	le
 8012812:	f1c1 0202 	rsble	r2, r1, #2
 8012816:	2201      	movgt	r2, #1
 8012818:	4413      	add	r3, r2
 801281a:	e7e0      	b.n	80127de <_printf_float+0x192>
 801281c:	6823      	ldr	r3, [r4, #0]
 801281e:	055a      	lsls	r2, r3, #21
 8012820:	d407      	bmi.n	8012832 <_printf_float+0x1e6>
 8012822:	6923      	ldr	r3, [r4, #16]
 8012824:	4642      	mov	r2, r8
 8012826:	4631      	mov	r1, r6
 8012828:	4628      	mov	r0, r5
 801282a:	47b8      	blx	r7
 801282c:	3001      	adds	r0, #1
 801282e:	d12b      	bne.n	8012888 <_printf_float+0x23c>
 8012830:	e767      	b.n	8012702 <_printf_float+0xb6>
 8012832:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012836:	f240 80dd 	bls.w	80129f4 <_printf_float+0x3a8>
 801283a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801283e:	2200      	movs	r2, #0
 8012840:	2300      	movs	r3, #0
 8012842:	f7ee f969 	bl	8000b18 <__aeabi_dcmpeq>
 8012846:	2800      	cmp	r0, #0
 8012848:	d033      	beq.n	80128b2 <_printf_float+0x266>
 801284a:	4a37      	ldr	r2, [pc, #220]	@ (8012928 <_printf_float+0x2dc>)
 801284c:	2301      	movs	r3, #1
 801284e:	4631      	mov	r1, r6
 8012850:	4628      	mov	r0, r5
 8012852:	47b8      	blx	r7
 8012854:	3001      	adds	r0, #1
 8012856:	f43f af54 	beq.w	8012702 <_printf_float+0xb6>
 801285a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801285e:	4543      	cmp	r3, r8
 8012860:	db02      	blt.n	8012868 <_printf_float+0x21c>
 8012862:	6823      	ldr	r3, [r4, #0]
 8012864:	07d8      	lsls	r0, r3, #31
 8012866:	d50f      	bpl.n	8012888 <_printf_float+0x23c>
 8012868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801286c:	4631      	mov	r1, r6
 801286e:	4628      	mov	r0, r5
 8012870:	47b8      	blx	r7
 8012872:	3001      	adds	r0, #1
 8012874:	f43f af45 	beq.w	8012702 <_printf_float+0xb6>
 8012878:	f04f 0900 	mov.w	r9, #0
 801287c:	f108 38ff 	add.w	r8, r8, #4294967295
 8012880:	f104 0a1a 	add.w	sl, r4, #26
 8012884:	45c8      	cmp	r8, r9
 8012886:	dc09      	bgt.n	801289c <_printf_float+0x250>
 8012888:	6823      	ldr	r3, [r4, #0]
 801288a:	079b      	lsls	r3, r3, #30
 801288c:	f100 8103 	bmi.w	8012a96 <_printf_float+0x44a>
 8012890:	68e0      	ldr	r0, [r4, #12]
 8012892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012894:	4298      	cmp	r0, r3
 8012896:	bfb8      	it	lt
 8012898:	4618      	movlt	r0, r3
 801289a:	e734      	b.n	8012706 <_printf_float+0xba>
 801289c:	2301      	movs	r3, #1
 801289e:	4652      	mov	r2, sl
 80128a0:	4631      	mov	r1, r6
 80128a2:	4628      	mov	r0, r5
 80128a4:	47b8      	blx	r7
 80128a6:	3001      	adds	r0, #1
 80128a8:	f43f af2b 	beq.w	8012702 <_printf_float+0xb6>
 80128ac:	f109 0901 	add.w	r9, r9, #1
 80128b0:	e7e8      	b.n	8012884 <_printf_float+0x238>
 80128b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	dc39      	bgt.n	801292c <_printf_float+0x2e0>
 80128b8:	4a1b      	ldr	r2, [pc, #108]	@ (8012928 <_printf_float+0x2dc>)
 80128ba:	2301      	movs	r3, #1
 80128bc:	4631      	mov	r1, r6
 80128be:	4628      	mov	r0, r5
 80128c0:	47b8      	blx	r7
 80128c2:	3001      	adds	r0, #1
 80128c4:	f43f af1d 	beq.w	8012702 <_printf_float+0xb6>
 80128c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80128cc:	ea59 0303 	orrs.w	r3, r9, r3
 80128d0:	d102      	bne.n	80128d8 <_printf_float+0x28c>
 80128d2:	6823      	ldr	r3, [r4, #0]
 80128d4:	07d9      	lsls	r1, r3, #31
 80128d6:	d5d7      	bpl.n	8012888 <_printf_float+0x23c>
 80128d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128dc:	4631      	mov	r1, r6
 80128de:	4628      	mov	r0, r5
 80128e0:	47b8      	blx	r7
 80128e2:	3001      	adds	r0, #1
 80128e4:	f43f af0d 	beq.w	8012702 <_printf_float+0xb6>
 80128e8:	f04f 0a00 	mov.w	sl, #0
 80128ec:	f104 0b1a 	add.w	fp, r4, #26
 80128f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128f2:	425b      	negs	r3, r3
 80128f4:	4553      	cmp	r3, sl
 80128f6:	dc01      	bgt.n	80128fc <_printf_float+0x2b0>
 80128f8:	464b      	mov	r3, r9
 80128fa:	e793      	b.n	8012824 <_printf_float+0x1d8>
 80128fc:	2301      	movs	r3, #1
 80128fe:	465a      	mov	r2, fp
 8012900:	4631      	mov	r1, r6
 8012902:	4628      	mov	r0, r5
 8012904:	47b8      	blx	r7
 8012906:	3001      	adds	r0, #1
 8012908:	f43f aefb 	beq.w	8012702 <_printf_float+0xb6>
 801290c:	f10a 0a01 	add.w	sl, sl, #1
 8012910:	e7ee      	b.n	80128f0 <_printf_float+0x2a4>
 8012912:	bf00      	nop
 8012914:	7fefffff 	.word	0x7fefffff
 8012918:	08016f88 	.word	0x08016f88
 801291c:	08016f84 	.word	0x08016f84
 8012920:	08016f90 	.word	0x08016f90
 8012924:	08016f8c 	.word	0x08016f8c
 8012928:	08016f94 	.word	0x08016f94
 801292c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801292e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012932:	4553      	cmp	r3, sl
 8012934:	bfa8      	it	ge
 8012936:	4653      	movge	r3, sl
 8012938:	2b00      	cmp	r3, #0
 801293a:	4699      	mov	r9, r3
 801293c:	dc36      	bgt.n	80129ac <_printf_float+0x360>
 801293e:	f04f 0b00 	mov.w	fp, #0
 8012942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012946:	f104 021a 	add.w	r2, r4, #26
 801294a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801294c:	9306      	str	r3, [sp, #24]
 801294e:	eba3 0309 	sub.w	r3, r3, r9
 8012952:	455b      	cmp	r3, fp
 8012954:	dc31      	bgt.n	80129ba <_printf_float+0x36e>
 8012956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012958:	459a      	cmp	sl, r3
 801295a:	dc3a      	bgt.n	80129d2 <_printf_float+0x386>
 801295c:	6823      	ldr	r3, [r4, #0]
 801295e:	07da      	lsls	r2, r3, #31
 8012960:	d437      	bmi.n	80129d2 <_printf_float+0x386>
 8012962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012964:	ebaa 0903 	sub.w	r9, sl, r3
 8012968:	9b06      	ldr	r3, [sp, #24]
 801296a:	ebaa 0303 	sub.w	r3, sl, r3
 801296e:	4599      	cmp	r9, r3
 8012970:	bfa8      	it	ge
 8012972:	4699      	movge	r9, r3
 8012974:	f1b9 0f00 	cmp.w	r9, #0
 8012978:	dc33      	bgt.n	80129e2 <_printf_float+0x396>
 801297a:	f04f 0800 	mov.w	r8, #0
 801297e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012982:	f104 0b1a 	add.w	fp, r4, #26
 8012986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012988:	ebaa 0303 	sub.w	r3, sl, r3
 801298c:	eba3 0309 	sub.w	r3, r3, r9
 8012990:	4543      	cmp	r3, r8
 8012992:	f77f af79 	ble.w	8012888 <_printf_float+0x23c>
 8012996:	2301      	movs	r3, #1
 8012998:	465a      	mov	r2, fp
 801299a:	4631      	mov	r1, r6
 801299c:	4628      	mov	r0, r5
 801299e:	47b8      	blx	r7
 80129a0:	3001      	adds	r0, #1
 80129a2:	f43f aeae 	beq.w	8012702 <_printf_float+0xb6>
 80129a6:	f108 0801 	add.w	r8, r8, #1
 80129aa:	e7ec      	b.n	8012986 <_printf_float+0x33a>
 80129ac:	4642      	mov	r2, r8
 80129ae:	4631      	mov	r1, r6
 80129b0:	4628      	mov	r0, r5
 80129b2:	47b8      	blx	r7
 80129b4:	3001      	adds	r0, #1
 80129b6:	d1c2      	bne.n	801293e <_printf_float+0x2f2>
 80129b8:	e6a3      	b.n	8012702 <_printf_float+0xb6>
 80129ba:	2301      	movs	r3, #1
 80129bc:	4631      	mov	r1, r6
 80129be:	4628      	mov	r0, r5
 80129c0:	9206      	str	r2, [sp, #24]
 80129c2:	47b8      	blx	r7
 80129c4:	3001      	adds	r0, #1
 80129c6:	f43f ae9c 	beq.w	8012702 <_printf_float+0xb6>
 80129ca:	9a06      	ldr	r2, [sp, #24]
 80129cc:	f10b 0b01 	add.w	fp, fp, #1
 80129d0:	e7bb      	b.n	801294a <_printf_float+0x2fe>
 80129d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129d6:	4631      	mov	r1, r6
 80129d8:	4628      	mov	r0, r5
 80129da:	47b8      	blx	r7
 80129dc:	3001      	adds	r0, #1
 80129de:	d1c0      	bne.n	8012962 <_printf_float+0x316>
 80129e0:	e68f      	b.n	8012702 <_printf_float+0xb6>
 80129e2:	9a06      	ldr	r2, [sp, #24]
 80129e4:	464b      	mov	r3, r9
 80129e6:	4442      	add	r2, r8
 80129e8:	4631      	mov	r1, r6
 80129ea:	4628      	mov	r0, r5
 80129ec:	47b8      	blx	r7
 80129ee:	3001      	adds	r0, #1
 80129f0:	d1c3      	bne.n	801297a <_printf_float+0x32e>
 80129f2:	e686      	b.n	8012702 <_printf_float+0xb6>
 80129f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80129f8:	f1ba 0f01 	cmp.w	sl, #1
 80129fc:	dc01      	bgt.n	8012a02 <_printf_float+0x3b6>
 80129fe:	07db      	lsls	r3, r3, #31
 8012a00:	d536      	bpl.n	8012a70 <_printf_float+0x424>
 8012a02:	2301      	movs	r3, #1
 8012a04:	4642      	mov	r2, r8
 8012a06:	4631      	mov	r1, r6
 8012a08:	4628      	mov	r0, r5
 8012a0a:	47b8      	blx	r7
 8012a0c:	3001      	adds	r0, #1
 8012a0e:	f43f ae78 	beq.w	8012702 <_printf_float+0xb6>
 8012a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012a16:	4631      	mov	r1, r6
 8012a18:	4628      	mov	r0, r5
 8012a1a:	47b8      	blx	r7
 8012a1c:	3001      	adds	r0, #1
 8012a1e:	f43f ae70 	beq.w	8012702 <_printf_float+0xb6>
 8012a22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012a26:	2200      	movs	r2, #0
 8012a28:	2300      	movs	r3, #0
 8012a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012a2e:	f7ee f873 	bl	8000b18 <__aeabi_dcmpeq>
 8012a32:	b9c0      	cbnz	r0, 8012a66 <_printf_float+0x41a>
 8012a34:	4653      	mov	r3, sl
 8012a36:	f108 0201 	add.w	r2, r8, #1
 8012a3a:	4631      	mov	r1, r6
 8012a3c:	4628      	mov	r0, r5
 8012a3e:	47b8      	blx	r7
 8012a40:	3001      	adds	r0, #1
 8012a42:	d10c      	bne.n	8012a5e <_printf_float+0x412>
 8012a44:	e65d      	b.n	8012702 <_printf_float+0xb6>
 8012a46:	2301      	movs	r3, #1
 8012a48:	465a      	mov	r2, fp
 8012a4a:	4631      	mov	r1, r6
 8012a4c:	4628      	mov	r0, r5
 8012a4e:	47b8      	blx	r7
 8012a50:	3001      	adds	r0, #1
 8012a52:	f43f ae56 	beq.w	8012702 <_printf_float+0xb6>
 8012a56:	f108 0801 	add.w	r8, r8, #1
 8012a5a:	45d0      	cmp	r8, sl
 8012a5c:	dbf3      	blt.n	8012a46 <_printf_float+0x3fa>
 8012a5e:	464b      	mov	r3, r9
 8012a60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012a64:	e6df      	b.n	8012826 <_printf_float+0x1da>
 8012a66:	f04f 0800 	mov.w	r8, #0
 8012a6a:	f104 0b1a 	add.w	fp, r4, #26
 8012a6e:	e7f4      	b.n	8012a5a <_printf_float+0x40e>
 8012a70:	2301      	movs	r3, #1
 8012a72:	4642      	mov	r2, r8
 8012a74:	e7e1      	b.n	8012a3a <_printf_float+0x3ee>
 8012a76:	2301      	movs	r3, #1
 8012a78:	464a      	mov	r2, r9
 8012a7a:	4631      	mov	r1, r6
 8012a7c:	4628      	mov	r0, r5
 8012a7e:	47b8      	blx	r7
 8012a80:	3001      	adds	r0, #1
 8012a82:	f43f ae3e 	beq.w	8012702 <_printf_float+0xb6>
 8012a86:	f108 0801 	add.w	r8, r8, #1
 8012a8a:	68e3      	ldr	r3, [r4, #12]
 8012a8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012a8e:	1a5b      	subs	r3, r3, r1
 8012a90:	4543      	cmp	r3, r8
 8012a92:	dcf0      	bgt.n	8012a76 <_printf_float+0x42a>
 8012a94:	e6fc      	b.n	8012890 <_printf_float+0x244>
 8012a96:	f04f 0800 	mov.w	r8, #0
 8012a9a:	f104 0919 	add.w	r9, r4, #25
 8012a9e:	e7f4      	b.n	8012a8a <_printf_float+0x43e>

08012aa0 <_printf_common>:
 8012aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012aa4:	4616      	mov	r6, r2
 8012aa6:	4698      	mov	r8, r3
 8012aa8:	688a      	ldr	r2, [r1, #8]
 8012aaa:	690b      	ldr	r3, [r1, #16]
 8012aac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012ab0:	4293      	cmp	r3, r2
 8012ab2:	bfb8      	it	lt
 8012ab4:	4613      	movlt	r3, r2
 8012ab6:	6033      	str	r3, [r6, #0]
 8012ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012abc:	4607      	mov	r7, r0
 8012abe:	460c      	mov	r4, r1
 8012ac0:	b10a      	cbz	r2, 8012ac6 <_printf_common+0x26>
 8012ac2:	3301      	adds	r3, #1
 8012ac4:	6033      	str	r3, [r6, #0]
 8012ac6:	6823      	ldr	r3, [r4, #0]
 8012ac8:	0699      	lsls	r1, r3, #26
 8012aca:	bf42      	ittt	mi
 8012acc:	6833      	ldrmi	r3, [r6, #0]
 8012ace:	3302      	addmi	r3, #2
 8012ad0:	6033      	strmi	r3, [r6, #0]
 8012ad2:	6825      	ldr	r5, [r4, #0]
 8012ad4:	f015 0506 	ands.w	r5, r5, #6
 8012ad8:	d106      	bne.n	8012ae8 <_printf_common+0x48>
 8012ada:	f104 0a19 	add.w	sl, r4, #25
 8012ade:	68e3      	ldr	r3, [r4, #12]
 8012ae0:	6832      	ldr	r2, [r6, #0]
 8012ae2:	1a9b      	subs	r3, r3, r2
 8012ae4:	42ab      	cmp	r3, r5
 8012ae6:	dc26      	bgt.n	8012b36 <_printf_common+0x96>
 8012ae8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012aec:	6822      	ldr	r2, [r4, #0]
 8012aee:	3b00      	subs	r3, #0
 8012af0:	bf18      	it	ne
 8012af2:	2301      	movne	r3, #1
 8012af4:	0692      	lsls	r2, r2, #26
 8012af6:	d42b      	bmi.n	8012b50 <_printf_common+0xb0>
 8012af8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012afc:	4641      	mov	r1, r8
 8012afe:	4638      	mov	r0, r7
 8012b00:	47c8      	blx	r9
 8012b02:	3001      	adds	r0, #1
 8012b04:	d01e      	beq.n	8012b44 <_printf_common+0xa4>
 8012b06:	6823      	ldr	r3, [r4, #0]
 8012b08:	6922      	ldr	r2, [r4, #16]
 8012b0a:	f003 0306 	and.w	r3, r3, #6
 8012b0e:	2b04      	cmp	r3, #4
 8012b10:	bf02      	ittt	eq
 8012b12:	68e5      	ldreq	r5, [r4, #12]
 8012b14:	6833      	ldreq	r3, [r6, #0]
 8012b16:	1aed      	subeq	r5, r5, r3
 8012b18:	68a3      	ldr	r3, [r4, #8]
 8012b1a:	bf0c      	ite	eq
 8012b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012b20:	2500      	movne	r5, #0
 8012b22:	4293      	cmp	r3, r2
 8012b24:	bfc4      	itt	gt
 8012b26:	1a9b      	subgt	r3, r3, r2
 8012b28:	18ed      	addgt	r5, r5, r3
 8012b2a:	2600      	movs	r6, #0
 8012b2c:	341a      	adds	r4, #26
 8012b2e:	42b5      	cmp	r5, r6
 8012b30:	d11a      	bne.n	8012b68 <_printf_common+0xc8>
 8012b32:	2000      	movs	r0, #0
 8012b34:	e008      	b.n	8012b48 <_printf_common+0xa8>
 8012b36:	2301      	movs	r3, #1
 8012b38:	4652      	mov	r2, sl
 8012b3a:	4641      	mov	r1, r8
 8012b3c:	4638      	mov	r0, r7
 8012b3e:	47c8      	blx	r9
 8012b40:	3001      	adds	r0, #1
 8012b42:	d103      	bne.n	8012b4c <_printf_common+0xac>
 8012b44:	f04f 30ff 	mov.w	r0, #4294967295
 8012b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b4c:	3501      	adds	r5, #1
 8012b4e:	e7c6      	b.n	8012ade <_printf_common+0x3e>
 8012b50:	18e1      	adds	r1, r4, r3
 8012b52:	1c5a      	adds	r2, r3, #1
 8012b54:	2030      	movs	r0, #48	@ 0x30
 8012b56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012b5a:	4422      	add	r2, r4
 8012b5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012b60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012b64:	3302      	adds	r3, #2
 8012b66:	e7c7      	b.n	8012af8 <_printf_common+0x58>
 8012b68:	2301      	movs	r3, #1
 8012b6a:	4622      	mov	r2, r4
 8012b6c:	4641      	mov	r1, r8
 8012b6e:	4638      	mov	r0, r7
 8012b70:	47c8      	blx	r9
 8012b72:	3001      	adds	r0, #1
 8012b74:	d0e6      	beq.n	8012b44 <_printf_common+0xa4>
 8012b76:	3601      	adds	r6, #1
 8012b78:	e7d9      	b.n	8012b2e <_printf_common+0x8e>
	...

08012b7c <_printf_i>:
 8012b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012b80:	7e0f      	ldrb	r7, [r1, #24]
 8012b82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012b84:	2f78      	cmp	r7, #120	@ 0x78
 8012b86:	4691      	mov	r9, r2
 8012b88:	4680      	mov	r8, r0
 8012b8a:	460c      	mov	r4, r1
 8012b8c:	469a      	mov	sl, r3
 8012b8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012b92:	d807      	bhi.n	8012ba4 <_printf_i+0x28>
 8012b94:	2f62      	cmp	r7, #98	@ 0x62
 8012b96:	d80a      	bhi.n	8012bae <_printf_i+0x32>
 8012b98:	2f00      	cmp	r7, #0
 8012b9a:	f000 80d1 	beq.w	8012d40 <_printf_i+0x1c4>
 8012b9e:	2f58      	cmp	r7, #88	@ 0x58
 8012ba0:	f000 80b8 	beq.w	8012d14 <_printf_i+0x198>
 8012ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012ba8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012bac:	e03a      	b.n	8012c24 <_printf_i+0xa8>
 8012bae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012bb2:	2b15      	cmp	r3, #21
 8012bb4:	d8f6      	bhi.n	8012ba4 <_printf_i+0x28>
 8012bb6:	a101      	add	r1, pc, #4	@ (adr r1, 8012bbc <_printf_i+0x40>)
 8012bb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012bbc:	08012c15 	.word	0x08012c15
 8012bc0:	08012c29 	.word	0x08012c29
 8012bc4:	08012ba5 	.word	0x08012ba5
 8012bc8:	08012ba5 	.word	0x08012ba5
 8012bcc:	08012ba5 	.word	0x08012ba5
 8012bd0:	08012ba5 	.word	0x08012ba5
 8012bd4:	08012c29 	.word	0x08012c29
 8012bd8:	08012ba5 	.word	0x08012ba5
 8012bdc:	08012ba5 	.word	0x08012ba5
 8012be0:	08012ba5 	.word	0x08012ba5
 8012be4:	08012ba5 	.word	0x08012ba5
 8012be8:	08012d27 	.word	0x08012d27
 8012bec:	08012c53 	.word	0x08012c53
 8012bf0:	08012ce1 	.word	0x08012ce1
 8012bf4:	08012ba5 	.word	0x08012ba5
 8012bf8:	08012ba5 	.word	0x08012ba5
 8012bfc:	08012d49 	.word	0x08012d49
 8012c00:	08012ba5 	.word	0x08012ba5
 8012c04:	08012c53 	.word	0x08012c53
 8012c08:	08012ba5 	.word	0x08012ba5
 8012c0c:	08012ba5 	.word	0x08012ba5
 8012c10:	08012ce9 	.word	0x08012ce9
 8012c14:	6833      	ldr	r3, [r6, #0]
 8012c16:	1d1a      	adds	r2, r3, #4
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	6032      	str	r2, [r6, #0]
 8012c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012c20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012c24:	2301      	movs	r3, #1
 8012c26:	e09c      	b.n	8012d62 <_printf_i+0x1e6>
 8012c28:	6833      	ldr	r3, [r6, #0]
 8012c2a:	6820      	ldr	r0, [r4, #0]
 8012c2c:	1d19      	adds	r1, r3, #4
 8012c2e:	6031      	str	r1, [r6, #0]
 8012c30:	0606      	lsls	r6, r0, #24
 8012c32:	d501      	bpl.n	8012c38 <_printf_i+0xbc>
 8012c34:	681d      	ldr	r5, [r3, #0]
 8012c36:	e003      	b.n	8012c40 <_printf_i+0xc4>
 8012c38:	0645      	lsls	r5, r0, #25
 8012c3a:	d5fb      	bpl.n	8012c34 <_printf_i+0xb8>
 8012c3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012c40:	2d00      	cmp	r5, #0
 8012c42:	da03      	bge.n	8012c4c <_printf_i+0xd0>
 8012c44:	232d      	movs	r3, #45	@ 0x2d
 8012c46:	426d      	negs	r5, r5
 8012c48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c4c:	4858      	ldr	r0, [pc, #352]	@ (8012db0 <_printf_i+0x234>)
 8012c4e:	230a      	movs	r3, #10
 8012c50:	e011      	b.n	8012c76 <_printf_i+0xfa>
 8012c52:	6821      	ldr	r1, [r4, #0]
 8012c54:	6833      	ldr	r3, [r6, #0]
 8012c56:	0608      	lsls	r0, r1, #24
 8012c58:	f853 5b04 	ldr.w	r5, [r3], #4
 8012c5c:	d402      	bmi.n	8012c64 <_printf_i+0xe8>
 8012c5e:	0649      	lsls	r1, r1, #25
 8012c60:	bf48      	it	mi
 8012c62:	b2ad      	uxthmi	r5, r5
 8012c64:	2f6f      	cmp	r7, #111	@ 0x6f
 8012c66:	4852      	ldr	r0, [pc, #328]	@ (8012db0 <_printf_i+0x234>)
 8012c68:	6033      	str	r3, [r6, #0]
 8012c6a:	bf14      	ite	ne
 8012c6c:	230a      	movne	r3, #10
 8012c6e:	2308      	moveq	r3, #8
 8012c70:	2100      	movs	r1, #0
 8012c72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012c76:	6866      	ldr	r6, [r4, #4]
 8012c78:	60a6      	str	r6, [r4, #8]
 8012c7a:	2e00      	cmp	r6, #0
 8012c7c:	db05      	blt.n	8012c8a <_printf_i+0x10e>
 8012c7e:	6821      	ldr	r1, [r4, #0]
 8012c80:	432e      	orrs	r6, r5
 8012c82:	f021 0104 	bic.w	r1, r1, #4
 8012c86:	6021      	str	r1, [r4, #0]
 8012c88:	d04b      	beq.n	8012d22 <_printf_i+0x1a6>
 8012c8a:	4616      	mov	r6, r2
 8012c8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8012c90:	fb03 5711 	mls	r7, r3, r1, r5
 8012c94:	5dc7      	ldrb	r7, [r0, r7]
 8012c96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012c9a:	462f      	mov	r7, r5
 8012c9c:	42bb      	cmp	r3, r7
 8012c9e:	460d      	mov	r5, r1
 8012ca0:	d9f4      	bls.n	8012c8c <_printf_i+0x110>
 8012ca2:	2b08      	cmp	r3, #8
 8012ca4:	d10b      	bne.n	8012cbe <_printf_i+0x142>
 8012ca6:	6823      	ldr	r3, [r4, #0]
 8012ca8:	07df      	lsls	r7, r3, #31
 8012caa:	d508      	bpl.n	8012cbe <_printf_i+0x142>
 8012cac:	6923      	ldr	r3, [r4, #16]
 8012cae:	6861      	ldr	r1, [r4, #4]
 8012cb0:	4299      	cmp	r1, r3
 8012cb2:	bfde      	ittt	le
 8012cb4:	2330      	movle	r3, #48	@ 0x30
 8012cb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012cba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012cbe:	1b92      	subs	r2, r2, r6
 8012cc0:	6122      	str	r2, [r4, #16]
 8012cc2:	f8cd a000 	str.w	sl, [sp]
 8012cc6:	464b      	mov	r3, r9
 8012cc8:	aa03      	add	r2, sp, #12
 8012cca:	4621      	mov	r1, r4
 8012ccc:	4640      	mov	r0, r8
 8012cce:	f7ff fee7 	bl	8012aa0 <_printf_common>
 8012cd2:	3001      	adds	r0, #1
 8012cd4:	d14a      	bne.n	8012d6c <_printf_i+0x1f0>
 8012cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8012cda:	b004      	add	sp, #16
 8012cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ce0:	6823      	ldr	r3, [r4, #0]
 8012ce2:	f043 0320 	orr.w	r3, r3, #32
 8012ce6:	6023      	str	r3, [r4, #0]
 8012ce8:	4832      	ldr	r0, [pc, #200]	@ (8012db4 <_printf_i+0x238>)
 8012cea:	2778      	movs	r7, #120	@ 0x78
 8012cec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012cf0:	6823      	ldr	r3, [r4, #0]
 8012cf2:	6831      	ldr	r1, [r6, #0]
 8012cf4:	061f      	lsls	r7, r3, #24
 8012cf6:	f851 5b04 	ldr.w	r5, [r1], #4
 8012cfa:	d402      	bmi.n	8012d02 <_printf_i+0x186>
 8012cfc:	065f      	lsls	r7, r3, #25
 8012cfe:	bf48      	it	mi
 8012d00:	b2ad      	uxthmi	r5, r5
 8012d02:	6031      	str	r1, [r6, #0]
 8012d04:	07d9      	lsls	r1, r3, #31
 8012d06:	bf44      	itt	mi
 8012d08:	f043 0320 	orrmi.w	r3, r3, #32
 8012d0c:	6023      	strmi	r3, [r4, #0]
 8012d0e:	b11d      	cbz	r5, 8012d18 <_printf_i+0x19c>
 8012d10:	2310      	movs	r3, #16
 8012d12:	e7ad      	b.n	8012c70 <_printf_i+0xf4>
 8012d14:	4826      	ldr	r0, [pc, #152]	@ (8012db0 <_printf_i+0x234>)
 8012d16:	e7e9      	b.n	8012cec <_printf_i+0x170>
 8012d18:	6823      	ldr	r3, [r4, #0]
 8012d1a:	f023 0320 	bic.w	r3, r3, #32
 8012d1e:	6023      	str	r3, [r4, #0]
 8012d20:	e7f6      	b.n	8012d10 <_printf_i+0x194>
 8012d22:	4616      	mov	r6, r2
 8012d24:	e7bd      	b.n	8012ca2 <_printf_i+0x126>
 8012d26:	6833      	ldr	r3, [r6, #0]
 8012d28:	6825      	ldr	r5, [r4, #0]
 8012d2a:	6961      	ldr	r1, [r4, #20]
 8012d2c:	1d18      	adds	r0, r3, #4
 8012d2e:	6030      	str	r0, [r6, #0]
 8012d30:	062e      	lsls	r6, r5, #24
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	d501      	bpl.n	8012d3a <_printf_i+0x1be>
 8012d36:	6019      	str	r1, [r3, #0]
 8012d38:	e002      	b.n	8012d40 <_printf_i+0x1c4>
 8012d3a:	0668      	lsls	r0, r5, #25
 8012d3c:	d5fb      	bpl.n	8012d36 <_printf_i+0x1ba>
 8012d3e:	8019      	strh	r1, [r3, #0]
 8012d40:	2300      	movs	r3, #0
 8012d42:	6123      	str	r3, [r4, #16]
 8012d44:	4616      	mov	r6, r2
 8012d46:	e7bc      	b.n	8012cc2 <_printf_i+0x146>
 8012d48:	6833      	ldr	r3, [r6, #0]
 8012d4a:	1d1a      	adds	r2, r3, #4
 8012d4c:	6032      	str	r2, [r6, #0]
 8012d4e:	681e      	ldr	r6, [r3, #0]
 8012d50:	6862      	ldr	r2, [r4, #4]
 8012d52:	2100      	movs	r1, #0
 8012d54:	4630      	mov	r0, r6
 8012d56:	f7ed fa63 	bl	8000220 <memchr>
 8012d5a:	b108      	cbz	r0, 8012d60 <_printf_i+0x1e4>
 8012d5c:	1b80      	subs	r0, r0, r6
 8012d5e:	6060      	str	r0, [r4, #4]
 8012d60:	6863      	ldr	r3, [r4, #4]
 8012d62:	6123      	str	r3, [r4, #16]
 8012d64:	2300      	movs	r3, #0
 8012d66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012d6a:	e7aa      	b.n	8012cc2 <_printf_i+0x146>
 8012d6c:	6923      	ldr	r3, [r4, #16]
 8012d6e:	4632      	mov	r2, r6
 8012d70:	4649      	mov	r1, r9
 8012d72:	4640      	mov	r0, r8
 8012d74:	47d0      	blx	sl
 8012d76:	3001      	adds	r0, #1
 8012d78:	d0ad      	beq.n	8012cd6 <_printf_i+0x15a>
 8012d7a:	6823      	ldr	r3, [r4, #0]
 8012d7c:	079b      	lsls	r3, r3, #30
 8012d7e:	d413      	bmi.n	8012da8 <_printf_i+0x22c>
 8012d80:	68e0      	ldr	r0, [r4, #12]
 8012d82:	9b03      	ldr	r3, [sp, #12]
 8012d84:	4298      	cmp	r0, r3
 8012d86:	bfb8      	it	lt
 8012d88:	4618      	movlt	r0, r3
 8012d8a:	e7a6      	b.n	8012cda <_printf_i+0x15e>
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	4632      	mov	r2, r6
 8012d90:	4649      	mov	r1, r9
 8012d92:	4640      	mov	r0, r8
 8012d94:	47d0      	blx	sl
 8012d96:	3001      	adds	r0, #1
 8012d98:	d09d      	beq.n	8012cd6 <_printf_i+0x15a>
 8012d9a:	3501      	adds	r5, #1
 8012d9c:	68e3      	ldr	r3, [r4, #12]
 8012d9e:	9903      	ldr	r1, [sp, #12]
 8012da0:	1a5b      	subs	r3, r3, r1
 8012da2:	42ab      	cmp	r3, r5
 8012da4:	dcf2      	bgt.n	8012d8c <_printf_i+0x210>
 8012da6:	e7eb      	b.n	8012d80 <_printf_i+0x204>
 8012da8:	2500      	movs	r5, #0
 8012daa:	f104 0619 	add.w	r6, r4, #25
 8012dae:	e7f5      	b.n	8012d9c <_printf_i+0x220>
 8012db0:	08016f96 	.word	0x08016f96
 8012db4:	08016fa7 	.word	0x08016fa7

08012db8 <std>:
 8012db8:	2300      	movs	r3, #0
 8012dba:	b510      	push	{r4, lr}
 8012dbc:	4604      	mov	r4, r0
 8012dbe:	e9c0 3300 	strd	r3, r3, [r0]
 8012dc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012dc6:	6083      	str	r3, [r0, #8]
 8012dc8:	8181      	strh	r1, [r0, #12]
 8012dca:	6643      	str	r3, [r0, #100]	@ 0x64
 8012dcc:	81c2      	strh	r2, [r0, #14]
 8012dce:	6183      	str	r3, [r0, #24]
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	2208      	movs	r2, #8
 8012dd4:	305c      	adds	r0, #92	@ 0x5c
 8012dd6:	f000 f966 	bl	80130a6 <memset>
 8012dda:	4b0d      	ldr	r3, [pc, #52]	@ (8012e10 <std+0x58>)
 8012ddc:	6263      	str	r3, [r4, #36]	@ 0x24
 8012dde:	4b0d      	ldr	r3, [pc, #52]	@ (8012e14 <std+0x5c>)
 8012de0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012de2:	4b0d      	ldr	r3, [pc, #52]	@ (8012e18 <std+0x60>)
 8012de4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012de6:	4b0d      	ldr	r3, [pc, #52]	@ (8012e1c <std+0x64>)
 8012de8:	6323      	str	r3, [r4, #48]	@ 0x30
 8012dea:	4b0d      	ldr	r3, [pc, #52]	@ (8012e20 <std+0x68>)
 8012dec:	6224      	str	r4, [r4, #32]
 8012dee:	429c      	cmp	r4, r3
 8012df0:	d006      	beq.n	8012e00 <std+0x48>
 8012df2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012df6:	4294      	cmp	r4, r2
 8012df8:	d002      	beq.n	8012e00 <std+0x48>
 8012dfa:	33d0      	adds	r3, #208	@ 0xd0
 8012dfc:	429c      	cmp	r4, r3
 8012dfe:	d105      	bne.n	8012e0c <std+0x54>
 8012e00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e08:	f000 b9ca 	b.w	80131a0 <__retarget_lock_init_recursive>
 8012e0c:	bd10      	pop	{r4, pc}
 8012e0e:	bf00      	nop
 8012e10:	08012fed 	.word	0x08012fed
 8012e14:	0801300f 	.word	0x0801300f
 8012e18:	08013047 	.word	0x08013047
 8012e1c:	0801306b 	.word	0x0801306b
 8012e20:	20003610 	.word	0x20003610

08012e24 <stdio_exit_handler>:
 8012e24:	4a02      	ldr	r2, [pc, #8]	@ (8012e30 <stdio_exit_handler+0xc>)
 8012e26:	4903      	ldr	r1, [pc, #12]	@ (8012e34 <stdio_exit_handler+0x10>)
 8012e28:	4803      	ldr	r0, [pc, #12]	@ (8012e38 <stdio_exit_handler+0x14>)
 8012e2a:	f000 b869 	b.w	8012f00 <_fwalk_sglue>
 8012e2e:	bf00      	nop
 8012e30:	200001a0 	.word	0x200001a0
 8012e34:	08014b25 	.word	0x08014b25
 8012e38:	200001b0 	.word	0x200001b0

08012e3c <cleanup_stdio>:
 8012e3c:	6841      	ldr	r1, [r0, #4]
 8012e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8012e70 <cleanup_stdio+0x34>)
 8012e40:	4299      	cmp	r1, r3
 8012e42:	b510      	push	{r4, lr}
 8012e44:	4604      	mov	r4, r0
 8012e46:	d001      	beq.n	8012e4c <cleanup_stdio+0x10>
 8012e48:	f001 fe6c 	bl	8014b24 <_fflush_r>
 8012e4c:	68a1      	ldr	r1, [r4, #8]
 8012e4e:	4b09      	ldr	r3, [pc, #36]	@ (8012e74 <cleanup_stdio+0x38>)
 8012e50:	4299      	cmp	r1, r3
 8012e52:	d002      	beq.n	8012e5a <cleanup_stdio+0x1e>
 8012e54:	4620      	mov	r0, r4
 8012e56:	f001 fe65 	bl	8014b24 <_fflush_r>
 8012e5a:	68e1      	ldr	r1, [r4, #12]
 8012e5c:	4b06      	ldr	r3, [pc, #24]	@ (8012e78 <cleanup_stdio+0x3c>)
 8012e5e:	4299      	cmp	r1, r3
 8012e60:	d004      	beq.n	8012e6c <cleanup_stdio+0x30>
 8012e62:	4620      	mov	r0, r4
 8012e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e68:	f001 be5c 	b.w	8014b24 <_fflush_r>
 8012e6c:	bd10      	pop	{r4, pc}
 8012e6e:	bf00      	nop
 8012e70:	20003610 	.word	0x20003610
 8012e74:	20003678 	.word	0x20003678
 8012e78:	200036e0 	.word	0x200036e0

08012e7c <global_stdio_init.part.0>:
 8012e7c:	b510      	push	{r4, lr}
 8012e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8012eac <global_stdio_init.part.0+0x30>)
 8012e80:	4c0b      	ldr	r4, [pc, #44]	@ (8012eb0 <global_stdio_init.part.0+0x34>)
 8012e82:	4a0c      	ldr	r2, [pc, #48]	@ (8012eb4 <global_stdio_init.part.0+0x38>)
 8012e84:	601a      	str	r2, [r3, #0]
 8012e86:	4620      	mov	r0, r4
 8012e88:	2200      	movs	r2, #0
 8012e8a:	2104      	movs	r1, #4
 8012e8c:	f7ff ff94 	bl	8012db8 <std>
 8012e90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012e94:	2201      	movs	r2, #1
 8012e96:	2109      	movs	r1, #9
 8012e98:	f7ff ff8e 	bl	8012db8 <std>
 8012e9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012ea0:	2202      	movs	r2, #2
 8012ea2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ea6:	2112      	movs	r1, #18
 8012ea8:	f7ff bf86 	b.w	8012db8 <std>
 8012eac:	20003748 	.word	0x20003748
 8012eb0:	20003610 	.word	0x20003610
 8012eb4:	08012e25 	.word	0x08012e25

08012eb8 <__sfp_lock_acquire>:
 8012eb8:	4801      	ldr	r0, [pc, #4]	@ (8012ec0 <__sfp_lock_acquire+0x8>)
 8012eba:	f000 b972 	b.w	80131a2 <__retarget_lock_acquire_recursive>
 8012ebe:	bf00      	nop
 8012ec0:	20003751 	.word	0x20003751

08012ec4 <__sfp_lock_release>:
 8012ec4:	4801      	ldr	r0, [pc, #4]	@ (8012ecc <__sfp_lock_release+0x8>)
 8012ec6:	f000 b96d 	b.w	80131a4 <__retarget_lock_release_recursive>
 8012eca:	bf00      	nop
 8012ecc:	20003751 	.word	0x20003751

08012ed0 <__sinit>:
 8012ed0:	b510      	push	{r4, lr}
 8012ed2:	4604      	mov	r4, r0
 8012ed4:	f7ff fff0 	bl	8012eb8 <__sfp_lock_acquire>
 8012ed8:	6a23      	ldr	r3, [r4, #32]
 8012eda:	b11b      	cbz	r3, 8012ee4 <__sinit+0x14>
 8012edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ee0:	f7ff bff0 	b.w	8012ec4 <__sfp_lock_release>
 8012ee4:	4b04      	ldr	r3, [pc, #16]	@ (8012ef8 <__sinit+0x28>)
 8012ee6:	6223      	str	r3, [r4, #32]
 8012ee8:	4b04      	ldr	r3, [pc, #16]	@ (8012efc <__sinit+0x2c>)
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d1f5      	bne.n	8012edc <__sinit+0xc>
 8012ef0:	f7ff ffc4 	bl	8012e7c <global_stdio_init.part.0>
 8012ef4:	e7f2      	b.n	8012edc <__sinit+0xc>
 8012ef6:	bf00      	nop
 8012ef8:	08012e3d 	.word	0x08012e3d
 8012efc:	20003748 	.word	0x20003748

08012f00 <_fwalk_sglue>:
 8012f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f04:	4607      	mov	r7, r0
 8012f06:	4688      	mov	r8, r1
 8012f08:	4614      	mov	r4, r2
 8012f0a:	2600      	movs	r6, #0
 8012f0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012f10:	f1b9 0901 	subs.w	r9, r9, #1
 8012f14:	d505      	bpl.n	8012f22 <_fwalk_sglue+0x22>
 8012f16:	6824      	ldr	r4, [r4, #0]
 8012f18:	2c00      	cmp	r4, #0
 8012f1a:	d1f7      	bne.n	8012f0c <_fwalk_sglue+0xc>
 8012f1c:	4630      	mov	r0, r6
 8012f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f22:	89ab      	ldrh	r3, [r5, #12]
 8012f24:	2b01      	cmp	r3, #1
 8012f26:	d907      	bls.n	8012f38 <_fwalk_sglue+0x38>
 8012f28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012f2c:	3301      	adds	r3, #1
 8012f2e:	d003      	beq.n	8012f38 <_fwalk_sglue+0x38>
 8012f30:	4629      	mov	r1, r5
 8012f32:	4638      	mov	r0, r7
 8012f34:	47c0      	blx	r8
 8012f36:	4306      	orrs	r6, r0
 8012f38:	3568      	adds	r5, #104	@ 0x68
 8012f3a:	e7e9      	b.n	8012f10 <_fwalk_sglue+0x10>

08012f3c <sniprintf>:
 8012f3c:	b40c      	push	{r2, r3}
 8012f3e:	b530      	push	{r4, r5, lr}
 8012f40:	4b18      	ldr	r3, [pc, #96]	@ (8012fa4 <sniprintf+0x68>)
 8012f42:	1e0c      	subs	r4, r1, #0
 8012f44:	681d      	ldr	r5, [r3, #0]
 8012f46:	b09d      	sub	sp, #116	@ 0x74
 8012f48:	da08      	bge.n	8012f5c <sniprintf+0x20>
 8012f4a:	238b      	movs	r3, #139	@ 0x8b
 8012f4c:	602b      	str	r3, [r5, #0]
 8012f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8012f52:	b01d      	add	sp, #116	@ 0x74
 8012f54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012f58:	b002      	add	sp, #8
 8012f5a:	4770      	bx	lr
 8012f5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012f60:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012f64:	f04f 0300 	mov.w	r3, #0
 8012f68:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012f6a:	bf14      	ite	ne
 8012f6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012f70:	4623      	moveq	r3, r4
 8012f72:	9304      	str	r3, [sp, #16]
 8012f74:	9307      	str	r3, [sp, #28]
 8012f76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012f7a:	9002      	str	r0, [sp, #8]
 8012f7c:	9006      	str	r0, [sp, #24]
 8012f7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012f82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012f84:	ab21      	add	r3, sp, #132	@ 0x84
 8012f86:	a902      	add	r1, sp, #8
 8012f88:	4628      	mov	r0, r5
 8012f8a:	9301      	str	r3, [sp, #4]
 8012f8c:	f001 fc4a 	bl	8014824 <_svfiprintf_r>
 8012f90:	1c43      	adds	r3, r0, #1
 8012f92:	bfbc      	itt	lt
 8012f94:	238b      	movlt	r3, #139	@ 0x8b
 8012f96:	602b      	strlt	r3, [r5, #0]
 8012f98:	2c00      	cmp	r4, #0
 8012f9a:	d0da      	beq.n	8012f52 <sniprintf+0x16>
 8012f9c:	9b02      	ldr	r3, [sp, #8]
 8012f9e:	2200      	movs	r2, #0
 8012fa0:	701a      	strb	r2, [r3, #0]
 8012fa2:	e7d6      	b.n	8012f52 <sniprintf+0x16>
 8012fa4:	200001ac 	.word	0x200001ac

08012fa8 <siprintf>:
 8012fa8:	b40e      	push	{r1, r2, r3}
 8012faa:	b510      	push	{r4, lr}
 8012fac:	b09d      	sub	sp, #116	@ 0x74
 8012fae:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012fb0:	9002      	str	r0, [sp, #8]
 8012fb2:	9006      	str	r0, [sp, #24]
 8012fb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012fb8:	480a      	ldr	r0, [pc, #40]	@ (8012fe4 <siprintf+0x3c>)
 8012fba:	9107      	str	r1, [sp, #28]
 8012fbc:	9104      	str	r1, [sp, #16]
 8012fbe:	490a      	ldr	r1, [pc, #40]	@ (8012fe8 <siprintf+0x40>)
 8012fc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fc4:	9105      	str	r1, [sp, #20]
 8012fc6:	2400      	movs	r4, #0
 8012fc8:	a902      	add	r1, sp, #8
 8012fca:	6800      	ldr	r0, [r0, #0]
 8012fcc:	9301      	str	r3, [sp, #4]
 8012fce:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012fd0:	f001 fc28 	bl	8014824 <_svfiprintf_r>
 8012fd4:	9b02      	ldr	r3, [sp, #8]
 8012fd6:	701c      	strb	r4, [r3, #0]
 8012fd8:	b01d      	add	sp, #116	@ 0x74
 8012fda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fde:	b003      	add	sp, #12
 8012fe0:	4770      	bx	lr
 8012fe2:	bf00      	nop
 8012fe4:	200001ac 	.word	0x200001ac
 8012fe8:	ffff0208 	.word	0xffff0208

08012fec <__sread>:
 8012fec:	b510      	push	{r4, lr}
 8012fee:	460c      	mov	r4, r1
 8012ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ff4:	f000 f886 	bl	8013104 <_read_r>
 8012ff8:	2800      	cmp	r0, #0
 8012ffa:	bfab      	itete	ge
 8012ffc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012ffe:	89a3      	ldrhlt	r3, [r4, #12]
 8013000:	181b      	addge	r3, r3, r0
 8013002:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013006:	bfac      	ite	ge
 8013008:	6563      	strge	r3, [r4, #84]	@ 0x54
 801300a:	81a3      	strhlt	r3, [r4, #12]
 801300c:	bd10      	pop	{r4, pc}

0801300e <__swrite>:
 801300e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013012:	461f      	mov	r7, r3
 8013014:	898b      	ldrh	r3, [r1, #12]
 8013016:	05db      	lsls	r3, r3, #23
 8013018:	4605      	mov	r5, r0
 801301a:	460c      	mov	r4, r1
 801301c:	4616      	mov	r6, r2
 801301e:	d505      	bpl.n	801302c <__swrite+0x1e>
 8013020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013024:	2302      	movs	r3, #2
 8013026:	2200      	movs	r2, #0
 8013028:	f000 f85a 	bl	80130e0 <_lseek_r>
 801302c:	89a3      	ldrh	r3, [r4, #12]
 801302e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013032:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013036:	81a3      	strh	r3, [r4, #12]
 8013038:	4632      	mov	r2, r6
 801303a:	463b      	mov	r3, r7
 801303c:	4628      	mov	r0, r5
 801303e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013042:	f000 b871 	b.w	8013128 <_write_r>

08013046 <__sseek>:
 8013046:	b510      	push	{r4, lr}
 8013048:	460c      	mov	r4, r1
 801304a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801304e:	f000 f847 	bl	80130e0 <_lseek_r>
 8013052:	1c43      	adds	r3, r0, #1
 8013054:	89a3      	ldrh	r3, [r4, #12]
 8013056:	bf15      	itete	ne
 8013058:	6560      	strne	r0, [r4, #84]	@ 0x54
 801305a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801305e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013062:	81a3      	strheq	r3, [r4, #12]
 8013064:	bf18      	it	ne
 8013066:	81a3      	strhne	r3, [r4, #12]
 8013068:	bd10      	pop	{r4, pc}

0801306a <__sclose>:
 801306a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801306e:	f000 b827 	b.w	80130c0 <_close_r>

08013072 <memmove>:
 8013072:	4288      	cmp	r0, r1
 8013074:	b510      	push	{r4, lr}
 8013076:	eb01 0402 	add.w	r4, r1, r2
 801307a:	d902      	bls.n	8013082 <memmove+0x10>
 801307c:	4284      	cmp	r4, r0
 801307e:	4623      	mov	r3, r4
 8013080:	d807      	bhi.n	8013092 <memmove+0x20>
 8013082:	1e43      	subs	r3, r0, #1
 8013084:	42a1      	cmp	r1, r4
 8013086:	d008      	beq.n	801309a <memmove+0x28>
 8013088:	f811 2b01 	ldrb.w	r2, [r1], #1
 801308c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013090:	e7f8      	b.n	8013084 <memmove+0x12>
 8013092:	4402      	add	r2, r0
 8013094:	4601      	mov	r1, r0
 8013096:	428a      	cmp	r2, r1
 8013098:	d100      	bne.n	801309c <memmove+0x2a>
 801309a:	bd10      	pop	{r4, pc}
 801309c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80130a0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80130a4:	e7f7      	b.n	8013096 <memmove+0x24>

080130a6 <memset>:
 80130a6:	4402      	add	r2, r0
 80130a8:	4603      	mov	r3, r0
 80130aa:	4293      	cmp	r3, r2
 80130ac:	d100      	bne.n	80130b0 <memset+0xa>
 80130ae:	4770      	bx	lr
 80130b0:	f803 1b01 	strb.w	r1, [r3], #1
 80130b4:	e7f9      	b.n	80130aa <memset+0x4>
	...

080130b8 <_localeconv_r>:
 80130b8:	4800      	ldr	r0, [pc, #0]	@ (80130bc <_localeconv_r+0x4>)
 80130ba:	4770      	bx	lr
 80130bc:	200002ec 	.word	0x200002ec

080130c0 <_close_r>:
 80130c0:	b538      	push	{r3, r4, r5, lr}
 80130c2:	4d06      	ldr	r5, [pc, #24]	@ (80130dc <_close_r+0x1c>)
 80130c4:	2300      	movs	r3, #0
 80130c6:	4604      	mov	r4, r0
 80130c8:	4608      	mov	r0, r1
 80130ca:	602b      	str	r3, [r5, #0]
 80130cc:	f7f0 ff2e 	bl	8003f2c <_close>
 80130d0:	1c43      	adds	r3, r0, #1
 80130d2:	d102      	bne.n	80130da <_close_r+0x1a>
 80130d4:	682b      	ldr	r3, [r5, #0]
 80130d6:	b103      	cbz	r3, 80130da <_close_r+0x1a>
 80130d8:	6023      	str	r3, [r4, #0]
 80130da:	bd38      	pop	{r3, r4, r5, pc}
 80130dc:	2000374c 	.word	0x2000374c

080130e0 <_lseek_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	4d07      	ldr	r5, [pc, #28]	@ (8013100 <_lseek_r+0x20>)
 80130e4:	4604      	mov	r4, r0
 80130e6:	4608      	mov	r0, r1
 80130e8:	4611      	mov	r1, r2
 80130ea:	2200      	movs	r2, #0
 80130ec:	602a      	str	r2, [r5, #0]
 80130ee:	461a      	mov	r2, r3
 80130f0:	f7f0 ff43 	bl	8003f7a <_lseek>
 80130f4:	1c43      	adds	r3, r0, #1
 80130f6:	d102      	bne.n	80130fe <_lseek_r+0x1e>
 80130f8:	682b      	ldr	r3, [r5, #0]
 80130fa:	b103      	cbz	r3, 80130fe <_lseek_r+0x1e>
 80130fc:	6023      	str	r3, [r4, #0]
 80130fe:	bd38      	pop	{r3, r4, r5, pc}
 8013100:	2000374c 	.word	0x2000374c

08013104 <_read_r>:
 8013104:	b538      	push	{r3, r4, r5, lr}
 8013106:	4d07      	ldr	r5, [pc, #28]	@ (8013124 <_read_r+0x20>)
 8013108:	4604      	mov	r4, r0
 801310a:	4608      	mov	r0, r1
 801310c:	4611      	mov	r1, r2
 801310e:	2200      	movs	r2, #0
 8013110:	602a      	str	r2, [r5, #0]
 8013112:	461a      	mov	r2, r3
 8013114:	f7f0 fed1 	bl	8003eba <_read>
 8013118:	1c43      	adds	r3, r0, #1
 801311a:	d102      	bne.n	8013122 <_read_r+0x1e>
 801311c:	682b      	ldr	r3, [r5, #0]
 801311e:	b103      	cbz	r3, 8013122 <_read_r+0x1e>
 8013120:	6023      	str	r3, [r4, #0]
 8013122:	bd38      	pop	{r3, r4, r5, pc}
 8013124:	2000374c 	.word	0x2000374c

08013128 <_write_r>:
 8013128:	b538      	push	{r3, r4, r5, lr}
 801312a:	4d07      	ldr	r5, [pc, #28]	@ (8013148 <_write_r+0x20>)
 801312c:	4604      	mov	r4, r0
 801312e:	4608      	mov	r0, r1
 8013130:	4611      	mov	r1, r2
 8013132:	2200      	movs	r2, #0
 8013134:	602a      	str	r2, [r5, #0]
 8013136:	461a      	mov	r2, r3
 8013138:	f7f0 fedc 	bl	8003ef4 <_write>
 801313c:	1c43      	adds	r3, r0, #1
 801313e:	d102      	bne.n	8013146 <_write_r+0x1e>
 8013140:	682b      	ldr	r3, [r5, #0]
 8013142:	b103      	cbz	r3, 8013146 <_write_r+0x1e>
 8013144:	6023      	str	r3, [r4, #0]
 8013146:	bd38      	pop	{r3, r4, r5, pc}
 8013148:	2000374c 	.word	0x2000374c

0801314c <__errno>:
 801314c:	4b01      	ldr	r3, [pc, #4]	@ (8013154 <__errno+0x8>)
 801314e:	6818      	ldr	r0, [r3, #0]
 8013150:	4770      	bx	lr
 8013152:	bf00      	nop
 8013154:	200001ac 	.word	0x200001ac

08013158 <__libc_init_array>:
 8013158:	b570      	push	{r4, r5, r6, lr}
 801315a:	4d0d      	ldr	r5, [pc, #52]	@ (8013190 <__libc_init_array+0x38>)
 801315c:	4c0d      	ldr	r4, [pc, #52]	@ (8013194 <__libc_init_array+0x3c>)
 801315e:	1b64      	subs	r4, r4, r5
 8013160:	10a4      	asrs	r4, r4, #2
 8013162:	2600      	movs	r6, #0
 8013164:	42a6      	cmp	r6, r4
 8013166:	d109      	bne.n	801317c <__libc_init_array+0x24>
 8013168:	4d0b      	ldr	r5, [pc, #44]	@ (8013198 <__libc_init_array+0x40>)
 801316a:	4c0c      	ldr	r4, [pc, #48]	@ (801319c <__libc_init_array+0x44>)
 801316c:	f002 f850 	bl	8015210 <_init>
 8013170:	1b64      	subs	r4, r4, r5
 8013172:	10a4      	asrs	r4, r4, #2
 8013174:	2600      	movs	r6, #0
 8013176:	42a6      	cmp	r6, r4
 8013178:	d105      	bne.n	8013186 <__libc_init_array+0x2e>
 801317a:	bd70      	pop	{r4, r5, r6, pc}
 801317c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013180:	4798      	blx	r3
 8013182:	3601      	adds	r6, #1
 8013184:	e7ee      	b.n	8013164 <__libc_init_array+0xc>
 8013186:	f855 3b04 	ldr.w	r3, [r5], #4
 801318a:	4798      	blx	r3
 801318c:	3601      	adds	r6, #1
 801318e:	e7f2      	b.n	8013176 <__libc_init_array+0x1e>
 8013190:	08017304 	.word	0x08017304
 8013194:	08017304 	.word	0x08017304
 8013198:	08017304 	.word	0x08017304
 801319c:	08017308 	.word	0x08017308

080131a0 <__retarget_lock_init_recursive>:
 80131a0:	4770      	bx	lr

080131a2 <__retarget_lock_acquire_recursive>:
 80131a2:	4770      	bx	lr

080131a4 <__retarget_lock_release_recursive>:
 80131a4:	4770      	bx	lr

080131a6 <memcpy>:
 80131a6:	440a      	add	r2, r1
 80131a8:	4291      	cmp	r1, r2
 80131aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80131ae:	d100      	bne.n	80131b2 <memcpy+0xc>
 80131b0:	4770      	bx	lr
 80131b2:	b510      	push	{r4, lr}
 80131b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80131b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80131bc:	4291      	cmp	r1, r2
 80131be:	d1f9      	bne.n	80131b4 <memcpy+0xe>
 80131c0:	bd10      	pop	{r4, pc}

080131c2 <quorem>:
 80131c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131c6:	6903      	ldr	r3, [r0, #16]
 80131c8:	690c      	ldr	r4, [r1, #16]
 80131ca:	42a3      	cmp	r3, r4
 80131cc:	4607      	mov	r7, r0
 80131ce:	db7e      	blt.n	80132ce <quorem+0x10c>
 80131d0:	3c01      	subs	r4, #1
 80131d2:	f101 0814 	add.w	r8, r1, #20
 80131d6:	00a3      	lsls	r3, r4, #2
 80131d8:	f100 0514 	add.w	r5, r0, #20
 80131dc:	9300      	str	r3, [sp, #0]
 80131de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80131e2:	9301      	str	r3, [sp, #4]
 80131e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80131e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80131ec:	3301      	adds	r3, #1
 80131ee:	429a      	cmp	r2, r3
 80131f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80131f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80131f8:	d32e      	bcc.n	8013258 <quorem+0x96>
 80131fa:	f04f 0a00 	mov.w	sl, #0
 80131fe:	46c4      	mov	ip, r8
 8013200:	46ae      	mov	lr, r5
 8013202:	46d3      	mov	fp, sl
 8013204:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013208:	b298      	uxth	r0, r3
 801320a:	fb06 a000 	mla	r0, r6, r0, sl
 801320e:	0c02      	lsrs	r2, r0, #16
 8013210:	0c1b      	lsrs	r3, r3, #16
 8013212:	fb06 2303 	mla	r3, r6, r3, r2
 8013216:	f8de 2000 	ldr.w	r2, [lr]
 801321a:	b280      	uxth	r0, r0
 801321c:	b292      	uxth	r2, r2
 801321e:	1a12      	subs	r2, r2, r0
 8013220:	445a      	add	r2, fp
 8013222:	f8de 0000 	ldr.w	r0, [lr]
 8013226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801322a:	b29b      	uxth	r3, r3
 801322c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013230:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013234:	b292      	uxth	r2, r2
 8013236:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801323a:	45e1      	cmp	r9, ip
 801323c:	f84e 2b04 	str.w	r2, [lr], #4
 8013240:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013244:	d2de      	bcs.n	8013204 <quorem+0x42>
 8013246:	9b00      	ldr	r3, [sp, #0]
 8013248:	58eb      	ldr	r3, [r5, r3]
 801324a:	b92b      	cbnz	r3, 8013258 <quorem+0x96>
 801324c:	9b01      	ldr	r3, [sp, #4]
 801324e:	3b04      	subs	r3, #4
 8013250:	429d      	cmp	r5, r3
 8013252:	461a      	mov	r2, r3
 8013254:	d32f      	bcc.n	80132b6 <quorem+0xf4>
 8013256:	613c      	str	r4, [r7, #16]
 8013258:	4638      	mov	r0, r7
 801325a:	f001 f97f 	bl	801455c <__mcmp>
 801325e:	2800      	cmp	r0, #0
 8013260:	db25      	blt.n	80132ae <quorem+0xec>
 8013262:	4629      	mov	r1, r5
 8013264:	2000      	movs	r0, #0
 8013266:	f858 2b04 	ldr.w	r2, [r8], #4
 801326a:	f8d1 c000 	ldr.w	ip, [r1]
 801326e:	fa1f fe82 	uxth.w	lr, r2
 8013272:	fa1f f38c 	uxth.w	r3, ip
 8013276:	eba3 030e 	sub.w	r3, r3, lr
 801327a:	4403      	add	r3, r0
 801327c:	0c12      	lsrs	r2, r2, #16
 801327e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013282:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013286:	b29b      	uxth	r3, r3
 8013288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801328c:	45c1      	cmp	r9, r8
 801328e:	f841 3b04 	str.w	r3, [r1], #4
 8013292:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013296:	d2e6      	bcs.n	8013266 <quorem+0xa4>
 8013298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801329c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80132a0:	b922      	cbnz	r2, 80132ac <quorem+0xea>
 80132a2:	3b04      	subs	r3, #4
 80132a4:	429d      	cmp	r5, r3
 80132a6:	461a      	mov	r2, r3
 80132a8:	d30b      	bcc.n	80132c2 <quorem+0x100>
 80132aa:	613c      	str	r4, [r7, #16]
 80132ac:	3601      	adds	r6, #1
 80132ae:	4630      	mov	r0, r6
 80132b0:	b003      	add	sp, #12
 80132b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132b6:	6812      	ldr	r2, [r2, #0]
 80132b8:	3b04      	subs	r3, #4
 80132ba:	2a00      	cmp	r2, #0
 80132bc:	d1cb      	bne.n	8013256 <quorem+0x94>
 80132be:	3c01      	subs	r4, #1
 80132c0:	e7c6      	b.n	8013250 <quorem+0x8e>
 80132c2:	6812      	ldr	r2, [r2, #0]
 80132c4:	3b04      	subs	r3, #4
 80132c6:	2a00      	cmp	r2, #0
 80132c8:	d1ef      	bne.n	80132aa <quorem+0xe8>
 80132ca:	3c01      	subs	r4, #1
 80132cc:	e7ea      	b.n	80132a4 <quorem+0xe2>
 80132ce:	2000      	movs	r0, #0
 80132d0:	e7ee      	b.n	80132b0 <quorem+0xee>
 80132d2:	0000      	movs	r0, r0
 80132d4:	0000      	movs	r0, r0
	...

080132d8 <_dtoa_r>:
 80132d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132dc:	69c7      	ldr	r7, [r0, #28]
 80132de:	b097      	sub	sp, #92	@ 0x5c
 80132e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80132e4:	ec55 4b10 	vmov	r4, r5, d0
 80132e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80132ea:	9107      	str	r1, [sp, #28]
 80132ec:	4681      	mov	r9, r0
 80132ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80132f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80132f2:	b97f      	cbnz	r7, 8013314 <_dtoa_r+0x3c>
 80132f4:	2010      	movs	r0, #16
 80132f6:	f000 fe09 	bl	8013f0c <malloc>
 80132fa:	4602      	mov	r2, r0
 80132fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8013300:	b920      	cbnz	r0, 801330c <_dtoa_r+0x34>
 8013302:	4ba9      	ldr	r3, [pc, #676]	@ (80135a8 <_dtoa_r+0x2d0>)
 8013304:	21ef      	movs	r1, #239	@ 0xef
 8013306:	48a9      	ldr	r0, [pc, #676]	@ (80135ac <_dtoa_r+0x2d4>)
 8013308:	f001 fc44 	bl	8014b94 <__assert_func>
 801330c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013310:	6007      	str	r7, [r0, #0]
 8013312:	60c7      	str	r7, [r0, #12]
 8013314:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013318:	6819      	ldr	r1, [r3, #0]
 801331a:	b159      	cbz	r1, 8013334 <_dtoa_r+0x5c>
 801331c:	685a      	ldr	r2, [r3, #4]
 801331e:	604a      	str	r2, [r1, #4]
 8013320:	2301      	movs	r3, #1
 8013322:	4093      	lsls	r3, r2
 8013324:	608b      	str	r3, [r1, #8]
 8013326:	4648      	mov	r0, r9
 8013328:	f000 fee6 	bl	80140f8 <_Bfree>
 801332c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013330:	2200      	movs	r2, #0
 8013332:	601a      	str	r2, [r3, #0]
 8013334:	1e2b      	subs	r3, r5, #0
 8013336:	bfb9      	ittee	lt
 8013338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801333c:	9305      	strlt	r3, [sp, #20]
 801333e:	2300      	movge	r3, #0
 8013340:	6033      	strge	r3, [r6, #0]
 8013342:	9f05      	ldr	r7, [sp, #20]
 8013344:	4b9a      	ldr	r3, [pc, #616]	@ (80135b0 <_dtoa_r+0x2d8>)
 8013346:	bfbc      	itt	lt
 8013348:	2201      	movlt	r2, #1
 801334a:	6032      	strlt	r2, [r6, #0]
 801334c:	43bb      	bics	r3, r7
 801334e:	d112      	bne.n	8013376 <_dtoa_r+0x9e>
 8013350:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013352:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013356:	6013      	str	r3, [r2, #0]
 8013358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801335c:	4323      	orrs	r3, r4
 801335e:	f000 855a 	beq.w	8013e16 <_dtoa_r+0xb3e>
 8013362:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013364:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80135c4 <_dtoa_r+0x2ec>
 8013368:	2b00      	cmp	r3, #0
 801336a:	f000 855c 	beq.w	8013e26 <_dtoa_r+0xb4e>
 801336e:	f10a 0303 	add.w	r3, sl, #3
 8013372:	f000 bd56 	b.w	8013e22 <_dtoa_r+0xb4a>
 8013376:	ed9d 7b04 	vldr	d7, [sp, #16]
 801337a:	2200      	movs	r2, #0
 801337c:	ec51 0b17 	vmov	r0, r1, d7
 8013380:	2300      	movs	r3, #0
 8013382:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013386:	f7ed fbc7 	bl	8000b18 <__aeabi_dcmpeq>
 801338a:	4680      	mov	r8, r0
 801338c:	b158      	cbz	r0, 80133a6 <_dtoa_r+0xce>
 801338e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013390:	2301      	movs	r3, #1
 8013392:	6013      	str	r3, [r2, #0]
 8013394:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013396:	b113      	cbz	r3, 801339e <_dtoa_r+0xc6>
 8013398:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801339a:	4b86      	ldr	r3, [pc, #536]	@ (80135b4 <_dtoa_r+0x2dc>)
 801339c:	6013      	str	r3, [r2, #0]
 801339e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80135c8 <_dtoa_r+0x2f0>
 80133a2:	f000 bd40 	b.w	8013e26 <_dtoa_r+0xb4e>
 80133a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80133aa:	aa14      	add	r2, sp, #80	@ 0x50
 80133ac:	a915      	add	r1, sp, #84	@ 0x54
 80133ae:	4648      	mov	r0, r9
 80133b0:	f001 f984 	bl	80146bc <__d2b>
 80133b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80133b8:	9002      	str	r0, [sp, #8]
 80133ba:	2e00      	cmp	r6, #0
 80133bc:	d078      	beq.n	80134b0 <_dtoa_r+0x1d8>
 80133be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80133c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80133c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80133cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80133d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80133d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80133d8:	4619      	mov	r1, r3
 80133da:	2200      	movs	r2, #0
 80133dc:	4b76      	ldr	r3, [pc, #472]	@ (80135b8 <_dtoa_r+0x2e0>)
 80133de:	f7ec ff7b 	bl	80002d8 <__aeabi_dsub>
 80133e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8013590 <_dtoa_r+0x2b8>)
 80133e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133e8:	f7ed f92e 	bl	8000648 <__aeabi_dmul>
 80133ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8013598 <_dtoa_r+0x2c0>)
 80133ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133f2:	f7ec ff73 	bl	80002dc <__adddf3>
 80133f6:	4604      	mov	r4, r0
 80133f8:	4630      	mov	r0, r6
 80133fa:	460d      	mov	r5, r1
 80133fc:	f7ed f8ba 	bl	8000574 <__aeabi_i2d>
 8013400:	a367      	add	r3, pc, #412	@ (adr r3, 80135a0 <_dtoa_r+0x2c8>)
 8013402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013406:	f7ed f91f 	bl	8000648 <__aeabi_dmul>
 801340a:	4602      	mov	r2, r0
 801340c:	460b      	mov	r3, r1
 801340e:	4620      	mov	r0, r4
 8013410:	4629      	mov	r1, r5
 8013412:	f7ec ff63 	bl	80002dc <__adddf3>
 8013416:	4604      	mov	r4, r0
 8013418:	460d      	mov	r5, r1
 801341a:	f7ed fbc5 	bl	8000ba8 <__aeabi_d2iz>
 801341e:	2200      	movs	r2, #0
 8013420:	4607      	mov	r7, r0
 8013422:	2300      	movs	r3, #0
 8013424:	4620      	mov	r0, r4
 8013426:	4629      	mov	r1, r5
 8013428:	f7ed fb80 	bl	8000b2c <__aeabi_dcmplt>
 801342c:	b140      	cbz	r0, 8013440 <_dtoa_r+0x168>
 801342e:	4638      	mov	r0, r7
 8013430:	f7ed f8a0 	bl	8000574 <__aeabi_i2d>
 8013434:	4622      	mov	r2, r4
 8013436:	462b      	mov	r3, r5
 8013438:	f7ed fb6e 	bl	8000b18 <__aeabi_dcmpeq>
 801343c:	b900      	cbnz	r0, 8013440 <_dtoa_r+0x168>
 801343e:	3f01      	subs	r7, #1
 8013440:	2f16      	cmp	r7, #22
 8013442:	d852      	bhi.n	80134ea <_dtoa_r+0x212>
 8013444:	4b5d      	ldr	r3, [pc, #372]	@ (80135bc <_dtoa_r+0x2e4>)
 8013446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801344e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013452:	f7ed fb6b 	bl	8000b2c <__aeabi_dcmplt>
 8013456:	2800      	cmp	r0, #0
 8013458:	d049      	beq.n	80134ee <_dtoa_r+0x216>
 801345a:	3f01      	subs	r7, #1
 801345c:	2300      	movs	r3, #0
 801345e:	9310      	str	r3, [sp, #64]	@ 0x40
 8013460:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013462:	1b9b      	subs	r3, r3, r6
 8013464:	1e5a      	subs	r2, r3, #1
 8013466:	bf45      	ittet	mi
 8013468:	f1c3 0301 	rsbmi	r3, r3, #1
 801346c:	9300      	strmi	r3, [sp, #0]
 801346e:	2300      	movpl	r3, #0
 8013470:	2300      	movmi	r3, #0
 8013472:	9206      	str	r2, [sp, #24]
 8013474:	bf54      	ite	pl
 8013476:	9300      	strpl	r3, [sp, #0]
 8013478:	9306      	strmi	r3, [sp, #24]
 801347a:	2f00      	cmp	r7, #0
 801347c:	db39      	blt.n	80134f2 <_dtoa_r+0x21a>
 801347e:	9b06      	ldr	r3, [sp, #24]
 8013480:	970d      	str	r7, [sp, #52]	@ 0x34
 8013482:	443b      	add	r3, r7
 8013484:	9306      	str	r3, [sp, #24]
 8013486:	2300      	movs	r3, #0
 8013488:	9308      	str	r3, [sp, #32]
 801348a:	9b07      	ldr	r3, [sp, #28]
 801348c:	2b09      	cmp	r3, #9
 801348e:	d863      	bhi.n	8013558 <_dtoa_r+0x280>
 8013490:	2b05      	cmp	r3, #5
 8013492:	bfc4      	itt	gt
 8013494:	3b04      	subgt	r3, #4
 8013496:	9307      	strgt	r3, [sp, #28]
 8013498:	9b07      	ldr	r3, [sp, #28]
 801349a:	f1a3 0302 	sub.w	r3, r3, #2
 801349e:	bfcc      	ite	gt
 80134a0:	2400      	movgt	r4, #0
 80134a2:	2401      	movle	r4, #1
 80134a4:	2b03      	cmp	r3, #3
 80134a6:	d863      	bhi.n	8013570 <_dtoa_r+0x298>
 80134a8:	e8df f003 	tbb	[pc, r3]
 80134ac:	2b375452 	.word	0x2b375452
 80134b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80134b4:	441e      	add	r6, r3
 80134b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80134ba:	2b20      	cmp	r3, #32
 80134bc:	bfc1      	itttt	gt
 80134be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80134c2:	409f      	lslgt	r7, r3
 80134c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80134c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80134cc:	bfd6      	itet	le
 80134ce:	f1c3 0320 	rsble	r3, r3, #32
 80134d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80134d6:	fa04 f003 	lslle.w	r0, r4, r3
 80134da:	f7ed f83b 	bl	8000554 <__aeabi_ui2d>
 80134de:	2201      	movs	r2, #1
 80134e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80134e4:	3e01      	subs	r6, #1
 80134e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80134e8:	e776      	b.n	80133d8 <_dtoa_r+0x100>
 80134ea:	2301      	movs	r3, #1
 80134ec:	e7b7      	b.n	801345e <_dtoa_r+0x186>
 80134ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80134f0:	e7b6      	b.n	8013460 <_dtoa_r+0x188>
 80134f2:	9b00      	ldr	r3, [sp, #0]
 80134f4:	1bdb      	subs	r3, r3, r7
 80134f6:	9300      	str	r3, [sp, #0]
 80134f8:	427b      	negs	r3, r7
 80134fa:	9308      	str	r3, [sp, #32]
 80134fc:	2300      	movs	r3, #0
 80134fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8013500:	e7c3      	b.n	801348a <_dtoa_r+0x1b2>
 8013502:	2301      	movs	r3, #1
 8013504:	9309      	str	r3, [sp, #36]	@ 0x24
 8013506:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013508:	eb07 0b03 	add.w	fp, r7, r3
 801350c:	f10b 0301 	add.w	r3, fp, #1
 8013510:	2b01      	cmp	r3, #1
 8013512:	9303      	str	r3, [sp, #12]
 8013514:	bfb8      	it	lt
 8013516:	2301      	movlt	r3, #1
 8013518:	e006      	b.n	8013528 <_dtoa_r+0x250>
 801351a:	2301      	movs	r3, #1
 801351c:	9309      	str	r3, [sp, #36]	@ 0x24
 801351e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013520:	2b00      	cmp	r3, #0
 8013522:	dd28      	ble.n	8013576 <_dtoa_r+0x29e>
 8013524:	469b      	mov	fp, r3
 8013526:	9303      	str	r3, [sp, #12]
 8013528:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801352c:	2100      	movs	r1, #0
 801352e:	2204      	movs	r2, #4
 8013530:	f102 0514 	add.w	r5, r2, #20
 8013534:	429d      	cmp	r5, r3
 8013536:	d926      	bls.n	8013586 <_dtoa_r+0x2ae>
 8013538:	6041      	str	r1, [r0, #4]
 801353a:	4648      	mov	r0, r9
 801353c:	f000 fd9c 	bl	8014078 <_Balloc>
 8013540:	4682      	mov	sl, r0
 8013542:	2800      	cmp	r0, #0
 8013544:	d142      	bne.n	80135cc <_dtoa_r+0x2f4>
 8013546:	4b1e      	ldr	r3, [pc, #120]	@ (80135c0 <_dtoa_r+0x2e8>)
 8013548:	4602      	mov	r2, r0
 801354a:	f240 11af 	movw	r1, #431	@ 0x1af
 801354e:	e6da      	b.n	8013306 <_dtoa_r+0x2e>
 8013550:	2300      	movs	r3, #0
 8013552:	e7e3      	b.n	801351c <_dtoa_r+0x244>
 8013554:	2300      	movs	r3, #0
 8013556:	e7d5      	b.n	8013504 <_dtoa_r+0x22c>
 8013558:	2401      	movs	r4, #1
 801355a:	2300      	movs	r3, #0
 801355c:	9307      	str	r3, [sp, #28]
 801355e:	9409      	str	r4, [sp, #36]	@ 0x24
 8013560:	f04f 3bff 	mov.w	fp, #4294967295
 8013564:	2200      	movs	r2, #0
 8013566:	f8cd b00c 	str.w	fp, [sp, #12]
 801356a:	2312      	movs	r3, #18
 801356c:	920c      	str	r2, [sp, #48]	@ 0x30
 801356e:	e7db      	b.n	8013528 <_dtoa_r+0x250>
 8013570:	2301      	movs	r3, #1
 8013572:	9309      	str	r3, [sp, #36]	@ 0x24
 8013574:	e7f4      	b.n	8013560 <_dtoa_r+0x288>
 8013576:	f04f 0b01 	mov.w	fp, #1
 801357a:	f8cd b00c 	str.w	fp, [sp, #12]
 801357e:	465b      	mov	r3, fp
 8013580:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8013584:	e7d0      	b.n	8013528 <_dtoa_r+0x250>
 8013586:	3101      	adds	r1, #1
 8013588:	0052      	lsls	r2, r2, #1
 801358a:	e7d1      	b.n	8013530 <_dtoa_r+0x258>
 801358c:	f3af 8000 	nop.w
 8013590:	636f4361 	.word	0x636f4361
 8013594:	3fd287a7 	.word	0x3fd287a7
 8013598:	8b60c8b3 	.word	0x8b60c8b3
 801359c:	3fc68a28 	.word	0x3fc68a28
 80135a0:	509f79fb 	.word	0x509f79fb
 80135a4:	3fd34413 	.word	0x3fd34413
 80135a8:	08016fc5 	.word	0x08016fc5
 80135ac:	08016fdc 	.word	0x08016fdc
 80135b0:	7ff00000 	.word	0x7ff00000
 80135b4:	08016f95 	.word	0x08016f95
 80135b8:	3ff80000 	.word	0x3ff80000
 80135bc:	08017130 	.word	0x08017130
 80135c0:	08017034 	.word	0x08017034
 80135c4:	08016fc1 	.word	0x08016fc1
 80135c8:	08016f94 	.word	0x08016f94
 80135cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80135d0:	6018      	str	r0, [r3, #0]
 80135d2:	9b03      	ldr	r3, [sp, #12]
 80135d4:	2b0e      	cmp	r3, #14
 80135d6:	f200 80a1 	bhi.w	801371c <_dtoa_r+0x444>
 80135da:	2c00      	cmp	r4, #0
 80135dc:	f000 809e 	beq.w	801371c <_dtoa_r+0x444>
 80135e0:	2f00      	cmp	r7, #0
 80135e2:	dd33      	ble.n	801364c <_dtoa_r+0x374>
 80135e4:	4b9c      	ldr	r3, [pc, #624]	@ (8013858 <_dtoa_r+0x580>)
 80135e6:	f007 020f 	and.w	r2, r7, #15
 80135ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80135ee:	ed93 7b00 	vldr	d7, [r3]
 80135f2:	05f8      	lsls	r0, r7, #23
 80135f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80135f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80135fc:	d516      	bpl.n	801362c <_dtoa_r+0x354>
 80135fe:	4b97      	ldr	r3, [pc, #604]	@ (801385c <_dtoa_r+0x584>)
 8013600:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013608:	f7ed f948 	bl	800089c <__aeabi_ddiv>
 801360c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013610:	f004 040f 	and.w	r4, r4, #15
 8013614:	2603      	movs	r6, #3
 8013616:	4d91      	ldr	r5, [pc, #580]	@ (801385c <_dtoa_r+0x584>)
 8013618:	b954      	cbnz	r4, 8013630 <_dtoa_r+0x358>
 801361a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801361e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013622:	f7ed f93b 	bl	800089c <__aeabi_ddiv>
 8013626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801362a:	e028      	b.n	801367e <_dtoa_r+0x3a6>
 801362c:	2602      	movs	r6, #2
 801362e:	e7f2      	b.n	8013616 <_dtoa_r+0x33e>
 8013630:	07e1      	lsls	r1, r4, #31
 8013632:	d508      	bpl.n	8013646 <_dtoa_r+0x36e>
 8013634:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013638:	e9d5 2300 	ldrd	r2, r3, [r5]
 801363c:	f7ed f804 	bl	8000648 <__aeabi_dmul>
 8013640:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013644:	3601      	adds	r6, #1
 8013646:	1064      	asrs	r4, r4, #1
 8013648:	3508      	adds	r5, #8
 801364a:	e7e5      	b.n	8013618 <_dtoa_r+0x340>
 801364c:	f000 80af 	beq.w	80137ae <_dtoa_r+0x4d6>
 8013650:	427c      	negs	r4, r7
 8013652:	4b81      	ldr	r3, [pc, #516]	@ (8013858 <_dtoa_r+0x580>)
 8013654:	4d81      	ldr	r5, [pc, #516]	@ (801385c <_dtoa_r+0x584>)
 8013656:	f004 020f 	and.w	r2, r4, #15
 801365a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801365e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013662:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013666:	f7ec ffef 	bl	8000648 <__aeabi_dmul>
 801366a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801366e:	1124      	asrs	r4, r4, #4
 8013670:	2300      	movs	r3, #0
 8013672:	2602      	movs	r6, #2
 8013674:	2c00      	cmp	r4, #0
 8013676:	f040 808f 	bne.w	8013798 <_dtoa_r+0x4c0>
 801367a:	2b00      	cmp	r3, #0
 801367c:	d1d3      	bne.n	8013626 <_dtoa_r+0x34e>
 801367e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013680:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013684:	2b00      	cmp	r3, #0
 8013686:	f000 8094 	beq.w	80137b2 <_dtoa_r+0x4da>
 801368a:	4b75      	ldr	r3, [pc, #468]	@ (8013860 <_dtoa_r+0x588>)
 801368c:	2200      	movs	r2, #0
 801368e:	4620      	mov	r0, r4
 8013690:	4629      	mov	r1, r5
 8013692:	f7ed fa4b 	bl	8000b2c <__aeabi_dcmplt>
 8013696:	2800      	cmp	r0, #0
 8013698:	f000 808b 	beq.w	80137b2 <_dtoa_r+0x4da>
 801369c:	9b03      	ldr	r3, [sp, #12]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	f000 8087 	beq.w	80137b2 <_dtoa_r+0x4da>
 80136a4:	f1bb 0f00 	cmp.w	fp, #0
 80136a8:	dd34      	ble.n	8013714 <_dtoa_r+0x43c>
 80136aa:	4620      	mov	r0, r4
 80136ac:	4b6d      	ldr	r3, [pc, #436]	@ (8013864 <_dtoa_r+0x58c>)
 80136ae:	2200      	movs	r2, #0
 80136b0:	4629      	mov	r1, r5
 80136b2:	f7ec ffc9 	bl	8000648 <__aeabi_dmul>
 80136b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80136ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80136be:	3601      	adds	r6, #1
 80136c0:	465c      	mov	r4, fp
 80136c2:	4630      	mov	r0, r6
 80136c4:	f7ec ff56 	bl	8000574 <__aeabi_i2d>
 80136c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136cc:	f7ec ffbc 	bl	8000648 <__aeabi_dmul>
 80136d0:	4b65      	ldr	r3, [pc, #404]	@ (8013868 <_dtoa_r+0x590>)
 80136d2:	2200      	movs	r2, #0
 80136d4:	f7ec fe02 	bl	80002dc <__adddf3>
 80136d8:	4605      	mov	r5, r0
 80136da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80136de:	2c00      	cmp	r4, #0
 80136e0:	d16a      	bne.n	80137b8 <_dtoa_r+0x4e0>
 80136e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80136e6:	4b61      	ldr	r3, [pc, #388]	@ (801386c <_dtoa_r+0x594>)
 80136e8:	2200      	movs	r2, #0
 80136ea:	f7ec fdf5 	bl	80002d8 <__aeabi_dsub>
 80136ee:	4602      	mov	r2, r0
 80136f0:	460b      	mov	r3, r1
 80136f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80136f6:	462a      	mov	r2, r5
 80136f8:	4633      	mov	r3, r6
 80136fa:	f7ed fa35 	bl	8000b68 <__aeabi_dcmpgt>
 80136fe:	2800      	cmp	r0, #0
 8013700:	f040 8298 	bne.w	8013c34 <_dtoa_r+0x95c>
 8013704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013708:	462a      	mov	r2, r5
 801370a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801370e:	f7ed fa0d 	bl	8000b2c <__aeabi_dcmplt>
 8013712:	bb38      	cbnz	r0, 8013764 <_dtoa_r+0x48c>
 8013714:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013718:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801371c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801371e:	2b00      	cmp	r3, #0
 8013720:	f2c0 8157 	blt.w	80139d2 <_dtoa_r+0x6fa>
 8013724:	2f0e      	cmp	r7, #14
 8013726:	f300 8154 	bgt.w	80139d2 <_dtoa_r+0x6fa>
 801372a:	4b4b      	ldr	r3, [pc, #300]	@ (8013858 <_dtoa_r+0x580>)
 801372c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013730:	ed93 7b00 	vldr	d7, [r3]
 8013734:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013736:	2b00      	cmp	r3, #0
 8013738:	ed8d 7b00 	vstr	d7, [sp]
 801373c:	f280 80e5 	bge.w	801390a <_dtoa_r+0x632>
 8013740:	9b03      	ldr	r3, [sp, #12]
 8013742:	2b00      	cmp	r3, #0
 8013744:	f300 80e1 	bgt.w	801390a <_dtoa_r+0x632>
 8013748:	d10c      	bne.n	8013764 <_dtoa_r+0x48c>
 801374a:	4b48      	ldr	r3, [pc, #288]	@ (801386c <_dtoa_r+0x594>)
 801374c:	2200      	movs	r2, #0
 801374e:	ec51 0b17 	vmov	r0, r1, d7
 8013752:	f7ec ff79 	bl	8000648 <__aeabi_dmul>
 8013756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801375a:	f7ed f9fb 	bl	8000b54 <__aeabi_dcmpge>
 801375e:	2800      	cmp	r0, #0
 8013760:	f000 8266 	beq.w	8013c30 <_dtoa_r+0x958>
 8013764:	2400      	movs	r4, #0
 8013766:	4625      	mov	r5, r4
 8013768:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801376a:	4656      	mov	r6, sl
 801376c:	ea6f 0803 	mvn.w	r8, r3
 8013770:	2700      	movs	r7, #0
 8013772:	4621      	mov	r1, r4
 8013774:	4648      	mov	r0, r9
 8013776:	f000 fcbf 	bl	80140f8 <_Bfree>
 801377a:	2d00      	cmp	r5, #0
 801377c:	f000 80bd 	beq.w	80138fa <_dtoa_r+0x622>
 8013780:	b12f      	cbz	r7, 801378e <_dtoa_r+0x4b6>
 8013782:	42af      	cmp	r7, r5
 8013784:	d003      	beq.n	801378e <_dtoa_r+0x4b6>
 8013786:	4639      	mov	r1, r7
 8013788:	4648      	mov	r0, r9
 801378a:	f000 fcb5 	bl	80140f8 <_Bfree>
 801378e:	4629      	mov	r1, r5
 8013790:	4648      	mov	r0, r9
 8013792:	f000 fcb1 	bl	80140f8 <_Bfree>
 8013796:	e0b0      	b.n	80138fa <_dtoa_r+0x622>
 8013798:	07e2      	lsls	r2, r4, #31
 801379a:	d505      	bpl.n	80137a8 <_dtoa_r+0x4d0>
 801379c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80137a0:	f7ec ff52 	bl	8000648 <__aeabi_dmul>
 80137a4:	3601      	adds	r6, #1
 80137a6:	2301      	movs	r3, #1
 80137a8:	1064      	asrs	r4, r4, #1
 80137aa:	3508      	adds	r5, #8
 80137ac:	e762      	b.n	8013674 <_dtoa_r+0x39c>
 80137ae:	2602      	movs	r6, #2
 80137b0:	e765      	b.n	801367e <_dtoa_r+0x3a6>
 80137b2:	9c03      	ldr	r4, [sp, #12]
 80137b4:	46b8      	mov	r8, r7
 80137b6:	e784      	b.n	80136c2 <_dtoa_r+0x3ea>
 80137b8:	4b27      	ldr	r3, [pc, #156]	@ (8013858 <_dtoa_r+0x580>)
 80137ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80137bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80137c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80137c4:	4454      	add	r4, sl
 80137c6:	2900      	cmp	r1, #0
 80137c8:	d054      	beq.n	8013874 <_dtoa_r+0x59c>
 80137ca:	4929      	ldr	r1, [pc, #164]	@ (8013870 <_dtoa_r+0x598>)
 80137cc:	2000      	movs	r0, #0
 80137ce:	f7ed f865 	bl	800089c <__aeabi_ddiv>
 80137d2:	4633      	mov	r3, r6
 80137d4:	462a      	mov	r2, r5
 80137d6:	f7ec fd7f 	bl	80002d8 <__aeabi_dsub>
 80137da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80137de:	4656      	mov	r6, sl
 80137e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80137e4:	f7ed f9e0 	bl	8000ba8 <__aeabi_d2iz>
 80137e8:	4605      	mov	r5, r0
 80137ea:	f7ec fec3 	bl	8000574 <__aeabi_i2d>
 80137ee:	4602      	mov	r2, r0
 80137f0:	460b      	mov	r3, r1
 80137f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80137f6:	f7ec fd6f 	bl	80002d8 <__aeabi_dsub>
 80137fa:	3530      	adds	r5, #48	@ 0x30
 80137fc:	4602      	mov	r2, r0
 80137fe:	460b      	mov	r3, r1
 8013800:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013804:	f806 5b01 	strb.w	r5, [r6], #1
 8013808:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801380c:	f7ed f98e 	bl	8000b2c <__aeabi_dcmplt>
 8013810:	2800      	cmp	r0, #0
 8013812:	d172      	bne.n	80138fa <_dtoa_r+0x622>
 8013814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013818:	4911      	ldr	r1, [pc, #68]	@ (8013860 <_dtoa_r+0x588>)
 801381a:	2000      	movs	r0, #0
 801381c:	f7ec fd5c 	bl	80002d8 <__aeabi_dsub>
 8013820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013824:	f7ed f982 	bl	8000b2c <__aeabi_dcmplt>
 8013828:	2800      	cmp	r0, #0
 801382a:	f040 80b4 	bne.w	8013996 <_dtoa_r+0x6be>
 801382e:	42a6      	cmp	r6, r4
 8013830:	f43f af70 	beq.w	8013714 <_dtoa_r+0x43c>
 8013834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013838:	4b0a      	ldr	r3, [pc, #40]	@ (8013864 <_dtoa_r+0x58c>)
 801383a:	2200      	movs	r2, #0
 801383c:	f7ec ff04 	bl	8000648 <__aeabi_dmul>
 8013840:	4b08      	ldr	r3, [pc, #32]	@ (8013864 <_dtoa_r+0x58c>)
 8013842:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013846:	2200      	movs	r2, #0
 8013848:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801384c:	f7ec fefc 	bl	8000648 <__aeabi_dmul>
 8013850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013854:	e7c4      	b.n	80137e0 <_dtoa_r+0x508>
 8013856:	bf00      	nop
 8013858:	08017130 	.word	0x08017130
 801385c:	08017108 	.word	0x08017108
 8013860:	3ff00000 	.word	0x3ff00000
 8013864:	40240000 	.word	0x40240000
 8013868:	401c0000 	.word	0x401c0000
 801386c:	40140000 	.word	0x40140000
 8013870:	3fe00000 	.word	0x3fe00000
 8013874:	4631      	mov	r1, r6
 8013876:	4628      	mov	r0, r5
 8013878:	f7ec fee6 	bl	8000648 <__aeabi_dmul>
 801387c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013880:	9413      	str	r4, [sp, #76]	@ 0x4c
 8013882:	4656      	mov	r6, sl
 8013884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013888:	f7ed f98e 	bl	8000ba8 <__aeabi_d2iz>
 801388c:	4605      	mov	r5, r0
 801388e:	f7ec fe71 	bl	8000574 <__aeabi_i2d>
 8013892:	4602      	mov	r2, r0
 8013894:	460b      	mov	r3, r1
 8013896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801389a:	f7ec fd1d 	bl	80002d8 <__aeabi_dsub>
 801389e:	3530      	adds	r5, #48	@ 0x30
 80138a0:	f806 5b01 	strb.w	r5, [r6], #1
 80138a4:	4602      	mov	r2, r0
 80138a6:	460b      	mov	r3, r1
 80138a8:	42a6      	cmp	r6, r4
 80138aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80138ae:	f04f 0200 	mov.w	r2, #0
 80138b2:	d124      	bne.n	80138fe <_dtoa_r+0x626>
 80138b4:	4baf      	ldr	r3, [pc, #700]	@ (8013b74 <_dtoa_r+0x89c>)
 80138b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80138ba:	f7ec fd0f 	bl	80002dc <__adddf3>
 80138be:	4602      	mov	r2, r0
 80138c0:	460b      	mov	r3, r1
 80138c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80138c6:	f7ed f94f 	bl	8000b68 <__aeabi_dcmpgt>
 80138ca:	2800      	cmp	r0, #0
 80138cc:	d163      	bne.n	8013996 <_dtoa_r+0x6be>
 80138ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80138d2:	49a8      	ldr	r1, [pc, #672]	@ (8013b74 <_dtoa_r+0x89c>)
 80138d4:	2000      	movs	r0, #0
 80138d6:	f7ec fcff 	bl	80002d8 <__aeabi_dsub>
 80138da:	4602      	mov	r2, r0
 80138dc:	460b      	mov	r3, r1
 80138de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80138e2:	f7ed f923 	bl	8000b2c <__aeabi_dcmplt>
 80138e6:	2800      	cmp	r0, #0
 80138e8:	f43f af14 	beq.w	8013714 <_dtoa_r+0x43c>
 80138ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80138ee:	1e73      	subs	r3, r6, #1
 80138f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80138f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80138f6:	2b30      	cmp	r3, #48	@ 0x30
 80138f8:	d0f8      	beq.n	80138ec <_dtoa_r+0x614>
 80138fa:	4647      	mov	r7, r8
 80138fc:	e03b      	b.n	8013976 <_dtoa_r+0x69e>
 80138fe:	4b9e      	ldr	r3, [pc, #632]	@ (8013b78 <_dtoa_r+0x8a0>)
 8013900:	f7ec fea2 	bl	8000648 <__aeabi_dmul>
 8013904:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013908:	e7bc      	b.n	8013884 <_dtoa_r+0x5ac>
 801390a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801390e:	4656      	mov	r6, sl
 8013910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013914:	4620      	mov	r0, r4
 8013916:	4629      	mov	r1, r5
 8013918:	f7ec ffc0 	bl	800089c <__aeabi_ddiv>
 801391c:	f7ed f944 	bl	8000ba8 <__aeabi_d2iz>
 8013920:	4680      	mov	r8, r0
 8013922:	f7ec fe27 	bl	8000574 <__aeabi_i2d>
 8013926:	e9dd 2300 	ldrd	r2, r3, [sp]
 801392a:	f7ec fe8d 	bl	8000648 <__aeabi_dmul>
 801392e:	4602      	mov	r2, r0
 8013930:	460b      	mov	r3, r1
 8013932:	4620      	mov	r0, r4
 8013934:	4629      	mov	r1, r5
 8013936:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801393a:	f7ec fccd 	bl	80002d8 <__aeabi_dsub>
 801393e:	f806 4b01 	strb.w	r4, [r6], #1
 8013942:	9d03      	ldr	r5, [sp, #12]
 8013944:	eba6 040a 	sub.w	r4, r6, sl
 8013948:	42a5      	cmp	r5, r4
 801394a:	4602      	mov	r2, r0
 801394c:	460b      	mov	r3, r1
 801394e:	d133      	bne.n	80139b8 <_dtoa_r+0x6e0>
 8013950:	f7ec fcc4 	bl	80002dc <__adddf3>
 8013954:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013958:	4604      	mov	r4, r0
 801395a:	460d      	mov	r5, r1
 801395c:	f7ed f904 	bl	8000b68 <__aeabi_dcmpgt>
 8013960:	b9c0      	cbnz	r0, 8013994 <_dtoa_r+0x6bc>
 8013962:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013966:	4620      	mov	r0, r4
 8013968:	4629      	mov	r1, r5
 801396a:	f7ed f8d5 	bl	8000b18 <__aeabi_dcmpeq>
 801396e:	b110      	cbz	r0, 8013976 <_dtoa_r+0x69e>
 8013970:	f018 0f01 	tst.w	r8, #1
 8013974:	d10e      	bne.n	8013994 <_dtoa_r+0x6bc>
 8013976:	9902      	ldr	r1, [sp, #8]
 8013978:	4648      	mov	r0, r9
 801397a:	f000 fbbd 	bl	80140f8 <_Bfree>
 801397e:	2300      	movs	r3, #0
 8013980:	7033      	strb	r3, [r6, #0]
 8013982:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013984:	3701      	adds	r7, #1
 8013986:	601f      	str	r7, [r3, #0]
 8013988:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801398a:	2b00      	cmp	r3, #0
 801398c:	f000 824b 	beq.w	8013e26 <_dtoa_r+0xb4e>
 8013990:	601e      	str	r6, [r3, #0]
 8013992:	e248      	b.n	8013e26 <_dtoa_r+0xb4e>
 8013994:	46b8      	mov	r8, r7
 8013996:	4633      	mov	r3, r6
 8013998:	461e      	mov	r6, r3
 801399a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801399e:	2a39      	cmp	r2, #57	@ 0x39
 80139a0:	d106      	bne.n	80139b0 <_dtoa_r+0x6d8>
 80139a2:	459a      	cmp	sl, r3
 80139a4:	d1f8      	bne.n	8013998 <_dtoa_r+0x6c0>
 80139a6:	2230      	movs	r2, #48	@ 0x30
 80139a8:	f108 0801 	add.w	r8, r8, #1
 80139ac:	f88a 2000 	strb.w	r2, [sl]
 80139b0:	781a      	ldrb	r2, [r3, #0]
 80139b2:	3201      	adds	r2, #1
 80139b4:	701a      	strb	r2, [r3, #0]
 80139b6:	e7a0      	b.n	80138fa <_dtoa_r+0x622>
 80139b8:	4b6f      	ldr	r3, [pc, #444]	@ (8013b78 <_dtoa_r+0x8a0>)
 80139ba:	2200      	movs	r2, #0
 80139bc:	f7ec fe44 	bl	8000648 <__aeabi_dmul>
 80139c0:	2200      	movs	r2, #0
 80139c2:	2300      	movs	r3, #0
 80139c4:	4604      	mov	r4, r0
 80139c6:	460d      	mov	r5, r1
 80139c8:	f7ed f8a6 	bl	8000b18 <__aeabi_dcmpeq>
 80139cc:	2800      	cmp	r0, #0
 80139ce:	d09f      	beq.n	8013910 <_dtoa_r+0x638>
 80139d0:	e7d1      	b.n	8013976 <_dtoa_r+0x69e>
 80139d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80139d4:	2a00      	cmp	r2, #0
 80139d6:	f000 80ea 	beq.w	8013bae <_dtoa_r+0x8d6>
 80139da:	9a07      	ldr	r2, [sp, #28]
 80139dc:	2a01      	cmp	r2, #1
 80139de:	f300 80cd 	bgt.w	8013b7c <_dtoa_r+0x8a4>
 80139e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80139e4:	2a00      	cmp	r2, #0
 80139e6:	f000 80c1 	beq.w	8013b6c <_dtoa_r+0x894>
 80139ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80139ee:	9c08      	ldr	r4, [sp, #32]
 80139f0:	9e00      	ldr	r6, [sp, #0]
 80139f2:	9a00      	ldr	r2, [sp, #0]
 80139f4:	441a      	add	r2, r3
 80139f6:	9200      	str	r2, [sp, #0]
 80139f8:	9a06      	ldr	r2, [sp, #24]
 80139fa:	2101      	movs	r1, #1
 80139fc:	441a      	add	r2, r3
 80139fe:	4648      	mov	r0, r9
 8013a00:	9206      	str	r2, [sp, #24]
 8013a02:	f000 fc2d 	bl	8014260 <__i2b>
 8013a06:	4605      	mov	r5, r0
 8013a08:	b166      	cbz	r6, 8013a24 <_dtoa_r+0x74c>
 8013a0a:	9b06      	ldr	r3, [sp, #24]
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	dd09      	ble.n	8013a24 <_dtoa_r+0x74c>
 8013a10:	42b3      	cmp	r3, r6
 8013a12:	9a00      	ldr	r2, [sp, #0]
 8013a14:	bfa8      	it	ge
 8013a16:	4633      	movge	r3, r6
 8013a18:	1ad2      	subs	r2, r2, r3
 8013a1a:	9200      	str	r2, [sp, #0]
 8013a1c:	9a06      	ldr	r2, [sp, #24]
 8013a1e:	1af6      	subs	r6, r6, r3
 8013a20:	1ad3      	subs	r3, r2, r3
 8013a22:	9306      	str	r3, [sp, #24]
 8013a24:	9b08      	ldr	r3, [sp, #32]
 8013a26:	b30b      	cbz	r3, 8013a6c <_dtoa_r+0x794>
 8013a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	f000 80c6 	beq.w	8013bbc <_dtoa_r+0x8e4>
 8013a30:	2c00      	cmp	r4, #0
 8013a32:	f000 80c0 	beq.w	8013bb6 <_dtoa_r+0x8de>
 8013a36:	4629      	mov	r1, r5
 8013a38:	4622      	mov	r2, r4
 8013a3a:	4648      	mov	r0, r9
 8013a3c:	f000 fcc8 	bl	80143d0 <__pow5mult>
 8013a40:	9a02      	ldr	r2, [sp, #8]
 8013a42:	4601      	mov	r1, r0
 8013a44:	4605      	mov	r5, r0
 8013a46:	4648      	mov	r0, r9
 8013a48:	f000 fc20 	bl	801428c <__multiply>
 8013a4c:	9902      	ldr	r1, [sp, #8]
 8013a4e:	4680      	mov	r8, r0
 8013a50:	4648      	mov	r0, r9
 8013a52:	f000 fb51 	bl	80140f8 <_Bfree>
 8013a56:	9b08      	ldr	r3, [sp, #32]
 8013a58:	1b1b      	subs	r3, r3, r4
 8013a5a:	9308      	str	r3, [sp, #32]
 8013a5c:	f000 80b1 	beq.w	8013bc2 <_dtoa_r+0x8ea>
 8013a60:	9a08      	ldr	r2, [sp, #32]
 8013a62:	4641      	mov	r1, r8
 8013a64:	4648      	mov	r0, r9
 8013a66:	f000 fcb3 	bl	80143d0 <__pow5mult>
 8013a6a:	9002      	str	r0, [sp, #8]
 8013a6c:	2101      	movs	r1, #1
 8013a6e:	4648      	mov	r0, r9
 8013a70:	f000 fbf6 	bl	8014260 <__i2b>
 8013a74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a76:	4604      	mov	r4, r0
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	f000 81d8 	beq.w	8013e2e <_dtoa_r+0xb56>
 8013a7e:	461a      	mov	r2, r3
 8013a80:	4601      	mov	r1, r0
 8013a82:	4648      	mov	r0, r9
 8013a84:	f000 fca4 	bl	80143d0 <__pow5mult>
 8013a88:	9b07      	ldr	r3, [sp, #28]
 8013a8a:	2b01      	cmp	r3, #1
 8013a8c:	4604      	mov	r4, r0
 8013a8e:	f300 809f 	bgt.w	8013bd0 <_dtoa_r+0x8f8>
 8013a92:	9b04      	ldr	r3, [sp, #16]
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	f040 8097 	bne.w	8013bc8 <_dtoa_r+0x8f0>
 8013a9a:	9b05      	ldr	r3, [sp, #20]
 8013a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	f040 8093 	bne.w	8013bcc <_dtoa_r+0x8f4>
 8013aa6:	9b05      	ldr	r3, [sp, #20]
 8013aa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013aac:	0d1b      	lsrs	r3, r3, #20
 8013aae:	051b      	lsls	r3, r3, #20
 8013ab0:	b133      	cbz	r3, 8013ac0 <_dtoa_r+0x7e8>
 8013ab2:	9b00      	ldr	r3, [sp, #0]
 8013ab4:	3301      	adds	r3, #1
 8013ab6:	9300      	str	r3, [sp, #0]
 8013ab8:	9b06      	ldr	r3, [sp, #24]
 8013aba:	3301      	adds	r3, #1
 8013abc:	9306      	str	r3, [sp, #24]
 8013abe:	2301      	movs	r3, #1
 8013ac0:	9308      	str	r3, [sp, #32]
 8013ac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	f000 81b8 	beq.w	8013e3a <_dtoa_r+0xb62>
 8013aca:	6923      	ldr	r3, [r4, #16]
 8013acc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013ad0:	6918      	ldr	r0, [r3, #16]
 8013ad2:	f000 fb79 	bl	80141c8 <__hi0bits>
 8013ad6:	f1c0 0020 	rsb	r0, r0, #32
 8013ada:	9b06      	ldr	r3, [sp, #24]
 8013adc:	4418      	add	r0, r3
 8013ade:	f010 001f 	ands.w	r0, r0, #31
 8013ae2:	f000 8082 	beq.w	8013bea <_dtoa_r+0x912>
 8013ae6:	f1c0 0320 	rsb	r3, r0, #32
 8013aea:	2b04      	cmp	r3, #4
 8013aec:	dd73      	ble.n	8013bd6 <_dtoa_r+0x8fe>
 8013aee:	9b00      	ldr	r3, [sp, #0]
 8013af0:	f1c0 001c 	rsb	r0, r0, #28
 8013af4:	4403      	add	r3, r0
 8013af6:	9300      	str	r3, [sp, #0]
 8013af8:	9b06      	ldr	r3, [sp, #24]
 8013afa:	4403      	add	r3, r0
 8013afc:	4406      	add	r6, r0
 8013afe:	9306      	str	r3, [sp, #24]
 8013b00:	9b00      	ldr	r3, [sp, #0]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	dd05      	ble.n	8013b12 <_dtoa_r+0x83a>
 8013b06:	9902      	ldr	r1, [sp, #8]
 8013b08:	461a      	mov	r2, r3
 8013b0a:	4648      	mov	r0, r9
 8013b0c:	f000 fcba 	bl	8014484 <__lshift>
 8013b10:	9002      	str	r0, [sp, #8]
 8013b12:	9b06      	ldr	r3, [sp, #24]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	dd05      	ble.n	8013b24 <_dtoa_r+0x84c>
 8013b18:	4621      	mov	r1, r4
 8013b1a:	461a      	mov	r2, r3
 8013b1c:	4648      	mov	r0, r9
 8013b1e:	f000 fcb1 	bl	8014484 <__lshift>
 8013b22:	4604      	mov	r4, r0
 8013b24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d061      	beq.n	8013bee <_dtoa_r+0x916>
 8013b2a:	9802      	ldr	r0, [sp, #8]
 8013b2c:	4621      	mov	r1, r4
 8013b2e:	f000 fd15 	bl	801455c <__mcmp>
 8013b32:	2800      	cmp	r0, #0
 8013b34:	da5b      	bge.n	8013bee <_dtoa_r+0x916>
 8013b36:	2300      	movs	r3, #0
 8013b38:	9902      	ldr	r1, [sp, #8]
 8013b3a:	220a      	movs	r2, #10
 8013b3c:	4648      	mov	r0, r9
 8013b3e:	f000 fafd 	bl	801413c <__multadd>
 8013b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b44:	9002      	str	r0, [sp, #8]
 8013b46:	f107 38ff 	add.w	r8, r7, #4294967295
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	f000 8177 	beq.w	8013e3e <_dtoa_r+0xb66>
 8013b50:	4629      	mov	r1, r5
 8013b52:	2300      	movs	r3, #0
 8013b54:	220a      	movs	r2, #10
 8013b56:	4648      	mov	r0, r9
 8013b58:	f000 faf0 	bl	801413c <__multadd>
 8013b5c:	f1bb 0f00 	cmp.w	fp, #0
 8013b60:	4605      	mov	r5, r0
 8013b62:	dc6f      	bgt.n	8013c44 <_dtoa_r+0x96c>
 8013b64:	9b07      	ldr	r3, [sp, #28]
 8013b66:	2b02      	cmp	r3, #2
 8013b68:	dc49      	bgt.n	8013bfe <_dtoa_r+0x926>
 8013b6a:	e06b      	b.n	8013c44 <_dtoa_r+0x96c>
 8013b6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013b6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013b72:	e73c      	b.n	80139ee <_dtoa_r+0x716>
 8013b74:	3fe00000 	.word	0x3fe00000
 8013b78:	40240000 	.word	0x40240000
 8013b7c:	9b03      	ldr	r3, [sp, #12]
 8013b7e:	1e5c      	subs	r4, r3, #1
 8013b80:	9b08      	ldr	r3, [sp, #32]
 8013b82:	42a3      	cmp	r3, r4
 8013b84:	db09      	blt.n	8013b9a <_dtoa_r+0x8c2>
 8013b86:	1b1c      	subs	r4, r3, r4
 8013b88:	9b03      	ldr	r3, [sp, #12]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	f6bf af30 	bge.w	80139f0 <_dtoa_r+0x718>
 8013b90:	9b00      	ldr	r3, [sp, #0]
 8013b92:	9a03      	ldr	r2, [sp, #12]
 8013b94:	1a9e      	subs	r6, r3, r2
 8013b96:	2300      	movs	r3, #0
 8013b98:	e72b      	b.n	80139f2 <_dtoa_r+0x71a>
 8013b9a:	9b08      	ldr	r3, [sp, #32]
 8013b9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013b9e:	9408      	str	r4, [sp, #32]
 8013ba0:	1ae3      	subs	r3, r4, r3
 8013ba2:	441a      	add	r2, r3
 8013ba4:	9e00      	ldr	r6, [sp, #0]
 8013ba6:	9b03      	ldr	r3, [sp, #12]
 8013ba8:	920d      	str	r2, [sp, #52]	@ 0x34
 8013baa:	2400      	movs	r4, #0
 8013bac:	e721      	b.n	80139f2 <_dtoa_r+0x71a>
 8013bae:	9c08      	ldr	r4, [sp, #32]
 8013bb0:	9e00      	ldr	r6, [sp, #0]
 8013bb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013bb4:	e728      	b.n	8013a08 <_dtoa_r+0x730>
 8013bb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8013bba:	e751      	b.n	8013a60 <_dtoa_r+0x788>
 8013bbc:	9a08      	ldr	r2, [sp, #32]
 8013bbe:	9902      	ldr	r1, [sp, #8]
 8013bc0:	e750      	b.n	8013a64 <_dtoa_r+0x78c>
 8013bc2:	f8cd 8008 	str.w	r8, [sp, #8]
 8013bc6:	e751      	b.n	8013a6c <_dtoa_r+0x794>
 8013bc8:	2300      	movs	r3, #0
 8013bca:	e779      	b.n	8013ac0 <_dtoa_r+0x7e8>
 8013bcc:	9b04      	ldr	r3, [sp, #16]
 8013bce:	e777      	b.n	8013ac0 <_dtoa_r+0x7e8>
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	9308      	str	r3, [sp, #32]
 8013bd4:	e779      	b.n	8013aca <_dtoa_r+0x7f2>
 8013bd6:	d093      	beq.n	8013b00 <_dtoa_r+0x828>
 8013bd8:	9a00      	ldr	r2, [sp, #0]
 8013bda:	331c      	adds	r3, #28
 8013bdc:	441a      	add	r2, r3
 8013bde:	9200      	str	r2, [sp, #0]
 8013be0:	9a06      	ldr	r2, [sp, #24]
 8013be2:	441a      	add	r2, r3
 8013be4:	441e      	add	r6, r3
 8013be6:	9206      	str	r2, [sp, #24]
 8013be8:	e78a      	b.n	8013b00 <_dtoa_r+0x828>
 8013bea:	4603      	mov	r3, r0
 8013bec:	e7f4      	b.n	8013bd8 <_dtoa_r+0x900>
 8013bee:	9b03      	ldr	r3, [sp, #12]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	46b8      	mov	r8, r7
 8013bf4:	dc20      	bgt.n	8013c38 <_dtoa_r+0x960>
 8013bf6:	469b      	mov	fp, r3
 8013bf8:	9b07      	ldr	r3, [sp, #28]
 8013bfa:	2b02      	cmp	r3, #2
 8013bfc:	dd1e      	ble.n	8013c3c <_dtoa_r+0x964>
 8013bfe:	f1bb 0f00 	cmp.w	fp, #0
 8013c02:	f47f adb1 	bne.w	8013768 <_dtoa_r+0x490>
 8013c06:	4621      	mov	r1, r4
 8013c08:	465b      	mov	r3, fp
 8013c0a:	2205      	movs	r2, #5
 8013c0c:	4648      	mov	r0, r9
 8013c0e:	f000 fa95 	bl	801413c <__multadd>
 8013c12:	4601      	mov	r1, r0
 8013c14:	4604      	mov	r4, r0
 8013c16:	9802      	ldr	r0, [sp, #8]
 8013c18:	f000 fca0 	bl	801455c <__mcmp>
 8013c1c:	2800      	cmp	r0, #0
 8013c1e:	f77f ada3 	ble.w	8013768 <_dtoa_r+0x490>
 8013c22:	4656      	mov	r6, sl
 8013c24:	2331      	movs	r3, #49	@ 0x31
 8013c26:	f806 3b01 	strb.w	r3, [r6], #1
 8013c2a:	f108 0801 	add.w	r8, r8, #1
 8013c2e:	e59f      	b.n	8013770 <_dtoa_r+0x498>
 8013c30:	9c03      	ldr	r4, [sp, #12]
 8013c32:	46b8      	mov	r8, r7
 8013c34:	4625      	mov	r5, r4
 8013c36:	e7f4      	b.n	8013c22 <_dtoa_r+0x94a>
 8013c38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c3e:	2b00      	cmp	r3, #0
 8013c40:	f000 8101 	beq.w	8013e46 <_dtoa_r+0xb6e>
 8013c44:	2e00      	cmp	r6, #0
 8013c46:	dd05      	ble.n	8013c54 <_dtoa_r+0x97c>
 8013c48:	4629      	mov	r1, r5
 8013c4a:	4632      	mov	r2, r6
 8013c4c:	4648      	mov	r0, r9
 8013c4e:	f000 fc19 	bl	8014484 <__lshift>
 8013c52:	4605      	mov	r5, r0
 8013c54:	9b08      	ldr	r3, [sp, #32]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d05c      	beq.n	8013d14 <_dtoa_r+0xa3c>
 8013c5a:	6869      	ldr	r1, [r5, #4]
 8013c5c:	4648      	mov	r0, r9
 8013c5e:	f000 fa0b 	bl	8014078 <_Balloc>
 8013c62:	4606      	mov	r6, r0
 8013c64:	b928      	cbnz	r0, 8013c72 <_dtoa_r+0x99a>
 8013c66:	4b82      	ldr	r3, [pc, #520]	@ (8013e70 <_dtoa_r+0xb98>)
 8013c68:	4602      	mov	r2, r0
 8013c6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013c6e:	f7ff bb4a 	b.w	8013306 <_dtoa_r+0x2e>
 8013c72:	692a      	ldr	r2, [r5, #16]
 8013c74:	3202      	adds	r2, #2
 8013c76:	0092      	lsls	r2, r2, #2
 8013c78:	f105 010c 	add.w	r1, r5, #12
 8013c7c:	300c      	adds	r0, #12
 8013c7e:	f7ff fa92 	bl	80131a6 <memcpy>
 8013c82:	2201      	movs	r2, #1
 8013c84:	4631      	mov	r1, r6
 8013c86:	4648      	mov	r0, r9
 8013c88:	f000 fbfc 	bl	8014484 <__lshift>
 8013c8c:	f10a 0301 	add.w	r3, sl, #1
 8013c90:	9300      	str	r3, [sp, #0]
 8013c92:	eb0a 030b 	add.w	r3, sl, fp
 8013c96:	9308      	str	r3, [sp, #32]
 8013c98:	9b04      	ldr	r3, [sp, #16]
 8013c9a:	f003 0301 	and.w	r3, r3, #1
 8013c9e:	462f      	mov	r7, r5
 8013ca0:	9306      	str	r3, [sp, #24]
 8013ca2:	4605      	mov	r5, r0
 8013ca4:	9b00      	ldr	r3, [sp, #0]
 8013ca6:	9802      	ldr	r0, [sp, #8]
 8013ca8:	4621      	mov	r1, r4
 8013caa:	f103 3bff 	add.w	fp, r3, #4294967295
 8013cae:	f7ff fa88 	bl	80131c2 <quorem>
 8013cb2:	4603      	mov	r3, r0
 8013cb4:	3330      	adds	r3, #48	@ 0x30
 8013cb6:	9003      	str	r0, [sp, #12]
 8013cb8:	4639      	mov	r1, r7
 8013cba:	9802      	ldr	r0, [sp, #8]
 8013cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cbe:	f000 fc4d 	bl	801455c <__mcmp>
 8013cc2:	462a      	mov	r2, r5
 8013cc4:	9004      	str	r0, [sp, #16]
 8013cc6:	4621      	mov	r1, r4
 8013cc8:	4648      	mov	r0, r9
 8013cca:	f000 fc63 	bl	8014594 <__mdiff>
 8013cce:	68c2      	ldr	r2, [r0, #12]
 8013cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cd2:	4606      	mov	r6, r0
 8013cd4:	bb02      	cbnz	r2, 8013d18 <_dtoa_r+0xa40>
 8013cd6:	4601      	mov	r1, r0
 8013cd8:	9802      	ldr	r0, [sp, #8]
 8013cda:	f000 fc3f 	bl	801455c <__mcmp>
 8013cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013ce0:	4602      	mov	r2, r0
 8013ce2:	4631      	mov	r1, r6
 8013ce4:	4648      	mov	r0, r9
 8013ce6:	920c      	str	r2, [sp, #48]	@ 0x30
 8013ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cea:	f000 fa05 	bl	80140f8 <_Bfree>
 8013cee:	9b07      	ldr	r3, [sp, #28]
 8013cf0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013cf2:	9e00      	ldr	r6, [sp, #0]
 8013cf4:	ea42 0103 	orr.w	r1, r2, r3
 8013cf8:	9b06      	ldr	r3, [sp, #24]
 8013cfa:	4319      	orrs	r1, r3
 8013cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cfe:	d10d      	bne.n	8013d1c <_dtoa_r+0xa44>
 8013d00:	2b39      	cmp	r3, #57	@ 0x39
 8013d02:	d027      	beq.n	8013d54 <_dtoa_r+0xa7c>
 8013d04:	9a04      	ldr	r2, [sp, #16]
 8013d06:	2a00      	cmp	r2, #0
 8013d08:	dd01      	ble.n	8013d0e <_dtoa_r+0xa36>
 8013d0a:	9b03      	ldr	r3, [sp, #12]
 8013d0c:	3331      	adds	r3, #49	@ 0x31
 8013d0e:	f88b 3000 	strb.w	r3, [fp]
 8013d12:	e52e      	b.n	8013772 <_dtoa_r+0x49a>
 8013d14:	4628      	mov	r0, r5
 8013d16:	e7b9      	b.n	8013c8c <_dtoa_r+0x9b4>
 8013d18:	2201      	movs	r2, #1
 8013d1a:	e7e2      	b.n	8013ce2 <_dtoa_r+0xa0a>
 8013d1c:	9904      	ldr	r1, [sp, #16]
 8013d1e:	2900      	cmp	r1, #0
 8013d20:	db04      	blt.n	8013d2c <_dtoa_r+0xa54>
 8013d22:	9807      	ldr	r0, [sp, #28]
 8013d24:	4301      	orrs	r1, r0
 8013d26:	9806      	ldr	r0, [sp, #24]
 8013d28:	4301      	orrs	r1, r0
 8013d2a:	d120      	bne.n	8013d6e <_dtoa_r+0xa96>
 8013d2c:	2a00      	cmp	r2, #0
 8013d2e:	ddee      	ble.n	8013d0e <_dtoa_r+0xa36>
 8013d30:	9902      	ldr	r1, [sp, #8]
 8013d32:	9300      	str	r3, [sp, #0]
 8013d34:	2201      	movs	r2, #1
 8013d36:	4648      	mov	r0, r9
 8013d38:	f000 fba4 	bl	8014484 <__lshift>
 8013d3c:	4621      	mov	r1, r4
 8013d3e:	9002      	str	r0, [sp, #8]
 8013d40:	f000 fc0c 	bl	801455c <__mcmp>
 8013d44:	2800      	cmp	r0, #0
 8013d46:	9b00      	ldr	r3, [sp, #0]
 8013d48:	dc02      	bgt.n	8013d50 <_dtoa_r+0xa78>
 8013d4a:	d1e0      	bne.n	8013d0e <_dtoa_r+0xa36>
 8013d4c:	07da      	lsls	r2, r3, #31
 8013d4e:	d5de      	bpl.n	8013d0e <_dtoa_r+0xa36>
 8013d50:	2b39      	cmp	r3, #57	@ 0x39
 8013d52:	d1da      	bne.n	8013d0a <_dtoa_r+0xa32>
 8013d54:	2339      	movs	r3, #57	@ 0x39
 8013d56:	f88b 3000 	strb.w	r3, [fp]
 8013d5a:	4633      	mov	r3, r6
 8013d5c:	461e      	mov	r6, r3
 8013d5e:	3b01      	subs	r3, #1
 8013d60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013d64:	2a39      	cmp	r2, #57	@ 0x39
 8013d66:	d04e      	beq.n	8013e06 <_dtoa_r+0xb2e>
 8013d68:	3201      	adds	r2, #1
 8013d6a:	701a      	strb	r2, [r3, #0]
 8013d6c:	e501      	b.n	8013772 <_dtoa_r+0x49a>
 8013d6e:	2a00      	cmp	r2, #0
 8013d70:	dd03      	ble.n	8013d7a <_dtoa_r+0xaa2>
 8013d72:	2b39      	cmp	r3, #57	@ 0x39
 8013d74:	d0ee      	beq.n	8013d54 <_dtoa_r+0xa7c>
 8013d76:	3301      	adds	r3, #1
 8013d78:	e7c9      	b.n	8013d0e <_dtoa_r+0xa36>
 8013d7a:	9a00      	ldr	r2, [sp, #0]
 8013d7c:	9908      	ldr	r1, [sp, #32]
 8013d7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013d82:	428a      	cmp	r2, r1
 8013d84:	d028      	beq.n	8013dd8 <_dtoa_r+0xb00>
 8013d86:	9902      	ldr	r1, [sp, #8]
 8013d88:	2300      	movs	r3, #0
 8013d8a:	220a      	movs	r2, #10
 8013d8c:	4648      	mov	r0, r9
 8013d8e:	f000 f9d5 	bl	801413c <__multadd>
 8013d92:	42af      	cmp	r7, r5
 8013d94:	9002      	str	r0, [sp, #8]
 8013d96:	f04f 0300 	mov.w	r3, #0
 8013d9a:	f04f 020a 	mov.w	r2, #10
 8013d9e:	4639      	mov	r1, r7
 8013da0:	4648      	mov	r0, r9
 8013da2:	d107      	bne.n	8013db4 <_dtoa_r+0xadc>
 8013da4:	f000 f9ca 	bl	801413c <__multadd>
 8013da8:	4607      	mov	r7, r0
 8013daa:	4605      	mov	r5, r0
 8013dac:	9b00      	ldr	r3, [sp, #0]
 8013dae:	3301      	adds	r3, #1
 8013db0:	9300      	str	r3, [sp, #0]
 8013db2:	e777      	b.n	8013ca4 <_dtoa_r+0x9cc>
 8013db4:	f000 f9c2 	bl	801413c <__multadd>
 8013db8:	4629      	mov	r1, r5
 8013dba:	4607      	mov	r7, r0
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	220a      	movs	r2, #10
 8013dc0:	4648      	mov	r0, r9
 8013dc2:	f000 f9bb 	bl	801413c <__multadd>
 8013dc6:	4605      	mov	r5, r0
 8013dc8:	e7f0      	b.n	8013dac <_dtoa_r+0xad4>
 8013dca:	f1bb 0f00 	cmp.w	fp, #0
 8013dce:	bfcc      	ite	gt
 8013dd0:	465e      	movgt	r6, fp
 8013dd2:	2601      	movle	r6, #1
 8013dd4:	4456      	add	r6, sl
 8013dd6:	2700      	movs	r7, #0
 8013dd8:	9902      	ldr	r1, [sp, #8]
 8013dda:	9300      	str	r3, [sp, #0]
 8013ddc:	2201      	movs	r2, #1
 8013dde:	4648      	mov	r0, r9
 8013de0:	f000 fb50 	bl	8014484 <__lshift>
 8013de4:	4621      	mov	r1, r4
 8013de6:	9002      	str	r0, [sp, #8]
 8013de8:	f000 fbb8 	bl	801455c <__mcmp>
 8013dec:	2800      	cmp	r0, #0
 8013dee:	dcb4      	bgt.n	8013d5a <_dtoa_r+0xa82>
 8013df0:	d102      	bne.n	8013df8 <_dtoa_r+0xb20>
 8013df2:	9b00      	ldr	r3, [sp, #0]
 8013df4:	07db      	lsls	r3, r3, #31
 8013df6:	d4b0      	bmi.n	8013d5a <_dtoa_r+0xa82>
 8013df8:	4633      	mov	r3, r6
 8013dfa:	461e      	mov	r6, r3
 8013dfc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013e00:	2a30      	cmp	r2, #48	@ 0x30
 8013e02:	d0fa      	beq.n	8013dfa <_dtoa_r+0xb22>
 8013e04:	e4b5      	b.n	8013772 <_dtoa_r+0x49a>
 8013e06:	459a      	cmp	sl, r3
 8013e08:	d1a8      	bne.n	8013d5c <_dtoa_r+0xa84>
 8013e0a:	2331      	movs	r3, #49	@ 0x31
 8013e0c:	f108 0801 	add.w	r8, r8, #1
 8013e10:	f88a 3000 	strb.w	r3, [sl]
 8013e14:	e4ad      	b.n	8013772 <_dtoa_r+0x49a>
 8013e16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013e18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013e74 <_dtoa_r+0xb9c>
 8013e1c:	b11b      	cbz	r3, 8013e26 <_dtoa_r+0xb4e>
 8013e1e:	f10a 0308 	add.w	r3, sl, #8
 8013e22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013e24:	6013      	str	r3, [r2, #0]
 8013e26:	4650      	mov	r0, sl
 8013e28:	b017      	add	sp, #92	@ 0x5c
 8013e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e2e:	9b07      	ldr	r3, [sp, #28]
 8013e30:	2b01      	cmp	r3, #1
 8013e32:	f77f ae2e 	ble.w	8013a92 <_dtoa_r+0x7ba>
 8013e36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013e38:	9308      	str	r3, [sp, #32]
 8013e3a:	2001      	movs	r0, #1
 8013e3c:	e64d      	b.n	8013ada <_dtoa_r+0x802>
 8013e3e:	f1bb 0f00 	cmp.w	fp, #0
 8013e42:	f77f aed9 	ble.w	8013bf8 <_dtoa_r+0x920>
 8013e46:	4656      	mov	r6, sl
 8013e48:	9802      	ldr	r0, [sp, #8]
 8013e4a:	4621      	mov	r1, r4
 8013e4c:	f7ff f9b9 	bl	80131c2 <quorem>
 8013e50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013e54:	f806 3b01 	strb.w	r3, [r6], #1
 8013e58:	eba6 020a 	sub.w	r2, r6, sl
 8013e5c:	4593      	cmp	fp, r2
 8013e5e:	ddb4      	ble.n	8013dca <_dtoa_r+0xaf2>
 8013e60:	9902      	ldr	r1, [sp, #8]
 8013e62:	2300      	movs	r3, #0
 8013e64:	220a      	movs	r2, #10
 8013e66:	4648      	mov	r0, r9
 8013e68:	f000 f968 	bl	801413c <__multadd>
 8013e6c:	9002      	str	r0, [sp, #8]
 8013e6e:	e7eb      	b.n	8013e48 <_dtoa_r+0xb70>
 8013e70:	08017034 	.word	0x08017034
 8013e74:	08016fb8 	.word	0x08016fb8

08013e78 <_free_r>:
 8013e78:	b538      	push	{r3, r4, r5, lr}
 8013e7a:	4605      	mov	r5, r0
 8013e7c:	2900      	cmp	r1, #0
 8013e7e:	d041      	beq.n	8013f04 <_free_r+0x8c>
 8013e80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e84:	1f0c      	subs	r4, r1, #4
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	bfb8      	it	lt
 8013e8a:	18e4      	addlt	r4, r4, r3
 8013e8c:	f000 f8e8 	bl	8014060 <__malloc_lock>
 8013e90:	4a1d      	ldr	r2, [pc, #116]	@ (8013f08 <_free_r+0x90>)
 8013e92:	6813      	ldr	r3, [r2, #0]
 8013e94:	b933      	cbnz	r3, 8013ea4 <_free_r+0x2c>
 8013e96:	6063      	str	r3, [r4, #4]
 8013e98:	6014      	str	r4, [r2, #0]
 8013e9a:	4628      	mov	r0, r5
 8013e9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ea0:	f000 b8e4 	b.w	801406c <__malloc_unlock>
 8013ea4:	42a3      	cmp	r3, r4
 8013ea6:	d908      	bls.n	8013eba <_free_r+0x42>
 8013ea8:	6820      	ldr	r0, [r4, #0]
 8013eaa:	1821      	adds	r1, r4, r0
 8013eac:	428b      	cmp	r3, r1
 8013eae:	bf01      	itttt	eq
 8013eb0:	6819      	ldreq	r1, [r3, #0]
 8013eb2:	685b      	ldreq	r3, [r3, #4]
 8013eb4:	1809      	addeq	r1, r1, r0
 8013eb6:	6021      	streq	r1, [r4, #0]
 8013eb8:	e7ed      	b.n	8013e96 <_free_r+0x1e>
 8013eba:	461a      	mov	r2, r3
 8013ebc:	685b      	ldr	r3, [r3, #4]
 8013ebe:	b10b      	cbz	r3, 8013ec4 <_free_r+0x4c>
 8013ec0:	42a3      	cmp	r3, r4
 8013ec2:	d9fa      	bls.n	8013eba <_free_r+0x42>
 8013ec4:	6811      	ldr	r1, [r2, #0]
 8013ec6:	1850      	adds	r0, r2, r1
 8013ec8:	42a0      	cmp	r0, r4
 8013eca:	d10b      	bne.n	8013ee4 <_free_r+0x6c>
 8013ecc:	6820      	ldr	r0, [r4, #0]
 8013ece:	4401      	add	r1, r0
 8013ed0:	1850      	adds	r0, r2, r1
 8013ed2:	4283      	cmp	r3, r0
 8013ed4:	6011      	str	r1, [r2, #0]
 8013ed6:	d1e0      	bne.n	8013e9a <_free_r+0x22>
 8013ed8:	6818      	ldr	r0, [r3, #0]
 8013eda:	685b      	ldr	r3, [r3, #4]
 8013edc:	6053      	str	r3, [r2, #4]
 8013ede:	4408      	add	r0, r1
 8013ee0:	6010      	str	r0, [r2, #0]
 8013ee2:	e7da      	b.n	8013e9a <_free_r+0x22>
 8013ee4:	d902      	bls.n	8013eec <_free_r+0x74>
 8013ee6:	230c      	movs	r3, #12
 8013ee8:	602b      	str	r3, [r5, #0]
 8013eea:	e7d6      	b.n	8013e9a <_free_r+0x22>
 8013eec:	6820      	ldr	r0, [r4, #0]
 8013eee:	1821      	adds	r1, r4, r0
 8013ef0:	428b      	cmp	r3, r1
 8013ef2:	bf04      	itt	eq
 8013ef4:	6819      	ldreq	r1, [r3, #0]
 8013ef6:	685b      	ldreq	r3, [r3, #4]
 8013ef8:	6063      	str	r3, [r4, #4]
 8013efa:	bf04      	itt	eq
 8013efc:	1809      	addeq	r1, r1, r0
 8013efe:	6021      	streq	r1, [r4, #0]
 8013f00:	6054      	str	r4, [r2, #4]
 8013f02:	e7ca      	b.n	8013e9a <_free_r+0x22>
 8013f04:	bd38      	pop	{r3, r4, r5, pc}
 8013f06:	bf00      	nop
 8013f08:	20003758 	.word	0x20003758

08013f0c <malloc>:
 8013f0c:	4b02      	ldr	r3, [pc, #8]	@ (8013f18 <malloc+0xc>)
 8013f0e:	4601      	mov	r1, r0
 8013f10:	6818      	ldr	r0, [r3, #0]
 8013f12:	f000 b825 	b.w	8013f60 <_malloc_r>
 8013f16:	bf00      	nop
 8013f18:	200001ac 	.word	0x200001ac

08013f1c <sbrk_aligned>:
 8013f1c:	b570      	push	{r4, r5, r6, lr}
 8013f1e:	4e0f      	ldr	r6, [pc, #60]	@ (8013f5c <sbrk_aligned+0x40>)
 8013f20:	460c      	mov	r4, r1
 8013f22:	6831      	ldr	r1, [r6, #0]
 8013f24:	4605      	mov	r5, r0
 8013f26:	b911      	cbnz	r1, 8013f2e <sbrk_aligned+0x12>
 8013f28:	f000 fe24 	bl	8014b74 <_sbrk_r>
 8013f2c:	6030      	str	r0, [r6, #0]
 8013f2e:	4621      	mov	r1, r4
 8013f30:	4628      	mov	r0, r5
 8013f32:	f000 fe1f 	bl	8014b74 <_sbrk_r>
 8013f36:	1c43      	adds	r3, r0, #1
 8013f38:	d103      	bne.n	8013f42 <sbrk_aligned+0x26>
 8013f3a:	f04f 34ff 	mov.w	r4, #4294967295
 8013f3e:	4620      	mov	r0, r4
 8013f40:	bd70      	pop	{r4, r5, r6, pc}
 8013f42:	1cc4      	adds	r4, r0, #3
 8013f44:	f024 0403 	bic.w	r4, r4, #3
 8013f48:	42a0      	cmp	r0, r4
 8013f4a:	d0f8      	beq.n	8013f3e <sbrk_aligned+0x22>
 8013f4c:	1a21      	subs	r1, r4, r0
 8013f4e:	4628      	mov	r0, r5
 8013f50:	f000 fe10 	bl	8014b74 <_sbrk_r>
 8013f54:	3001      	adds	r0, #1
 8013f56:	d1f2      	bne.n	8013f3e <sbrk_aligned+0x22>
 8013f58:	e7ef      	b.n	8013f3a <sbrk_aligned+0x1e>
 8013f5a:	bf00      	nop
 8013f5c:	20003754 	.word	0x20003754

08013f60 <_malloc_r>:
 8013f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f64:	1ccd      	adds	r5, r1, #3
 8013f66:	f025 0503 	bic.w	r5, r5, #3
 8013f6a:	3508      	adds	r5, #8
 8013f6c:	2d0c      	cmp	r5, #12
 8013f6e:	bf38      	it	cc
 8013f70:	250c      	movcc	r5, #12
 8013f72:	2d00      	cmp	r5, #0
 8013f74:	4606      	mov	r6, r0
 8013f76:	db01      	blt.n	8013f7c <_malloc_r+0x1c>
 8013f78:	42a9      	cmp	r1, r5
 8013f7a:	d904      	bls.n	8013f86 <_malloc_r+0x26>
 8013f7c:	230c      	movs	r3, #12
 8013f7e:	6033      	str	r3, [r6, #0]
 8013f80:	2000      	movs	r0, #0
 8013f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801405c <_malloc_r+0xfc>
 8013f8a:	f000 f869 	bl	8014060 <__malloc_lock>
 8013f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8013f92:	461c      	mov	r4, r3
 8013f94:	bb44      	cbnz	r4, 8013fe8 <_malloc_r+0x88>
 8013f96:	4629      	mov	r1, r5
 8013f98:	4630      	mov	r0, r6
 8013f9a:	f7ff ffbf 	bl	8013f1c <sbrk_aligned>
 8013f9e:	1c43      	adds	r3, r0, #1
 8013fa0:	4604      	mov	r4, r0
 8013fa2:	d158      	bne.n	8014056 <_malloc_r+0xf6>
 8013fa4:	f8d8 4000 	ldr.w	r4, [r8]
 8013fa8:	4627      	mov	r7, r4
 8013faa:	2f00      	cmp	r7, #0
 8013fac:	d143      	bne.n	8014036 <_malloc_r+0xd6>
 8013fae:	2c00      	cmp	r4, #0
 8013fb0:	d04b      	beq.n	801404a <_malloc_r+0xea>
 8013fb2:	6823      	ldr	r3, [r4, #0]
 8013fb4:	4639      	mov	r1, r7
 8013fb6:	4630      	mov	r0, r6
 8013fb8:	eb04 0903 	add.w	r9, r4, r3
 8013fbc:	f000 fdda 	bl	8014b74 <_sbrk_r>
 8013fc0:	4581      	cmp	r9, r0
 8013fc2:	d142      	bne.n	801404a <_malloc_r+0xea>
 8013fc4:	6821      	ldr	r1, [r4, #0]
 8013fc6:	1a6d      	subs	r5, r5, r1
 8013fc8:	4629      	mov	r1, r5
 8013fca:	4630      	mov	r0, r6
 8013fcc:	f7ff ffa6 	bl	8013f1c <sbrk_aligned>
 8013fd0:	3001      	adds	r0, #1
 8013fd2:	d03a      	beq.n	801404a <_malloc_r+0xea>
 8013fd4:	6823      	ldr	r3, [r4, #0]
 8013fd6:	442b      	add	r3, r5
 8013fd8:	6023      	str	r3, [r4, #0]
 8013fda:	f8d8 3000 	ldr.w	r3, [r8]
 8013fde:	685a      	ldr	r2, [r3, #4]
 8013fe0:	bb62      	cbnz	r2, 801403c <_malloc_r+0xdc>
 8013fe2:	f8c8 7000 	str.w	r7, [r8]
 8013fe6:	e00f      	b.n	8014008 <_malloc_r+0xa8>
 8013fe8:	6822      	ldr	r2, [r4, #0]
 8013fea:	1b52      	subs	r2, r2, r5
 8013fec:	d420      	bmi.n	8014030 <_malloc_r+0xd0>
 8013fee:	2a0b      	cmp	r2, #11
 8013ff0:	d917      	bls.n	8014022 <_malloc_r+0xc2>
 8013ff2:	1961      	adds	r1, r4, r5
 8013ff4:	42a3      	cmp	r3, r4
 8013ff6:	6025      	str	r5, [r4, #0]
 8013ff8:	bf18      	it	ne
 8013ffa:	6059      	strne	r1, [r3, #4]
 8013ffc:	6863      	ldr	r3, [r4, #4]
 8013ffe:	bf08      	it	eq
 8014000:	f8c8 1000 	streq.w	r1, [r8]
 8014004:	5162      	str	r2, [r4, r5]
 8014006:	604b      	str	r3, [r1, #4]
 8014008:	4630      	mov	r0, r6
 801400a:	f000 f82f 	bl	801406c <__malloc_unlock>
 801400e:	f104 000b 	add.w	r0, r4, #11
 8014012:	1d23      	adds	r3, r4, #4
 8014014:	f020 0007 	bic.w	r0, r0, #7
 8014018:	1ac2      	subs	r2, r0, r3
 801401a:	bf1c      	itt	ne
 801401c:	1a1b      	subne	r3, r3, r0
 801401e:	50a3      	strne	r3, [r4, r2]
 8014020:	e7af      	b.n	8013f82 <_malloc_r+0x22>
 8014022:	6862      	ldr	r2, [r4, #4]
 8014024:	42a3      	cmp	r3, r4
 8014026:	bf0c      	ite	eq
 8014028:	f8c8 2000 	streq.w	r2, [r8]
 801402c:	605a      	strne	r2, [r3, #4]
 801402e:	e7eb      	b.n	8014008 <_malloc_r+0xa8>
 8014030:	4623      	mov	r3, r4
 8014032:	6864      	ldr	r4, [r4, #4]
 8014034:	e7ae      	b.n	8013f94 <_malloc_r+0x34>
 8014036:	463c      	mov	r4, r7
 8014038:	687f      	ldr	r7, [r7, #4]
 801403a:	e7b6      	b.n	8013faa <_malloc_r+0x4a>
 801403c:	461a      	mov	r2, r3
 801403e:	685b      	ldr	r3, [r3, #4]
 8014040:	42a3      	cmp	r3, r4
 8014042:	d1fb      	bne.n	801403c <_malloc_r+0xdc>
 8014044:	2300      	movs	r3, #0
 8014046:	6053      	str	r3, [r2, #4]
 8014048:	e7de      	b.n	8014008 <_malloc_r+0xa8>
 801404a:	230c      	movs	r3, #12
 801404c:	6033      	str	r3, [r6, #0]
 801404e:	4630      	mov	r0, r6
 8014050:	f000 f80c 	bl	801406c <__malloc_unlock>
 8014054:	e794      	b.n	8013f80 <_malloc_r+0x20>
 8014056:	6005      	str	r5, [r0, #0]
 8014058:	e7d6      	b.n	8014008 <_malloc_r+0xa8>
 801405a:	bf00      	nop
 801405c:	20003758 	.word	0x20003758

08014060 <__malloc_lock>:
 8014060:	4801      	ldr	r0, [pc, #4]	@ (8014068 <__malloc_lock+0x8>)
 8014062:	f7ff b89e 	b.w	80131a2 <__retarget_lock_acquire_recursive>
 8014066:	bf00      	nop
 8014068:	20003750 	.word	0x20003750

0801406c <__malloc_unlock>:
 801406c:	4801      	ldr	r0, [pc, #4]	@ (8014074 <__malloc_unlock+0x8>)
 801406e:	f7ff b899 	b.w	80131a4 <__retarget_lock_release_recursive>
 8014072:	bf00      	nop
 8014074:	20003750 	.word	0x20003750

08014078 <_Balloc>:
 8014078:	b570      	push	{r4, r5, r6, lr}
 801407a:	69c6      	ldr	r6, [r0, #28]
 801407c:	4604      	mov	r4, r0
 801407e:	460d      	mov	r5, r1
 8014080:	b976      	cbnz	r6, 80140a0 <_Balloc+0x28>
 8014082:	2010      	movs	r0, #16
 8014084:	f7ff ff42 	bl	8013f0c <malloc>
 8014088:	4602      	mov	r2, r0
 801408a:	61e0      	str	r0, [r4, #28]
 801408c:	b920      	cbnz	r0, 8014098 <_Balloc+0x20>
 801408e:	4b18      	ldr	r3, [pc, #96]	@ (80140f0 <_Balloc+0x78>)
 8014090:	4818      	ldr	r0, [pc, #96]	@ (80140f4 <_Balloc+0x7c>)
 8014092:	216b      	movs	r1, #107	@ 0x6b
 8014094:	f000 fd7e 	bl	8014b94 <__assert_func>
 8014098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801409c:	6006      	str	r6, [r0, #0]
 801409e:	60c6      	str	r6, [r0, #12]
 80140a0:	69e6      	ldr	r6, [r4, #28]
 80140a2:	68f3      	ldr	r3, [r6, #12]
 80140a4:	b183      	cbz	r3, 80140c8 <_Balloc+0x50>
 80140a6:	69e3      	ldr	r3, [r4, #28]
 80140a8:	68db      	ldr	r3, [r3, #12]
 80140aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80140ae:	b9b8      	cbnz	r0, 80140e0 <_Balloc+0x68>
 80140b0:	2101      	movs	r1, #1
 80140b2:	fa01 f605 	lsl.w	r6, r1, r5
 80140b6:	1d72      	adds	r2, r6, #5
 80140b8:	0092      	lsls	r2, r2, #2
 80140ba:	4620      	mov	r0, r4
 80140bc:	f000 fd88 	bl	8014bd0 <_calloc_r>
 80140c0:	b160      	cbz	r0, 80140dc <_Balloc+0x64>
 80140c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80140c6:	e00e      	b.n	80140e6 <_Balloc+0x6e>
 80140c8:	2221      	movs	r2, #33	@ 0x21
 80140ca:	2104      	movs	r1, #4
 80140cc:	4620      	mov	r0, r4
 80140ce:	f000 fd7f 	bl	8014bd0 <_calloc_r>
 80140d2:	69e3      	ldr	r3, [r4, #28]
 80140d4:	60f0      	str	r0, [r6, #12]
 80140d6:	68db      	ldr	r3, [r3, #12]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d1e4      	bne.n	80140a6 <_Balloc+0x2e>
 80140dc:	2000      	movs	r0, #0
 80140de:	bd70      	pop	{r4, r5, r6, pc}
 80140e0:	6802      	ldr	r2, [r0, #0]
 80140e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80140e6:	2300      	movs	r3, #0
 80140e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80140ec:	e7f7      	b.n	80140de <_Balloc+0x66>
 80140ee:	bf00      	nop
 80140f0:	08016fc5 	.word	0x08016fc5
 80140f4:	08017045 	.word	0x08017045

080140f8 <_Bfree>:
 80140f8:	b570      	push	{r4, r5, r6, lr}
 80140fa:	69c6      	ldr	r6, [r0, #28]
 80140fc:	4605      	mov	r5, r0
 80140fe:	460c      	mov	r4, r1
 8014100:	b976      	cbnz	r6, 8014120 <_Bfree+0x28>
 8014102:	2010      	movs	r0, #16
 8014104:	f7ff ff02 	bl	8013f0c <malloc>
 8014108:	4602      	mov	r2, r0
 801410a:	61e8      	str	r0, [r5, #28]
 801410c:	b920      	cbnz	r0, 8014118 <_Bfree+0x20>
 801410e:	4b09      	ldr	r3, [pc, #36]	@ (8014134 <_Bfree+0x3c>)
 8014110:	4809      	ldr	r0, [pc, #36]	@ (8014138 <_Bfree+0x40>)
 8014112:	218f      	movs	r1, #143	@ 0x8f
 8014114:	f000 fd3e 	bl	8014b94 <__assert_func>
 8014118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801411c:	6006      	str	r6, [r0, #0]
 801411e:	60c6      	str	r6, [r0, #12]
 8014120:	b13c      	cbz	r4, 8014132 <_Bfree+0x3a>
 8014122:	69eb      	ldr	r3, [r5, #28]
 8014124:	6862      	ldr	r2, [r4, #4]
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801412c:	6021      	str	r1, [r4, #0]
 801412e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014132:	bd70      	pop	{r4, r5, r6, pc}
 8014134:	08016fc5 	.word	0x08016fc5
 8014138:	08017045 	.word	0x08017045

0801413c <__multadd>:
 801413c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014140:	690d      	ldr	r5, [r1, #16]
 8014142:	4607      	mov	r7, r0
 8014144:	460c      	mov	r4, r1
 8014146:	461e      	mov	r6, r3
 8014148:	f101 0c14 	add.w	ip, r1, #20
 801414c:	2000      	movs	r0, #0
 801414e:	f8dc 3000 	ldr.w	r3, [ip]
 8014152:	b299      	uxth	r1, r3
 8014154:	fb02 6101 	mla	r1, r2, r1, r6
 8014158:	0c1e      	lsrs	r6, r3, #16
 801415a:	0c0b      	lsrs	r3, r1, #16
 801415c:	fb02 3306 	mla	r3, r2, r6, r3
 8014160:	b289      	uxth	r1, r1
 8014162:	3001      	adds	r0, #1
 8014164:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014168:	4285      	cmp	r5, r0
 801416a:	f84c 1b04 	str.w	r1, [ip], #4
 801416e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014172:	dcec      	bgt.n	801414e <__multadd+0x12>
 8014174:	b30e      	cbz	r6, 80141ba <__multadd+0x7e>
 8014176:	68a3      	ldr	r3, [r4, #8]
 8014178:	42ab      	cmp	r3, r5
 801417a:	dc19      	bgt.n	80141b0 <__multadd+0x74>
 801417c:	6861      	ldr	r1, [r4, #4]
 801417e:	4638      	mov	r0, r7
 8014180:	3101      	adds	r1, #1
 8014182:	f7ff ff79 	bl	8014078 <_Balloc>
 8014186:	4680      	mov	r8, r0
 8014188:	b928      	cbnz	r0, 8014196 <__multadd+0x5a>
 801418a:	4602      	mov	r2, r0
 801418c:	4b0c      	ldr	r3, [pc, #48]	@ (80141c0 <__multadd+0x84>)
 801418e:	480d      	ldr	r0, [pc, #52]	@ (80141c4 <__multadd+0x88>)
 8014190:	21ba      	movs	r1, #186	@ 0xba
 8014192:	f000 fcff 	bl	8014b94 <__assert_func>
 8014196:	6922      	ldr	r2, [r4, #16]
 8014198:	3202      	adds	r2, #2
 801419a:	f104 010c 	add.w	r1, r4, #12
 801419e:	0092      	lsls	r2, r2, #2
 80141a0:	300c      	adds	r0, #12
 80141a2:	f7ff f800 	bl	80131a6 <memcpy>
 80141a6:	4621      	mov	r1, r4
 80141a8:	4638      	mov	r0, r7
 80141aa:	f7ff ffa5 	bl	80140f8 <_Bfree>
 80141ae:	4644      	mov	r4, r8
 80141b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80141b4:	3501      	adds	r5, #1
 80141b6:	615e      	str	r6, [r3, #20]
 80141b8:	6125      	str	r5, [r4, #16]
 80141ba:	4620      	mov	r0, r4
 80141bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141c0:	08017034 	.word	0x08017034
 80141c4:	08017045 	.word	0x08017045

080141c8 <__hi0bits>:
 80141c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80141cc:	4603      	mov	r3, r0
 80141ce:	bf36      	itet	cc
 80141d0:	0403      	lslcc	r3, r0, #16
 80141d2:	2000      	movcs	r0, #0
 80141d4:	2010      	movcc	r0, #16
 80141d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80141da:	bf3c      	itt	cc
 80141dc:	021b      	lslcc	r3, r3, #8
 80141de:	3008      	addcc	r0, #8
 80141e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80141e4:	bf3c      	itt	cc
 80141e6:	011b      	lslcc	r3, r3, #4
 80141e8:	3004      	addcc	r0, #4
 80141ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80141ee:	bf3c      	itt	cc
 80141f0:	009b      	lslcc	r3, r3, #2
 80141f2:	3002      	addcc	r0, #2
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	db05      	blt.n	8014204 <__hi0bits+0x3c>
 80141f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80141fc:	f100 0001 	add.w	r0, r0, #1
 8014200:	bf08      	it	eq
 8014202:	2020      	moveq	r0, #32
 8014204:	4770      	bx	lr

08014206 <__lo0bits>:
 8014206:	6803      	ldr	r3, [r0, #0]
 8014208:	4602      	mov	r2, r0
 801420a:	f013 0007 	ands.w	r0, r3, #7
 801420e:	d00b      	beq.n	8014228 <__lo0bits+0x22>
 8014210:	07d9      	lsls	r1, r3, #31
 8014212:	d421      	bmi.n	8014258 <__lo0bits+0x52>
 8014214:	0798      	lsls	r0, r3, #30
 8014216:	bf49      	itett	mi
 8014218:	085b      	lsrmi	r3, r3, #1
 801421a:	089b      	lsrpl	r3, r3, #2
 801421c:	2001      	movmi	r0, #1
 801421e:	6013      	strmi	r3, [r2, #0]
 8014220:	bf5c      	itt	pl
 8014222:	6013      	strpl	r3, [r2, #0]
 8014224:	2002      	movpl	r0, #2
 8014226:	4770      	bx	lr
 8014228:	b299      	uxth	r1, r3
 801422a:	b909      	cbnz	r1, 8014230 <__lo0bits+0x2a>
 801422c:	0c1b      	lsrs	r3, r3, #16
 801422e:	2010      	movs	r0, #16
 8014230:	b2d9      	uxtb	r1, r3
 8014232:	b909      	cbnz	r1, 8014238 <__lo0bits+0x32>
 8014234:	3008      	adds	r0, #8
 8014236:	0a1b      	lsrs	r3, r3, #8
 8014238:	0719      	lsls	r1, r3, #28
 801423a:	bf04      	itt	eq
 801423c:	091b      	lsreq	r3, r3, #4
 801423e:	3004      	addeq	r0, #4
 8014240:	0799      	lsls	r1, r3, #30
 8014242:	bf04      	itt	eq
 8014244:	089b      	lsreq	r3, r3, #2
 8014246:	3002      	addeq	r0, #2
 8014248:	07d9      	lsls	r1, r3, #31
 801424a:	d403      	bmi.n	8014254 <__lo0bits+0x4e>
 801424c:	085b      	lsrs	r3, r3, #1
 801424e:	f100 0001 	add.w	r0, r0, #1
 8014252:	d003      	beq.n	801425c <__lo0bits+0x56>
 8014254:	6013      	str	r3, [r2, #0]
 8014256:	4770      	bx	lr
 8014258:	2000      	movs	r0, #0
 801425a:	4770      	bx	lr
 801425c:	2020      	movs	r0, #32
 801425e:	4770      	bx	lr

08014260 <__i2b>:
 8014260:	b510      	push	{r4, lr}
 8014262:	460c      	mov	r4, r1
 8014264:	2101      	movs	r1, #1
 8014266:	f7ff ff07 	bl	8014078 <_Balloc>
 801426a:	4602      	mov	r2, r0
 801426c:	b928      	cbnz	r0, 801427a <__i2b+0x1a>
 801426e:	4b05      	ldr	r3, [pc, #20]	@ (8014284 <__i2b+0x24>)
 8014270:	4805      	ldr	r0, [pc, #20]	@ (8014288 <__i2b+0x28>)
 8014272:	f240 1145 	movw	r1, #325	@ 0x145
 8014276:	f000 fc8d 	bl	8014b94 <__assert_func>
 801427a:	2301      	movs	r3, #1
 801427c:	6144      	str	r4, [r0, #20]
 801427e:	6103      	str	r3, [r0, #16]
 8014280:	bd10      	pop	{r4, pc}
 8014282:	bf00      	nop
 8014284:	08017034 	.word	0x08017034
 8014288:	08017045 	.word	0x08017045

0801428c <__multiply>:
 801428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	4617      	mov	r7, r2
 8014292:	690a      	ldr	r2, [r1, #16]
 8014294:	693b      	ldr	r3, [r7, #16]
 8014296:	429a      	cmp	r2, r3
 8014298:	bfa8      	it	ge
 801429a:	463b      	movge	r3, r7
 801429c:	4689      	mov	r9, r1
 801429e:	bfa4      	itt	ge
 80142a0:	460f      	movge	r7, r1
 80142a2:	4699      	movge	r9, r3
 80142a4:	693d      	ldr	r5, [r7, #16]
 80142a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80142aa:	68bb      	ldr	r3, [r7, #8]
 80142ac:	6879      	ldr	r1, [r7, #4]
 80142ae:	eb05 060a 	add.w	r6, r5, sl
 80142b2:	42b3      	cmp	r3, r6
 80142b4:	b085      	sub	sp, #20
 80142b6:	bfb8      	it	lt
 80142b8:	3101      	addlt	r1, #1
 80142ba:	f7ff fedd 	bl	8014078 <_Balloc>
 80142be:	b930      	cbnz	r0, 80142ce <__multiply+0x42>
 80142c0:	4602      	mov	r2, r0
 80142c2:	4b41      	ldr	r3, [pc, #260]	@ (80143c8 <__multiply+0x13c>)
 80142c4:	4841      	ldr	r0, [pc, #260]	@ (80143cc <__multiply+0x140>)
 80142c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80142ca:	f000 fc63 	bl	8014b94 <__assert_func>
 80142ce:	f100 0414 	add.w	r4, r0, #20
 80142d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80142d6:	4623      	mov	r3, r4
 80142d8:	2200      	movs	r2, #0
 80142da:	4573      	cmp	r3, lr
 80142dc:	d320      	bcc.n	8014320 <__multiply+0x94>
 80142de:	f107 0814 	add.w	r8, r7, #20
 80142e2:	f109 0114 	add.w	r1, r9, #20
 80142e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80142ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80142ee:	9302      	str	r3, [sp, #8]
 80142f0:	1beb      	subs	r3, r5, r7
 80142f2:	3b15      	subs	r3, #21
 80142f4:	f023 0303 	bic.w	r3, r3, #3
 80142f8:	3304      	adds	r3, #4
 80142fa:	3715      	adds	r7, #21
 80142fc:	42bd      	cmp	r5, r7
 80142fe:	bf38      	it	cc
 8014300:	2304      	movcc	r3, #4
 8014302:	9301      	str	r3, [sp, #4]
 8014304:	9b02      	ldr	r3, [sp, #8]
 8014306:	9103      	str	r1, [sp, #12]
 8014308:	428b      	cmp	r3, r1
 801430a:	d80c      	bhi.n	8014326 <__multiply+0x9a>
 801430c:	2e00      	cmp	r6, #0
 801430e:	dd03      	ble.n	8014318 <__multiply+0x8c>
 8014310:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014314:	2b00      	cmp	r3, #0
 8014316:	d055      	beq.n	80143c4 <__multiply+0x138>
 8014318:	6106      	str	r6, [r0, #16]
 801431a:	b005      	add	sp, #20
 801431c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014320:	f843 2b04 	str.w	r2, [r3], #4
 8014324:	e7d9      	b.n	80142da <__multiply+0x4e>
 8014326:	f8b1 a000 	ldrh.w	sl, [r1]
 801432a:	f1ba 0f00 	cmp.w	sl, #0
 801432e:	d01f      	beq.n	8014370 <__multiply+0xe4>
 8014330:	46c4      	mov	ip, r8
 8014332:	46a1      	mov	r9, r4
 8014334:	2700      	movs	r7, #0
 8014336:	f85c 2b04 	ldr.w	r2, [ip], #4
 801433a:	f8d9 3000 	ldr.w	r3, [r9]
 801433e:	fa1f fb82 	uxth.w	fp, r2
 8014342:	b29b      	uxth	r3, r3
 8014344:	fb0a 330b 	mla	r3, sl, fp, r3
 8014348:	443b      	add	r3, r7
 801434a:	f8d9 7000 	ldr.w	r7, [r9]
 801434e:	0c12      	lsrs	r2, r2, #16
 8014350:	0c3f      	lsrs	r7, r7, #16
 8014352:	fb0a 7202 	mla	r2, sl, r2, r7
 8014356:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801435a:	b29b      	uxth	r3, r3
 801435c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014360:	4565      	cmp	r5, ip
 8014362:	f849 3b04 	str.w	r3, [r9], #4
 8014366:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801436a:	d8e4      	bhi.n	8014336 <__multiply+0xaa>
 801436c:	9b01      	ldr	r3, [sp, #4]
 801436e:	50e7      	str	r7, [r4, r3]
 8014370:	9b03      	ldr	r3, [sp, #12]
 8014372:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014376:	3104      	adds	r1, #4
 8014378:	f1b9 0f00 	cmp.w	r9, #0
 801437c:	d020      	beq.n	80143c0 <__multiply+0x134>
 801437e:	6823      	ldr	r3, [r4, #0]
 8014380:	4647      	mov	r7, r8
 8014382:	46a4      	mov	ip, r4
 8014384:	f04f 0a00 	mov.w	sl, #0
 8014388:	f8b7 b000 	ldrh.w	fp, [r7]
 801438c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8014390:	fb09 220b 	mla	r2, r9, fp, r2
 8014394:	4452      	add	r2, sl
 8014396:	b29b      	uxth	r3, r3
 8014398:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801439c:	f84c 3b04 	str.w	r3, [ip], #4
 80143a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80143a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80143a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80143ac:	fb09 330a 	mla	r3, r9, sl, r3
 80143b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80143b4:	42bd      	cmp	r5, r7
 80143b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80143ba:	d8e5      	bhi.n	8014388 <__multiply+0xfc>
 80143bc:	9a01      	ldr	r2, [sp, #4]
 80143be:	50a3      	str	r3, [r4, r2]
 80143c0:	3404      	adds	r4, #4
 80143c2:	e79f      	b.n	8014304 <__multiply+0x78>
 80143c4:	3e01      	subs	r6, #1
 80143c6:	e7a1      	b.n	801430c <__multiply+0x80>
 80143c8:	08017034 	.word	0x08017034
 80143cc:	08017045 	.word	0x08017045

080143d0 <__pow5mult>:
 80143d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143d4:	4615      	mov	r5, r2
 80143d6:	f012 0203 	ands.w	r2, r2, #3
 80143da:	4607      	mov	r7, r0
 80143dc:	460e      	mov	r6, r1
 80143de:	d007      	beq.n	80143f0 <__pow5mult+0x20>
 80143e0:	4c25      	ldr	r4, [pc, #148]	@ (8014478 <__pow5mult+0xa8>)
 80143e2:	3a01      	subs	r2, #1
 80143e4:	2300      	movs	r3, #0
 80143e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80143ea:	f7ff fea7 	bl	801413c <__multadd>
 80143ee:	4606      	mov	r6, r0
 80143f0:	10ad      	asrs	r5, r5, #2
 80143f2:	d03d      	beq.n	8014470 <__pow5mult+0xa0>
 80143f4:	69fc      	ldr	r4, [r7, #28]
 80143f6:	b97c      	cbnz	r4, 8014418 <__pow5mult+0x48>
 80143f8:	2010      	movs	r0, #16
 80143fa:	f7ff fd87 	bl	8013f0c <malloc>
 80143fe:	4602      	mov	r2, r0
 8014400:	61f8      	str	r0, [r7, #28]
 8014402:	b928      	cbnz	r0, 8014410 <__pow5mult+0x40>
 8014404:	4b1d      	ldr	r3, [pc, #116]	@ (801447c <__pow5mult+0xac>)
 8014406:	481e      	ldr	r0, [pc, #120]	@ (8014480 <__pow5mult+0xb0>)
 8014408:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801440c:	f000 fbc2 	bl	8014b94 <__assert_func>
 8014410:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014414:	6004      	str	r4, [r0, #0]
 8014416:	60c4      	str	r4, [r0, #12]
 8014418:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801441c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014420:	b94c      	cbnz	r4, 8014436 <__pow5mult+0x66>
 8014422:	f240 2171 	movw	r1, #625	@ 0x271
 8014426:	4638      	mov	r0, r7
 8014428:	f7ff ff1a 	bl	8014260 <__i2b>
 801442c:	2300      	movs	r3, #0
 801442e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014432:	4604      	mov	r4, r0
 8014434:	6003      	str	r3, [r0, #0]
 8014436:	f04f 0900 	mov.w	r9, #0
 801443a:	07eb      	lsls	r3, r5, #31
 801443c:	d50a      	bpl.n	8014454 <__pow5mult+0x84>
 801443e:	4631      	mov	r1, r6
 8014440:	4622      	mov	r2, r4
 8014442:	4638      	mov	r0, r7
 8014444:	f7ff ff22 	bl	801428c <__multiply>
 8014448:	4631      	mov	r1, r6
 801444a:	4680      	mov	r8, r0
 801444c:	4638      	mov	r0, r7
 801444e:	f7ff fe53 	bl	80140f8 <_Bfree>
 8014452:	4646      	mov	r6, r8
 8014454:	106d      	asrs	r5, r5, #1
 8014456:	d00b      	beq.n	8014470 <__pow5mult+0xa0>
 8014458:	6820      	ldr	r0, [r4, #0]
 801445a:	b938      	cbnz	r0, 801446c <__pow5mult+0x9c>
 801445c:	4622      	mov	r2, r4
 801445e:	4621      	mov	r1, r4
 8014460:	4638      	mov	r0, r7
 8014462:	f7ff ff13 	bl	801428c <__multiply>
 8014466:	6020      	str	r0, [r4, #0]
 8014468:	f8c0 9000 	str.w	r9, [r0]
 801446c:	4604      	mov	r4, r0
 801446e:	e7e4      	b.n	801443a <__pow5mult+0x6a>
 8014470:	4630      	mov	r0, r6
 8014472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014476:	bf00      	nop
 8014478:	080170f8 	.word	0x080170f8
 801447c:	08016fc5 	.word	0x08016fc5
 8014480:	08017045 	.word	0x08017045

08014484 <__lshift>:
 8014484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014488:	460c      	mov	r4, r1
 801448a:	6849      	ldr	r1, [r1, #4]
 801448c:	6923      	ldr	r3, [r4, #16]
 801448e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014492:	68a3      	ldr	r3, [r4, #8]
 8014494:	4607      	mov	r7, r0
 8014496:	4691      	mov	r9, r2
 8014498:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801449c:	f108 0601 	add.w	r6, r8, #1
 80144a0:	42b3      	cmp	r3, r6
 80144a2:	db0b      	blt.n	80144bc <__lshift+0x38>
 80144a4:	4638      	mov	r0, r7
 80144a6:	f7ff fde7 	bl	8014078 <_Balloc>
 80144aa:	4605      	mov	r5, r0
 80144ac:	b948      	cbnz	r0, 80144c2 <__lshift+0x3e>
 80144ae:	4602      	mov	r2, r0
 80144b0:	4b28      	ldr	r3, [pc, #160]	@ (8014554 <__lshift+0xd0>)
 80144b2:	4829      	ldr	r0, [pc, #164]	@ (8014558 <__lshift+0xd4>)
 80144b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80144b8:	f000 fb6c 	bl	8014b94 <__assert_func>
 80144bc:	3101      	adds	r1, #1
 80144be:	005b      	lsls	r3, r3, #1
 80144c0:	e7ee      	b.n	80144a0 <__lshift+0x1c>
 80144c2:	2300      	movs	r3, #0
 80144c4:	f100 0114 	add.w	r1, r0, #20
 80144c8:	f100 0210 	add.w	r2, r0, #16
 80144cc:	4618      	mov	r0, r3
 80144ce:	4553      	cmp	r3, sl
 80144d0:	db33      	blt.n	801453a <__lshift+0xb6>
 80144d2:	6920      	ldr	r0, [r4, #16]
 80144d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80144d8:	f104 0314 	add.w	r3, r4, #20
 80144dc:	f019 091f 	ands.w	r9, r9, #31
 80144e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80144e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80144e8:	d02b      	beq.n	8014542 <__lshift+0xbe>
 80144ea:	f1c9 0e20 	rsb	lr, r9, #32
 80144ee:	468a      	mov	sl, r1
 80144f0:	2200      	movs	r2, #0
 80144f2:	6818      	ldr	r0, [r3, #0]
 80144f4:	fa00 f009 	lsl.w	r0, r0, r9
 80144f8:	4310      	orrs	r0, r2
 80144fa:	f84a 0b04 	str.w	r0, [sl], #4
 80144fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8014502:	459c      	cmp	ip, r3
 8014504:	fa22 f20e 	lsr.w	r2, r2, lr
 8014508:	d8f3      	bhi.n	80144f2 <__lshift+0x6e>
 801450a:	ebac 0304 	sub.w	r3, ip, r4
 801450e:	3b15      	subs	r3, #21
 8014510:	f023 0303 	bic.w	r3, r3, #3
 8014514:	3304      	adds	r3, #4
 8014516:	f104 0015 	add.w	r0, r4, #21
 801451a:	4560      	cmp	r0, ip
 801451c:	bf88      	it	hi
 801451e:	2304      	movhi	r3, #4
 8014520:	50ca      	str	r2, [r1, r3]
 8014522:	b10a      	cbz	r2, 8014528 <__lshift+0xa4>
 8014524:	f108 0602 	add.w	r6, r8, #2
 8014528:	3e01      	subs	r6, #1
 801452a:	4638      	mov	r0, r7
 801452c:	612e      	str	r6, [r5, #16]
 801452e:	4621      	mov	r1, r4
 8014530:	f7ff fde2 	bl	80140f8 <_Bfree>
 8014534:	4628      	mov	r0, r5
 8014536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801453a:	f842 0f04 	str.w	r0, [r2, #4]!
 801453e:	3301      	adds	r3, #1
 8014540:	e7c5      	b.n	80144ce <__lshift+0x4a>
 8014542:	3904      	subs	r1, #4
 8014544:	f853 2b04 	ldr.w	r2, [r3], #4
 8014548:	f841 2f04 	str.w	r2, [r1, #4]!
 801454c:	459c      	cmp	ip, r3
 801454e:	d8f9      	bhi.n	8014544 <__lshift+0xc0>
 8014550:	e7ea      	b.n	8014528 <__lshift+0xa4>
 8014552:	bf00      	nop
 8014554:	08017034 	.word	0x08017034
 8014558:	08017045 	.word	0x08017045

0801455c <__mcmp>:
 801455c:	690a      	ldr	r2, [r1, #16]
 801455e:	4603      	mov	r3, r0
 8014560:	6900      	ldr	r0, [r0, #16]
 8014562:	1a80      	subs	r0, r0, r2
 8014564:	b530      	push	{r4, r5, lr}
 8014566:	d10e      	bne.n	8014586 <__mcmp+0x2a>
 8014568:	3314      	adds	r3, #20
 801456a:	3114      	adds	r1, #20
 801456c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014570:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014574:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014578:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801457c:	4295      	cmp	r5, r2
 801457e:	d003      	beq.n	8014588 <__mcmp+0x2c>
 8014580:	d205      	bcs.n	801458e <__mcmp+0x32>
 8014582:	f04f 30ff 	mov.w	r0, #4294967295
 8014586:	bd30      	pop	{r4, r5, pc}
 8014588:	42a3      	cmp	r3, r4
 801458a:	d3f3      	bcc.n	8014574 <__mcmp+0x18>
 801458c:	e7fb      	b.n	8014586 <__mcmp+0x2a>
 801458e:	2001      	movs	r0, #1
 8014590:	e7f9      	b.n	8014586 <__mcmp+0x2a>
	...

08014594 <__mdiff>:
 8014594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014598:	4689      	mov	r9, r1
 801459a:	4606      	mov	r6, r0
 801459c:	4611      	mov	r1, r2
 801459e:	4648      	mov	r0, r9
 80145a0:	4614      	mov	r4, r2
 80145a2:	f7ff ffdb 	bl	801455c <__mcmp>
 80145a6:	1e05      	subs	r5, r0, #0
 80145a8:	d112      	bne.n	80145d0 <__mdiff+0x3c>
 80145aa:	4629      	mov	r1, r5
 80145ac:	4630      	mov	r0, r6
 80145ae:	f7ff fd63 	bl	8014078 <_Balloc>
 80145b2:	4602      	mov	r2, r0
 80145b4:	b928      	cbnz	r0, 80145c2 <__mdiff+0x2e>
 80145b6:	4b3f      	ldr	r3, [pc, #252]	@ (80146b4 <__mdiff+0x120>)
 80145b8:	f240 2137 	movw	r1, #567	@ 0x237
 80145bc:	483e      	ldr	r0, [pc, #248]	@ (80146b8 <__mdiff+0x124>)
 80145be:	f000 fae9 	bl	8014b94 <__assert_func>
 80145c2:	2301      	movs	r3, #1
 80145c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80145c8:	4610      	mov	r0, r2
 80145ca:	b003      	add	sp, #12
 80145cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145d0:	bfbc      	itt	lt
 80145d2:	464b      	movlt	r3, r9
 80145d4:	46a1      	movlt	r9, r4
 80145d6:	4630      	mov	r0, r6
 80145d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80145dc:	bfba      	itte	lt
 80145de:	461c      	movlt	r4, r3
 80145e0:	2501      	movlt	r5, #1
 80145e2:	2500      	movge	r5, #0
 80145e4:	f7ff fd48 	bl	8014078 <_Balloc>
 80145e8:	4602      	mov	r2, r0
 80145ea:	b918      	cbnz	r0, 80145f4 <__mdiff+0x60>
 80145ec:	4b31      	ldr	r3, [pc, #196]	@ (80146b4 <__mdiff+0x120>)
 80145ee:	f240 2145 	movw	r1, #581	@ 0x245
 80145f2:	e7e3      	b.n	80145bc <__mdiff+0x28>
 80145f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80145f8:	6926      	ldr	r6, [r4, #16]
 80145fa:	60c5      	str	r5, [r0, #12]
 80145fc:	f109 0310 	add.w	r3, r9, #16
 8014600:	f109 0514 	add.w	r5, r9, #20
 8014604:	f104 0e14 	add.w	lr, r4, #20
 8014608:	f100 0b14 	add.w	fp, r0, #20
 801460c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014610:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014614:	9301      	str	r3, [sp, #4]
 8014616:	46d9      	mov	r9, fp
 8014618:	f04f 0c00 	mov.w	ip, #0
 801461c:	9b01      	ldr	r3, [sp, #4]
 801461e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014622:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014626:	9301      	str	r3, [sp, #4]
 8014628:	fa1f f38a 	uxth.w	r3, sl
 801462c:	4619      	mov	r1, r3
 801462e:	b283      	uxth	r3, r0
 8014630:	1acb      	subs	r3, r1, r3
 8014632:	0c00      	lsrs	r0, r0, #16
 8014634:	4463      	add	r3, ip
 8014636:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801463a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801463e:	b29b      	uxth	r3, r3
 8014640:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014644:	4576      	cmp	r6, lr
 8014646:	f849 3b04 	str.w	r3, [r9], #4
 801464a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801464e:	d8e5      	bhi.n	801461c <__mdiff+0x88>
 8014650:	1b33      	subs	r3, r6, r4
 8014652:	3b15      	subs	r3, #21
 8014654:	f023 0303 	bic.w	r3, r3, #3
 8014658:	3415      	adds	r4, #21
 801465a:	3304      	adds	r3, #4
 801465c:	42a6      	cmp	r6, r4
 801465e:	bf38      	it	cc
 8014660:	2304      	movcc	r3, #4
 8014662:	441d      	add	r5, r3
 8014664:	445b      	add	r3, fp
 8014666:	461e      	mov	r6, r3
 8014668:	462c      	mov	r4, r5
 801466a:	4544      	cmp	r4, r8
 801466c:	d30e      	bcc.n	801468c <__mdiff+0xf8>
 801466e:	f108 0103 	add.w	r1, r8, #3
 8014672:	1b49      	subs	r1, r1, r5
 8014674:	f021 0103 	bic.w	r1, r1, #3
 8014678:	3d03      	subs	r5, #3
 801467a:	45a8      	cmp	r8, r5
 801467c:	bf38      	it	cc
 801467e:	2100      	movcc	r1, #0
 8014680:	440b      	add	r3, r1
 8014682:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014686:	b191      	cbz	r1, 80146ae <__mdiff+0x11a>
 8014688:	6117      	str	r7, [r2, #16]
 801468a:	e79d      	b.n	80145c8 <__mdiff+0x34>
 801468c:	f854 1b04 	ldr.w	r1, [r4], #4
 8014690:	46e6      	mov	lr, ip
 8014692:	0c08      	lsrs	r0, r1, #16
 8014694:	fa1c fc81 	uxtah	ip, ip, r1
 8014698:	4471      	add	r1, lr
 801469a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801469e:	b289      	uxth	r1, r1
 80146a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80146a4:	f846 1b04 	str.w	r1, [r6], #4
 80146a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80146ac:	e7dd      	b.n	801466a <__mdiff+0xd6>
 80146ae:	3f01      	subs	r7, #1
 80146b0:	e7e7      	b.n	8014682 <__mdiff+0xee>
 80146b2:	bf00      	nop
 80146b4:	08017034 	.word	0x08017034
 80146b8:	08017045 	.word	0x08017045

080146bc <__d2b>:
 80146bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80146c0:	460f      	mov	r7, r1
 80146c2:	2101      	movs	r1, #1
 80146c4:	ec59 8b10 	vmov	r8, r9, d0
 80146c8:	4616      	mov	r6, r2
 80146ca:	f7ff fcd5 	bl	8014078 <_Balloc>
 80146ce:	4604      	mov	r4, r0
 80146d0:	b930      	cbnz	r0, 80146e0 <__d2b+0x24>
 80146d2:	4602      	mov	r2, r0
 80146d4:	4b23      	ldr	r3, [pc, #140]	@ (8014764 <__d2b+0xa8>)
 80146d6:	4824      	ldr	r0, [pc, #144]	@ (8014768 <__d2b+0xac>)
 80146d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80146dc:	f000 fa5a 	bl	8014b94 <__assert_func>
 80146e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80146e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80146e8:	b10d      	cbz	r5, 80146ee <__d2b+0x32>
 80146ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80146ee:	9301      	str	r3, [sp, #4]
 80146f0:	f1b8 0300 	subs.w	r3, r8, #0
 80146f4:	d023      	beq.n	801473e <__d2b+0x82>
 80146f6:	4668      	mov	r0, sp
 80146f8:	9300      	str	r3, [sp, #0]
 80146fa:	f7ff fd84 	bl	8014206 <__lo0bits>
 80146fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014702:	b1d0      	cbz	r0, 801473a <__d2b+0x7e>
 8014704:	f1c0 0320 	rsb	r3, r0, #32
 8014708:	fa02 f303 	lsl.w	r3, r2, r3
 801470c:	430b      	orrs	r3, r1
 801470e:	40c2      	lsrs	r2, r0
 8014710:	6163      	str	r3, [r4, #20]
 8014712:	9201      	str	r2, [sp, #4]
 8014714:	9b01      	ldr	r3, [sp, #4]
 8014716:	61a3      	str	r3, [r4, #24]
 8014718:	2b00      	cmp	r3, #0
 801471a:	bf0c      	ite	eq
 801471c:	2201      	moveq	r2, #1
 801471e:	2202      	movne	r2, #2
 8014720:	6122      	str	r2, [r4, #16]
 8014722:	b1a5      	cbz	r5, 801474e <__d2b+0x92>
 8014724:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014728:	4405      	add	r5, r0
 801472a:	603d      	str	r5, [r7, #0]
 801472c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014730:	6030      	str	r0, [r6, #0]
 8014732:	4620      	mov	r0, r4
 8014734:	b003      	add	sp, #12
 8014736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801473a:	6161      	str	r1, [r4, #20]
 801473c:	e7ea      	b.n	8014714 <__d2b+0x58>
 801473e:	a801      	add	r0, sp, #4
 8014740:	f7ff fd61 	bl	8014206 <__lo0bits>
 8014744:	9b01      	ldr	r3, [sp, #4]
 8014746:	6163      	str	r3, [r4, #20]
 8014748:	3020      	adds	r0, #32
 801474a:	2201      	movs	r2, #1
 801474c:	e7e8      	b.n	8014720 <__d2b+0x64>
 801474e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014752:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014756:	6038      	str	r0, [r7, #0]
 8014758:	6918      	ldr	r0, [r3, #16]
 801475a:	f7ff fd35 	bl	80141c8 <__hi0bits>
 801475e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014762:	e7e5      	b.n	8014730 <__d2b+0x74>
 8014764:	08017034 	.word	0x08017034
 8014768:	08017045 	.word	0x08017045

0801476c <__ssputs_r>:
 801476c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014770:	688e      	ldr	r6, [r1, #8]
 8014772:	461f      	mov	r7, r3
 8014774:	42be      	cmp	r6, r7
 8014776:	680b      	ldr	r3, [r1, #0]
 8014778:	4682      	mov	sl, r0
 801477a:	460c      	mov	r4, r1
 801477c:	4690      	mov	r8, r2
 801477e:	d82d      	bhi.n	80147dc <__ssputs_r+0x70>
 8014780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014784:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014788:	d026      	beq.n	80147d8 <__ssputs_r+0x6c>
 801478a:	6965      	ldr	r5, [r4, #20]
 801478c:	6909      	ldr	r1, [r1, #16]
 801478e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014792:	eba3 0901 	sub.w	r9, r3, r1
 8014796:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801479a:	1c7b      	adds	r3, r7, #1
 801479c:	444b      	add	r3, r9
 801479e:	106d      	asrs	r5, r5, #1
 80147a0:	429d      	cmp	r5, r3
 80147a2:	bf38      	it	cc
 80147a4:	461d      	movcc	r5, r3
 80147a6:	0553      	lsls	r3, r2, #21
 80147a8:	d527      	bpl.n	80147fa <__ssputs_r+0x8e>
 80147aa:	4629      	mov	r1, r5
 80147ac:	f7ff fbd8 	bl	8013f60 <_malloc_r>
 80147b0:	4606      	mov	r6, r0
 80147b2:	b360      	cbz	r0, 801480e <__ssputs_r+0xa2>
 80147b4:	6921      	ldr	r1, [r4, #16]
 80147b6:	464a      	mov	r2, r9
 80147b8:	f7fe fcf5 	bl	80131a6 <memcpy>
 80147bc:	89a3      	ldrh	r3, [r4, #12]
 80147be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80147c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80147c6:	81a3      	strh	r3, [r4, #12]
 80147c8:	6126      	str	r6, [r4, #16]
 80147ca:	6165      	str	r5, [r4, #20]
 80147cc:	444e      	add	r6, r9
 80147ce:	eba5 0509 	sub.w	r5, r5, r9
 80147d2:	6026      	str	r6, [r4, #0]
 80147d4:	60a5      	str	r5, [r4, #8]
 80147d6:	463e      	mov	r6, r7
 80147d8:	42be      	cmp	r6, r7
 80147da:	d900      	bls.n	80147de <__ssputs_r+0x72>
 80147dc:	463e      	mov	r6, r7
 80147de:	6820      	ldr	r0, [r4, #0]
 80147e0:	4632      	mov	r2, r6
 80147e2:	4641      	mov	r1, r8
 80147e4:	f7fe fc45 	bl	8013072 <memmove>
 80147e8:	68a3      	ldr	r3, [r4, #8]
 80147ea:	1b9b      	subs	r3, r3, r6
 80147ec:	60a3      	str	r3, [r4, #8]
 80147ee:	6823      	ldr	r3, [r4, #0]
 80147f0:	4433      	add	r3, r6
 80147f2:	6023      	str	r3, [r4, #0]
 80147f4:	2000      	movs	r0, #0
 80147f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147fa:	462a      	mov	r2, r5
 80147fc:	f000 fa0e 	bl	8014c1c <_realloc_r>
 8014800:	4606      	mov	r6, r0
 8014802:	2800      	cmp	r0, #0
 8014804:	d1e0      	bne.n	80147c8 <__ssputs_r+0x5c>
 8014806:	6921      	ldr	r1, [r4, #16]
 8014808:	4650      	mov	r0, sl
 801480a:	f7ff fb35 	bl	8013e78 <_free_r>
 801480e:	230c      	movs	r3, #12
 8014810:	f8ca 3000 	str.w	r3, [sl]
 8014814:	89a3      	ldrh	r3, [r4, #12]
 8014816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801481a:	81a3      	strh	r3, [r4, #12]
 801481c:	f04f 30ff 	mov.w	r0, #4294967295
 8014820:	e7e9      	b.n	80147f6 <__ssputs_r+0x8a>
	...

08014824 <_svfiprintf_r>:
 8014824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014828:	4698      	mov	r8, r3
 801482a:	898b      	ldrh	r3, [r1, #12]
 801482c:	061b      	lsls	r3, r3, #24
 801482e:	b09d      	sub	sp, #116	@ 0x74
 8014830:	4607      	mov	r7, r0
 8014832:	460d      	mov	r5, r1
 8014834:	4614      	mov	r4, r2
 8014836:	d510      	bpl.n	801485a <_svfiprintf_r+0x36>
 8014838:	690b      	ldr	r3, [r1, #16]
 801483a:	b973      	cbnz	r3, 801485a <_svfiprintf_r+0x36>
 801483c:	2140      	movs	r1, #64	@ 0x40
 801483e:	f7ff fb8f 	bl	8013f60 <_malloc_r>
 8014842:	6028      	str	r0, [r5, #0]
 8014844:	6128      	str	r0, [r5, #16]
 8014846:	b930      	cbnz	r0, 8014856 <_svfiprintf_r+0x32>
 8014848:	230c      	movs	r3, #12
 801484a:	603b      	str	r3, [r7, #0]
 801484c:	f04f 30ff 	mov.w	r0, #4294967295
 8014850:	b01d      	add	sp, #116	@ 0x74
 8014852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014856:	2340      	movs	r3, #64	@ 0x40
 8014858:	616b      	str	r3, [r5, #20]
 801485a:	2300      	movs	r3, #0
 801485c:	9309      	str	r3, [sp, #36]	@ 0x24
 801485e:	2320      	movs	r3, #32
 8014860:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014864:	f8cd 800c 	str.w	r8, [sp, #12]
 8014868:	2330      	movs	r3, #48	@ 0x30
 801486a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014a08 <_svfiprintf_r+0x1e4>
 801486e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014872:	f04f 0901 	mov.w	r9, #1
 8014876:	4623      	mov	r3, r4
 8014878:	469a      	mov	sl, r3
 801487a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801487e:	b10a      	cbz	r2, 8014884 <_svfiprintf_r+0x60>
 8014880:	2a25      	cmp	r2, #37	@ 0x25
 8014882:	d1f9      	bne.n	8014878 <_svfiprintf_r+0x54>
 8014884:	ebba 0b04 	subs.w	fp, sl, r4
 8014888:	d00b      	beq.n	80148a2 <_svfiprintf_r+0x7e>
 801488a:	465b      	mov	r3, fp
 801488c:	4622      	mov	r2, r4
 801488e:	4629      	mov	r1, r5
 8014890:	4638      	mov	r0, r7
 8014892:	f7ff ff6b 	bl	801476c <__ssputs_r>
 8014896:	3001      	adds	r0, #1
 8014898:	f000 80a7 	beq.w	80149ea <_svfiprintf_r+0x1c6>
 801489c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801489e:	445a      	add	r2, fp
 80148a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80148a2:	f89a 3000 	ldrb.w	r3, [sl]
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	f000 809f 	beq.w	80149ea <_svfiprintf_r+0x1c6>
 80148ac:	2300      	movs	r3, #0
 80148ae:	f04f 32ff 	mov.w	r2, #4294967295
 80148b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80148b6:	f10a 0a01 	add.w	sl, sl, #1
 80148ba:	9304      	str	r3, [sp, #16]
 80148bc:	9307      	str	r3, [sp, #28]
 80148be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80148c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80148c4:	4654      	mov	r4, sl
 80148c6:	2205      	movs	r2, #5
 80148c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148cc:	484e      	ldr	r0, [pc, #312]	@ (8014a08 <_svfiprintf_r+0x1e4>)
 80148ce:	f7eb fca7 	bl	8000220 <memchr>
 80148d2:	9a04      	ldr	r2, [sp, #16]
 80148d4:	b9d8      	cbnz	r0, 801490e <_svfiprintf_r+0xea>
 80148d6:	06d0      	lsls	r0, r2, #27
 80148d8:	bf44      	itt	mi
 80148da:	2320      	movmi	r3, #32
 80148dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148e0:	0711      	lsls	r1, r2, #28
 80148e2:	bf44      	itt	mi
 80148e4:	232b      	movmi	r3, #43	@ 0x2b
 80148e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148ea:	f89a 3000 	ldrb.w	r3, [sl]
 80148ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80148f0:	d015      	beq.n	801491e <_svfiprintf_r+0xfa>
 80148f2:	9a07      	ldr	r2, [sp, #28]
 80148f4:	4654      	mov	r4, sl
 80148f6:	2000      	movs	r0, #0
 80148f8:	f04f 0c0a 	mov.w	ip, #10
 80148fc:	4621      	mov	r1, r4
 80148fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014902:	3b30      	subs	r3, #48	@ 0x30
 8014904:	2b09      	cmp	r3, #9
 8014906:	d94b      	bls.n	80149a0 <_svfiprintf_r+0x17c>
 8014908:	b1b0      	cbz	r0, 8014938 <_svfiprintf_r+0x114>
 801490a:	9207      	str	r2, [sp, #28]
 801490c:	e014      	b.n	8014938 <_svfiprintf_r+0x114>
 801490e:	eba0 0308 	sub.w	r3, r0, r8
 8014912:	fa09 f303 	lsl.w	r3, r9, r3
 8014916:	4313      	orrs	r3, r2
 8014918:	9304      	str	r3, [sp, #16]
 801491a:	46a2      	mov	sl, r4
 801491c:	e7d2      	b.n	80148c4 <_svfiprintf_r+0xa0>
 801491e:	9b03      	ldr	r3, [sp, #12]
 8014920:	1d19      	adds	r1, r3, #4
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	9103      	str	r1, [sp, #12]
 8014926:	2b00      	cmp	r3, #0
 8014928:	bfbb      	ittet	lt
 801492a:	425b      	neglt	r3, r3
 801492c:	f042 0202 	orrlt.w	r2, r2, #2
 8014930:	9307      	strge	r3, [sp, #28]
 8014932:	9307      	strlt	r3, [sp, #28]
 8014934:	bfb8      	it	lt
 8014936:	9204      	strlt	r2, [sp, #16]
 8014938:	7823      	ldrb	r3, [r4, #0]
 801493a:	2b2e      	cmp	r3, #46	@ 0x2e
 801493c:	d10a      	bne.n	8014954 <_svfiprintf_r+0x130>
 801493e:	7863      	ldrb	r3, [r4, #1]
 8014940:	2b2a      	cmp	r3, #42	@ 0x2a
 8014942:	d132      	bne.n	80149aa <_svfiprintf_r+0x186>
 8014944:	9b03      	ldr	r3, [sp, #12]
 8014946:	1d1a      	adds	r2, r3, #4
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	9203      	str	r2, [sp, #12]
 801494c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014950:	3402      	adds	r4, #2
 8014952:	9305      	str	r3, [sp, #20]
 8014954:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014a18 <_svfiprintf_r+0x1f4>
 8014958:	7821      	ldrb	r1, [r4, #0]
 801495a:	2203      	movs	r2, #3
 801495c:	4650      	mov	r0, sl
 801495e:	f7eb fc5f 	bl	8000220 <memchr>
 8014962:	b138      	cbz	r0, 8014974 <_svfiprintf_r+0x150>
 8014964:	9b04      	ldr	r3, [sp, #16]
 8014966:	eba0 000a 	sub.w	r0, r0, sl
 801496a:	2240      	movs	r2, #64	@ 0x40
 801496c:	4082      	lsls	r2, r0
 801496e:	4313      	orrs	r3, r2
 8014970:	3401      	adds	r4, #1
 8014972:	9304      	str	r3, [sp, #16]
 8014974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014978:	4824      	ldr	r0, [pc, #144]	@ (8014a0c <_svfiprintf_r+0x1e8>)
 801497a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801497e:	2206      	movs	r2, #6
 8014980:	f7eb fc4e 	bl	8000220 <memchr>
 8014984:	2800      	cmp	r0, #0
 8014986:	d036      	beq.n	80149f6 <_svfiprintf_r+0x1d2>
 8014988:	4b21      	ldr	r3, [pc, #132]	@ (8014a10 <_svfiprintf_r+0x1ec>)
 801498a:	bb1b      	cbnz	r3, 80149d4 <_svfiprintf_r+0x1b0>
 801498c:	9b03      	ldr	r3, [sp, #12]
 801498e:	3307      	adds	r3, #7
 8014990:	f023 0307 	bic.w	r3, r3, #7
 8014994:	3308      	adds	r3, #8
 8014996:	9303      	str	r3, [sp, #12]
 8014998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801499a:	4433      	add	r3, r6
 801499c:	9309      	str	r3, [sp, #36]	@ 0x24
 801499e:	e76a      	b.n	8014876 <_svfiprintf_r+0x52>
 80149a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80149a4:	460c      	mov	r4, r1
 80149a6:	2001      	movs	r0, #1
 80149a8:	e7a8      	b.n	80148fc <_svfiprintf_r+0xd8>
 80149aa:	2300      	movs	r3, #0
 80149ac:	3401      	adds	r4, #1
 80149ae:	9305      	str	r3, [sp, #20]
 80149b0:	4619      	mov	r1, r3
 80149b2:	f04f 0c0a 	mov.w	ip, #10
 80149b6:	4620      	mov	r0, r4
 80149b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80149bc:	3a30      	subs	r2, #48	@ 0x30
 80149be:	2a09      	cmp	r2, #9
 80149c0:	d903      	bls.n	80149ca <_svfiprintf_r+0x1a6>
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d0c6      	beq.n	8014954 <_svfiprintf_r+0x130>
 80149c6:	9105      	str	r1, [sp, #20]
 80149c8:	e7c4      	b.n	8014954 <_svfiprintf_r+0x130>
 80149ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80149ce:	4604      	mov	r4, r0
 80149d0:	2301      	movs	r3, #1
 80149d2:	e7f0      	b.n	80149b6 <_svfiprintf_r+0x192>
 80149d4:	ab03      	add	r3, sp, #12
 80149d6:	9300      	str	r3, [sp, #0]
 80149d8:	462a      	mov	r2, r5
 80149da:	4b0e      	ldr	r3, [pc, #56]	@ (8014a14 <_svfiprintf_r+0x1f0>)
 80149dc:	a904      	add	r1, sp, #16
 80149de:	4638      	mov	r0, r7
 80149e0:	f7fd fe34 	bl	801264c <_printf_float>
 80149e4:	1c42      	adds	r2, r0, #1
 80149e6:	4606      	mov	r6, r0
 80149e8:	d1d6      	bne.n	8014998 <_svfiprintf_r+0x174>
 80149ea:	89ab      	ldrh	r3, [r5, #12]
 80149ec:	065b      	lsls	r3, r3, #25
 80149ee:	f53f af2d 	bmi.w	801484c <_svfiprintf_r+0x28>
 80149f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80149f4:	e72c      	b.n	8014850 <_svfiprintf_r+0x2c>
 80149f6:	ab03      	add	r3, sp, #12
 80149f8:	9300      	str	r3, [sp, #0]
 80149fa:	462a      	mov	r2, r5
 80149fc:	4b05      	ldr	r3, [pc, #20]	@ (8014a14 <_svfiprintf_r+0x1f0>)
 80149fe:	a904      	add	r1, sp, #16
 8014a00:	4638      	mov	r0, r7
 8014a02:	f7fe f8bb 	bl	8012b7c <_printf_i>
 8014a06:	e7ed      	b.n	80149e4 <_svfiprintf_r+0x1c0>
 8014a08:	0801709e 	.word	0x0801709e
 8014a0c:	080170a8 	.word	0x080170a8
 8014a10:	0801264d 	.word	0x0801264d
 8014a14:	0801476d 	.word	0x0801476d
 8014a18:	080170a4 	.word	0x080170a4

08014a1c <__sflush_r>:
 8014a1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a24:	0716      	lsls	r6, r2, #28
 8014a26:	4605      	mov	r5, r0
 8014a28:	460c      	mov	r4, r1
 8014a2a:	d454      	bmi.n	8014ad6 <__sflush_r+0xba>
 8014a2c:	684b      	ldr	r3, [r1, #4]
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	dc02      	bgt.n	8014a38 <__sflush_r+0x1c>
 8014a32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014a34:	2b00      	cmp	r3, #0
 8014a36:	dd48      	ble.n	8014aca <__sflush_r+0xae>
 8014a38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014a3a:	2e00      	cmp	r6, #0
 8014a3c:	d045      	beq.n	8014aca <__sflush_r+0xae>
 8014a3e:	2300      	movs	r3, #0
 8014a40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014a44:	682f      	ldr	r7, [r5, #0]
 8014a46:	6a21      	ldr	r1, [r4, #32]
 8014a48:	602b      	str	r3, [r5, #0]
 8014a4a:	d030      	beq.n	8014aae <__sflush_r+0x92>
 8014a4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014a4e:	89a3      	ldrh	r3, [r4, #12]
 8014a50:	0759      	lsls	r1, r3, #29
 8014a52:	d505      	bpl.n	8014a60 <__sflush_r+0x44>
 8014a54:	6863      	ldr	r3, [r4, #4]
 8014a56:	1ad2      	subs	r2, r2, r3
 8014a58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014a5a:	b10b      	cbz	r3, 8014a60 <__sflush_r+0x44>
 8014a5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014a5e:	1ad2      	subs	r2, r2, r3
 8014a60:	2300      	movs	r3, #0
 8014a62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014a64:	6a21      	ldr	r1, [r4, #32]
 8014a66:	4628      	mov	r0, r5
 8014a68:	47b0      	blx	r6
 8014a6a:	1c43      	adds	r3, r0, #1
 8014a6c:	89a3      	ldrh	r3, [r4, #12]
 8014a6e:	d106      	bne.n	8014a7e <__sflush_r+0x62>
 8014a70:	6829      	ldr	r1, [r5, #0]
 8014a72:	291d      	cmp	r1, #29
 8014a74:	d82b      	bhi.n	8014ace <__sflush_r+0xb2>
 8014a76:	4a2a      	ldr	r2, [pc, #168]	@ (8014b20 <__sflush_r+0x104>)
 8014a78:	40ca      	lsrs	r2, r1
 8014a7a:	07d6      	lsls	r6, r2, #31
 8014a7c:	d527      	bpl.n	8014ace <__sflush_r+0xb2>
 8014a7e:	2200      	movs	r2, #0
 8014a80:	6062      	str	r2, [r4, #4]
 8014a82:	04d9      	lsls	r1, r3, #19
 8014a84:	6922      	ldr	r2, [r4, #16]
 8014a86:	6022      	str	r2, [r4, #0]
 8014a88:	d504      	bpl.n	8014a94 <__sflush_r+0x78>
 8014a8a:	1c42      	adds	r2, r0, #1
 8014a8c:	d101      	bne.n	8014a92 <__sflush_r+0x76>
 8014a8e:	682b      	ldr	r3, [r5, #0]
 8014a90:	b903      	cbnz	r3, 8014a94 <__sflush_r+0x78>
 8014a92:	6560      	str	r0, [r4, #84]	@ 0x54
 8014a94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014a96:	602f      	str	r7, [r5, #0]
 8014a98:	b1b9      	cbz	r1, 8014aca <__sflush_r+0xae>
 8014a9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014a9e:	4299      	cmp	r1, r3
 8014aa0:	d002      	beq.n	8014aa8 <__sflush_r+0x8c>
 8014aa2:	4628      	mov	r0, r5
 8014aa4:	f7ff f9e8 	bl	8013e78 <_free_r>
 8014aa8:	2300      	movs	r3, #0
 8014aaa:	6363      	str	r3, [r4, #52]	@ 0x34
 8014aac:	e00d      	b.n	8014aca <__sflush_r+0xae>
 8014aae:	2301      	movs	r3, #1
 8014ab0:	4628      	mov	r0, r5
 8014ab2:	47b0      	blx	r6
 8014ab4:	4602      	mov	r2, r0
 8014ab6:	1c50      	adds	r0, r2, #1
 8014ab8:	d1c9      	bne.n	8014a4e <__sflush_r+0x32>
 8014aba:	682b      	ldr	r3, [r5, #0]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d0c6      	beq.n	8014a4e <__sflush_r+0x32>
 8014ac0:	2b1d      	cmp	r3, #29
 8014ac2:	d001      	beq.n	8014ac8 <__sflush_r+0xac>
 8014ac4:	2b16      	cmp	r3, #22
 8014ac6:	d11e      	bne.n	8014b06 <__sflush_r+0xea>
 8014ac8:	602f      	str	r7, [r5, #0]
 8014aca:	2000      	movs	r0, #0
 8014acc:	e022      	b.n	8014b14 <__sflush_r+0xf8>
 8014ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ad2:	b21b      	sxth	r3, r3
 8014ad4:	e01b      	b.n	8014b0e <__sflush_r+0xf2>
 8014ad6:	690f      	ldr	r7, [r1, #16]
 8014ad8:	2f00      	cmp	r7, #0
 8014ada:	d0f6      	beq.n	8014aca <__sflush_r+0xae>
 8014adc:	0793      	lsls	r3, r2, #30
 8014ade:	680e      	ldr	r6, [r1, #0]
 8014ae0:	bf08      	it	eq
 8014ae2:	694b      	ldreq	r3, [r1, #20]
 8014ae4:	600f      	str	r7, [r1, #0]
 8014ae6:	bf18      	it	ne
 8014ae8:	2300      	movne	r3, #0
 8014aea:	eba6 0807 	sub.w	r8, r6, r7
 8014aee:	608b      	str	r3, [r1, #8]
 8014af0:	f1b8 0f00 	cmp.w	r8, #0
 8014af4:	dde9      	ble.n	8014aca <__sflush_r+0xae>
 8014af6:	6a21      	ldr	r1, [r4, #32]
 8014af8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014afa:	4643      	mov	r3, r8
 8014afc:	463a      	mov	r2, r7
 8014afe:	4628      	mov	r0, r5
 8014b00:	47b0      	blx	r6
 8014b02:	2800      	cmp	r0, #0
 8014b04:	dc08      	bgt.n	8014b18 <__sflush_r+0xfc>
 8014b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b0e:	81a3      	strh	r3, [r4, #12]
 8014b10:	f04f 30ff 	mov.w	r0, #4294967295
 8014b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b18:	4407      	add	r7, r0
 8014b1a:	eba8 0800 	sub.w	r8, r8, r0
 8014b1e:	e7e7      	b.n	8014af0 <__sflush_r+0xd4>
 8014b20:	20400001 	.word	0x20400001

08014b24 <_fflush_r>:
 8014b24:	b538      	push	{r3, r4, r5, lr}
 8014b26:	690b      	ldr	r3, [r1, #16]
 8014b28:	4605      	mov	r5, r0
 8014b2a:	460c      	mov	r4, r1
 8014b2c:	b913      	cbnz	r3, 8014b34 <_fflush_r+0x10>
 8014b2e:	2500      	movs	r5, #0
 8014b30:	4628      	mov	r0, r5
 8014b32:	bd38      	pop	{r3, r4, r5, pc}
 8014b34:	b118      	cbz	r0, 8014b3e <_fflush_r+0x1a>
 8014b36:	6a03      	ldr	r3, [r0, #32]
 8014b38:	b90b      	cbnz	r3, 8014b3e <_fflush_r+0x1a>
 8014b3a:	f7fe f9c9 	bl	8012ed0 <__sinit>
 8014b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d0f3      	beq.n	8014b2e <_fflush_r+0xa>
 8014b46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014b48:	07d0      	lsls	r0, r2, #31
 8014b4a:	d404      	bmi.n	8014b56 <_fflush_r+0x32>
 8014b4c:	0599      	lsls	r1, r3, #22
 8014b4e:	d402      	bmi.n	8014b56 <_fflush_r+0x32>
 8014b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b52:	f7fe fb26 	bl	80131a2 <__retarget_lock_acquire_recursive>
 8014b56:	4628      	mov	r0, r5
 8014b58:	4621      	mov	r1, r4
 8014b5a:	f7ff ff5f 	bl	8014a1c <__sflush_r>
 8014b5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014b60:	07da      	lsls	r2, r3, #31
 8014b62:	4605      	mov	r5, r0
 8014b64:	d4e4      	bmi.n	8014b30 <_fflush_r+0xc>
 8014b66:	89a3      	ldrh	r3, [r4, #12]
 8014b68:	059b      	lsls	r3, r3, #22
 8014b6a:	d4e1      	bmi.n	8014b30 <_fflush_r+0xc>
 8014b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014b6e:	f7fe fb19 	bl	80131a4 <__retarget_lock_release_recursive>
 8014b72:	e7dd      	b.n	8014b30 <_fflush_r+0xc>

08014b74 <_sbrk_r>:
 8014b74:	b538      	push	{r3, r4, r5, lr}
 8014b76:	4d06      	ldr	r5, [pc, #24]	@ (8014b90 <_sbrk_r+0x1c>)
 8014b78:	2300      	movs	r3, #0
 8014b7a:	4604      	mov	r4, r0
 8014b7c:	4608      	mov	r0, r1
 8014b7e:	602b      	str	r3, [r5, #0]
 8014b80:	f7ef fa08 	bl	8003f94 <_sbrk>
 8014b84:	1c43      	adds	r3, r0, #1
 8014b86:	d102      	bne.n	8014b8e <_sbrk_r+0x1a>
 8014b88:	682b      	ldr	r3, [r5, #0]
 8014b8a:	b103      	cbz	r3, 8014b8e <_sbrk_r+0x1a>
 8014b8c:	6023      	str	r3, [r4, #0]
 8014b8e:	bd38      	pop	{r3, r4, r5, pc}
 8014b90:	2000374c 	.word	0x2000374c

08014b94 <__assert_func>:
 8014b94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014b96:	4614      	mov	r4, r2
 8014b98:	461a      	mov	r2, r3
 8014b9a:	4b09      	ldr	r3, [pc, #36]	@ (8014bc0 <__assert_func+0x2c>)
 8014b9c:	681b      	ldr	r3, [r3, #0]
 8014b9e:	4605      	mov	r5, r0
 8014ba0:	68d8      	ldr	r0, [r3, #12]
 8014ba2:	b14c      	cbz	r4, 8014bb8 <__assert_func+0x24>
 8014ba4:	4b07      	ldr	r3, [pc, #28]	@ (8014bc4 <__assert_func+0x30>)
 8014ba6:	9100      	str	r1, [sp, #0]
 8014ba8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014bac:	4906      	ldr	r1, [pc, #24]	@ (8014bc8 <__assert_func+0x34>)
 8014bae:	462b      	mov	r3, r5
 8014bb0:	f000 f870 	bl	8014c94 <fiprintf>
 8014bb4:	f000 f880 	bl	8014cb8 <abort>
 8014bb8:	4b04      	ldr	r3, [pc, #16]	@ (8014bcc <__assert_func+0x38>)
 8014bba:	461c      	mov	r4, r3
 8014bbc:	e7f3      	b.n	8014ba6 <__assert_func+0x12>
 8014bbe:	bf00      	nop
 8014bc0:	200001ac 	.word	0x200001ac
 8014bc4:	080170b9 	.word	0x080170b9
 8014bc8:	080170c6 	.word	0x080170c6
 8014bcc:	080170f4 	.word	0x080170f4

08014bd0 <_calloc_r>:
 8014bd0:	b570      	push	{r4, r5, r6, lr}
 8014bd2:	fba1 5402 	umull	r5, r4, r1, r2
 8014bd6:	b934      	cbnz	r4, 8014be6 <_calloc_r+0x16>
 8014bd8:	4629      	mov	r1, r5
 8014bda:	f7ff f9c1 	bl	8013f60 <_malloc_r>
 8014bde:	4606      	mov	r6, r0
 8014be0:	b928      	cbnz	r0, 8014bee <_calloc_r+0x1e>
 8014be2:	4630      	mov	r0, r6
 8014be4:	bd70      	pop	{r4, r5, r6, pc}
 8014be6:	220c      	movs	r2, #12
 8014be8:	6002      	str	r2, [r0, #0]
 8014bea:	2600      	movs	r6, #0
 8014bec:	e7f9      	b.n	8014be2 <_calloc_r+0x12>
 8014bee:	462a      	mov	r2, r5
 8014bf0:	4621      	mov	r1, r4
 8014bf2:	f7fe fa58 	bl	80130a6 <memset>
 8014bf6:	e7f4      	b.n	8014be2 <_calloc_r+0x12>

08014bf8 <__ascii_mbtowc>:
 8014bf8:	b082      	sub	sp, #8
 8014bfa:	b901      	cbnz	r1, 8014bfe <__ascii_mbtowc+0x6>
 8014bfc:	a901      	add	r1, sp, #4
 8014bfe:	b142      	cbz	r2, 8014c12 <__ascii_mbtowc+0x1a>
 8014c00:	b14b      	cbz	r3, 8014c16 <__ascii_mbtowc+0x1e>
 8014c02:	7813      	ldrb	r3, [r2, #0]
 8014c04:	600b      	str	r3, [r1, #0]
 8014c06:	7812      	ldrb	r2, [r2, #0]
 8014c08:	1e10      	subs	r0, r2, #0
 8014c0a:	bf18      	it	ne
 8014c0c:	2001      	movne	r0, #1
 8014c0e:	b002      	add	sp, #8
 8014c10:	4770      	bx	lr
 8014c12:	4610      	mov	r0, r2
 8014c14:	e7fb      	b.n	8014c0e <__ascii_mbtowc+0x16>
 8014c16:	f06f 0001 	mvn.w	r0, #1
 8014c1a:	e7f8      	b.n	8014c0e <__ascii_mbtowc+0x16>

08014c1c <_realloc_r>:
 8014c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c20:	4607      	mov	r7, r0
 8014c22:	4614      	mov	r4, r2
 8014c24:	460d      	mov	r5, r1
 8014c26:	b921      	cbnz	r1, 8014c32 <_realloc_r+0x16>
 8014c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c2c:	4611      	mov	r1, r2
 8014c2e:	f7ff b997 	b.w	8013f60 <_malloc_r>
 8014c32:	b92a      	cbnz	r2, 8014c40 <_realloc_r+0x24>
 8014c34:	f7ff f920 	bl	8013e78 <_free_r>
 8014c38:	4625      	mov	r5, r4
 8014c3a:	4628      	mov	r0, r5
 8014c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c40:	f000 f841 	bl	8014cc6 <_malloc_usable_size_r>
 8014c44:	4284      	cmp	r4, r0
 8014c46:	4606      	mov	r6, r0
 8014c48:	d802      	bhi.n	8014c50 <_realloc_r+0x34>
 8014c4a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014c4e:	d8f4      	bhi.n	8014c3a <_realloc_r+0x1e>
 8014c50:	4621      	mov	r1, r4
 8014c52:	4638      	mov	r0, r7
 8014c54:	f7ff f984 	bl	8013f60 <_malloc_r>
 8014c58:	4680      	mov	r8, r0
 8014c5a:	b908      	cbnz	r0, 8014c60 <_realloc_r+0x44>
 8014c5c:	4645      	mov	r5, r8
 8014c5e:	e7ec      	b.n	8014c3a <_realloc_r+0x1e>
 8014c60:	42b4      	cmp	r4, r6
 8014c62:	4622      	mov	r2, r4
 8014c64:	4629      	mov	r1, r5
 8014c66:	bf28      	it	cs
 8014c68:	4632      	movcs	r2, r6
 8014c6a:	f7fe fa9c 	bl	80131a6 <memcpy>
 8014c6e:	4629      	mov	r1, r5
 8014c70:	4638      	mov	r0, r7
 8014c72:	f7ff f901 	bl	8013e78 <_free_r>
 8014c76:	e7f1      	b.n	8014c5c <_realloc_r+0x40>

08014c78 <__ascii_wctomb>:
 8014c78:	4603      	mov	r3, r0
 8014c7a:	4608      	mov	r0, r1
 8014c7c:	b141      	cbz	r1, 8014c90 <__ascii_wctomb+0x18>
 8014c7e:	2aff      	cmp	r2, #255	@ 0xff
 8014c80:	d904      	bls.n	8014c8c <__ascii_wctomb+0x14>
 8014c82:	228a      	movs	r2, #138	@ 0x8a
 8014c84:	601a      	str	r2, [r3, #0]
 8014c86:	f04f 30ff 	mov.w	r0, #4294967295
 8014c8a:	4770      	bx	lr
 8014c8c:	700a      	strb	r2, [r1, #0]
 8014c8e:	2001      	movs	r0, #1
 8014c90:	4770      	bx	lr
	...

08014c94 <fiprintf>:
 8014c94:	b40e      	push	{r1, r2, r3}
 8014c96:	b503      	push	{r0, r1, lr}
 8014c98:	4601      	mov	r1, r0
 8014c9a:	ab03      	add	r3, sp, #12
 8014c9c:	4805      	ldr	r0, [pc, #20]	@ (8014cb4 <fiprintf+0x20>)
 8014c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ca2:	6800      	ldr	r0, [r0, #0]
 8014ca4:	9301      	str	r3, [sp, #4]
 8014ca6:	f000 f83f 	bl	8014d28 <_vfiprintf_r>
 8014caa:	b002      	add	sp, #8
 8014cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8014cb0:	b003      	add	sp, #12
 8014cb2:	4770      	bx	lr
 8014cb4:	200001ac 	.word	0x200001ac

08014cb8 <abort>:
 8014cb8:	b508      	push	{r3, lr}
 8014cba:	2006      	movs	r0, #6
 8014cbc:	f000 fa08 	bl	80150d0 <raise>
 8014cc0:	2001      	movs	r0, #1
 8014cc2:	f7ef f8ef 	bl	8003ea4 <_exit>

08014cc6 <_malloc_usable_size_r>:
 8014cc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014cca:	1f18      	subs	r0, r3, #4
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	bfbc      	itt	lt
 8014cd0:	580b      	ldrlt	r3, [r1, r0]
 8014cd2:	18c0      	addlt	r0, r0, r3
 8014cd4:	4770      	bx	lr

08014cd6 <__sfputc_r>:
 8014cd6:	6893      	ldr	r3, [r2, #8]
 8014cd8:	3b01      	subs	r3, #1
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	b410      	push	{r4}
 8014cde:	6093      	str	r3, [r2, #8]
 8014ce0:	da08      	bge.n	8014cf4 <__sfputc_r+0x1e>
 8014ce2:	6994      	ldr	r4, [r2, #24]
 8014ce4:	42a3      	cmp	r3, r4
 8014ce6:	db01      	blt.n	8014cec <__sfputc_r+0x16>
 8014ce8:	290a      	cmp	r1, #10
 8014cea:	d103      	bne.n	8014cf4 <__sfputc_r+0x1e>
 8014cec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014cf0:	f000 b932 	b.w	8014f58 <__swbuf_r>
 8014cf4:	6813      	ldr	r3, [r2, #0]
 8014cf6:	1c58      	adds	r0, r3, #1
 8014cf8:	6010      	str	r0, [r2, #0]
 8014cfa:	7019      	strb	r1, [r3, #0]
 8014cfc:	4608      	mov	r0, r1
 8014cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d02:	4770      	bx	lr

08014d04 <__sfputs_r>:
 8014d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d06:	4606      	mov	r6, r0
 8014d08:	460f      	mov	r7, r1
 8014d0a:	4614      	mov	r4, r2
 8014d0c:	18d5      	adds	r5, r2, r3
 8014d0e:	42ac      	cmp	r4, r5
 8014d10:	d101      	bne.n	8014d16 <__sfputs_r+0x12>
 8014d12:	2000      	movs	r0, #0
 8014d14:	e007      	b.n	8014d26 <__sfputs_r+0x22>
 8014d16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d1a:	463a      	mov	r2, r7
 8014d1c:	4630      	mov	r0, r6
 8014d1e:	f7ff ffda 	bl	8014cd6 <__sfputc_r>
 8014d22:	1c43      	adds	r3, r0, #1
 8014d24:	d1f3      	bne.n	8014d0e <__sfputs_r+0xa>
 8014d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014d28 <_vfiprintf_r>:
 8014d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d2c:	460d      	mov	r5, r1
 8014d2e:	b09d      	sub	sp, #116	@ 0x74
 8014d30:	4614      	mov	r4, r2
 8014d32:	4698      	mov	r8, r3
 8014d34:	4606      	mov	r6, r0
 8014d36:	b118      	cbz	r0, 8014d40 <_vfiprintf_r+0x18>
 8014d38:	6a03      	ldr	r3, [r0, #32]
 8014d3a:	b90b      	cbnz	r3, 8014d40 <_vfiprintf_r+0x18>
 8014d3c:	f7fe f8c8 	bl	8012ed0 <__sinit>
 8014d40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d42:	07d9      	lsls	r1, r3, #31
 8014d44:	d405      	bmi.n	8014d52 <_vfiprintf_r+0x2a>
 8014d46:	89ab      	ldrh	r3, [r5, #12]
 8014d48:	059a      	lsls	r2, r3, #22
 8014d4a:	d402      	bmi.n	8014d52 <_vfiprintf_r+0x2a>
 8014d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d4e:	f7fe fa28 	bl	80131a2 <__retarget_lock_acquire_recursive>
 8014d52:	89ab      	ldrh	r3, [r5, #12]
 8014d54:	071b      	lsls	r3, r3, #28
 8014d56:	d501      	bpl.n	8014d5c <_vfiprintf_r+0x34>
 8014d58:	692b      	ldr	r3, [r5, #16]
 8014d5a:	b99b      	cbnz	r3, 8014d84 <_vfiprintf_r+0x5c>
 8014d5c:	4629      	mov	r1, r5
 8014d5e:	4630      	mov	r0, r6
 8014d60:	f000 f938 	bl	8014fd4 <__swsetup_r>
 8014d64:	b170      	cbz	r0, 8014d84 <_vfiprintf_r+0x5c>
 8014d66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d68:	07dc      	lsls	r4, r3, #31
 8014d6a:	d504      	bpl.n	8014d76 <_vfiprintf_r+0x4e>
 8014d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8014d70:	b01d      	add	sp, #116	@ 0x74
 8014d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d76:	89ab      	ldrh	r3, [r5, #12]
 8014d78:	0598      	lsls	r0, r3, #22
 8014d7a:	d4f7      	bmi.n	8014d6c <_vfiprintf_r+0x44>
 8014d7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d7e:	f7fe fa11 	bl	80131a4 <__retarget_lock_release_recursive>
 8014d82:	e7f3      	b.n	8014d6c <_vfiprintf_r+0x44>
 8014d84:	2300      	movs	r3, #0
 8014d86:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d88:	2320      	movs	r3, #32
 8014d8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014d8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014d92:	2330      	movs	r3, #48	@ 0x30
 8014d94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014f44 <_vfiprintf_r+0x21c>
 8014d98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014d9c:	f04f 0901 	mov.w	r9, #1
 8014da0:	4623      	mov	r3, r4
 8014da2:	469a      	mov	sl, r3
 8014da4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014da8:	b10a      	cbz	r2, 8014dae <_vfiprintf_r+0x86>
 8014daa:	2a25      	cmp	r2, #37	@ 0x25
 8014dac:	d1f9      	bne.n	8014da2 <_vfiprintf_r+0x7a>
 8014dae:	ebba 0b04 	subs.w	fp, sl, r4
 8014db2:	d00b      	beq.n	8014dcc <_vfiprintf_r+0xa4>
 8014db4:	465b      	mov	r3, fp
 8014db6:	4622      	mov	r2, r4
 8014db8:	4629      	mov	r1, r5
 8014dba:	4630      	mov	r0, r6
 8014dbc:	f7ff ffa2 	bl	8014d04 <__sfputs_r>
 8014dc0:	3001      	adds	r0, #1
 8014dc2:	f000 80a7 	beq.w	8014f14 <_vfiprintf_r+0x1ec>
 8014dc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014dc8:	445a      	add	r2, fp
 8014dca:	9209      	str	r2, [sp, #36]	@ 0x24
 8014dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	f000 809f 	beq.w	8014f14 <_vfiprintf_r+0x1ec>
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8014ddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014de0:	f10a 0a01 	add.w	sl, sl, #1
 8014de4:	9304      	str	r3, [sp, #16]
 8014de6:	9307      	str	r3, [sp, #28]
 8014de8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014dec:	931a      	str	r3, [sp, #104]	@ 0x68
 8014dee:	4654      	mov	r4, sl
 8014df0:	2205      	movs	r2, #5
 8014df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014df6:	4853      	ldr	r0, [pc, #332]	@ (8014f44 <_vfiprintf_r+0x21c>)
 8014df8:	f7eb fa12 	bl	8000220 <memchr>
 8014dfc:	9a04      	ldr	r2, [sp, #16]
 8014dfe:	b9d8      	cbnz	r0, 8014e38 <_vfiprintf_r+0x110>
 8014e00:	06d1      	lsls	r1, r2, #27
 8014e02:	bf44      	itt	mi
 8014e04:	2320      	movmi	r3, #32
 8014e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e0a:	0713      	lsls	r3, r2, #28
 8014e0c:	bf44      	itt	mi
 8014e0e:	232b      	movmi	r3, #43	@ 0x2b
 8014e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014e14:	f89a 3000 	ldrb.w	r3, [sl]
 8014e18:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e1a:	d015      	beq.n	8014e48 <_vfiprintf_r+0x120>
 8014e1c:	9a07      	ldr	r2, [sp, #28]
 8014e1e:	4654      	mov	r4, sl
 8014e20:	2000      	movs	r0, #0
 8014e22:	f04f 0c0a 	mov.w	ip, #10
 8014e26:	4621      	mov	r1, r4
 8014e28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014e2c:	3b30      	subs	r3, #48	@ 0x30
 8014e2e:	2b09      	cmp	r3, #9
 8014e30:	d94b      	bls.n	8014eca <_vfiprintf_r+0x1a2>
 8014e32:	b1b0      	cbz	r0, 8014e62 <_vfiprintf_r+0x13a>
 8014e34:	9207      	str	r2, [sp, #28]
 8014e36:	e014      	b.n	8014e62 <_vfiprintf_r+0x13a>
 8014e38:	eba0 0308 	sub.w	r3, r0, r8
 8014e3c:	fa09 f303 	lsl.w	r3, r9, r3
 8014e40:	4313      	orrs	r3, r2
 8014e42:	9304      	str	r3, [sp, #16]
 8014e44:	46a2      	mov	sl, r4
 8014e46:	e7d2      	b.n	8014dee <_vfiprintf_r+0xc6>
 8014e48:	9b03      	ldr	r3, [sp, #12]
 8014e4a:	1d19      	adds	r1, r3, #4
 8014e4c:	681b      	ldr	r3, [r3, #0]
 8014e4e:	9103      	str	r1, [sp, #12]
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	bfbb      	ittet	lt
 8014e54:	425b      	neglt	r3, r3
 8014e56:	f042 0202 	orrlt.w	r2, r2, #2
 8014e5a:	9307      	strge	r3, [sp, #28]
 8014e5c:	9307      	strlt	r3, [sp, #28]
 8014e5e:	bfb8      	it	lt
 8014e60:	9204      	strlt	r2, [sp, #16]
 8014e62:	7823      	ldrb	r3, [r4, #0]
 8014e64:	2b2e      	cmp	r3, #46	@ 0x2e
 8014e66:	d10a      	bne.n	8014e7e <_vfiprintf_r+0x156>
 8014e68:	7863      	ldrb	r3, [r4, #1]
 8014e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e6c:	d132      	bne.n	8014ed4 <_vfiprintf_r+0x1ac>
 8014e6e:	9b03      	ldr	r3, [sp, #12]
 8014e70:	1d1a      	adds	r2, r3, #4
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	9203      	str	r2, [sp, #12]
 8014e76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014e7a:	3402      	adds	r4, #2
 8014e7c:	9305      	str	r3, [sp, #20]
 8014e7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014f54 <_vfiprintf_r+0x22c>
 8014e82:	7821      	ldrb	r1, [r4, #0]
 8014e84:	2203      	movs	r2, #3
 8014e86:	4650      	mov	r0, sl
 8014e88:	f7eb f9ca 	bl	8000220 <memchr>
 8014e8c:	b138      	cbz	r0, 8014e9e <_vfiprintf_r+0x176>
 8014e8e:	9b04      	ldr	r3, [sp, #16]
 8014e90:	eba0 000a 	sub.w	r0, r0, sl
 8014e94:	2240      	movs	r2, #64	@ 0x40
 8014e96:	4082      	lsls	r2, r0
 8014e98:	4313      	orrs	r3, r2
 8014e9a:	3401      	adds	r4, #1
 8014e9c:	9304      	str	r3, [sp, #16]
 8014e9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ea2:	4829      	ldr	r0, [pc, #164]	@ (8014f48 <_vfiprintf_r+0x220>)
 8014ea4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ea8:	2206      	movs	r2, #6
 8014eaa:	f7eb f9b9 	bl	8000220 <memchr>
 8014eae:	2800      	cmp	r0, #0
 8014eb0:	d03f      	beq.n	8014f32 <_vfiprintf_r+0x20a>
 8014eb2:	4b26      	ldr	r3, [pc, #152]	@ (8014f4c <_vfiprintf_r+0x224>)
 8014eb4:	bb1b      	cbnz	r3, 8014efe <_vfiprintf_r+0x1d6>
 8014eb6:	9b03      	ldr	r3, [sp, #12]
 8014eb8:	3307      	adds	r3, #7
 8014eba:	f023 0307 	bic.w	r3, r3, #7
 8014ebe:	3308      	adds	r3, #8
 8014ec0:	9303      	str	r3, [sp, #12]
 8014ec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ec4:	443b      	add	r3, r7
 8014ec6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ec8:	e76a      	b.n	8014da0 <_vfiprintf_r+0x78>
 8014eca:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ece:	460c      	mov	r4, r1
 8014ed0:	2001      	movs	r0, #1
 8014ed2:	e7a8      	b.n	8014e26 <_vfiprintf_r+0xfe>
 8014ed4:	2300      	movs	r3, #0
 8014ed6:	3401      	adds	r4, #1
 8014ed8:	9305      	str	r3, [sp, #20]
 8014eda:	4619      	mov	r1, r3
 8014edc:	f04f 0c0a 	mov.w	ip, #10
 8014ee0:	4620      	mov	r0, r4
 8014ee2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014ee6:	3a30      	subs	r2, #48	@ 0x30
 8014ee8:	2a09      	cmp	r2, #9
 8014eea:	d903      	bls.n	8014ef4 <_vfiprintf_r+0x1cc>
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d0c6      	beq.n	8014e7e <_vfiprintf_r+0x156>
 8014ef0:	9105      	str	r1, [sp, #20]
 8014ef2:	e7c4      	b.n	8014e7e <_vfiprintf_r+0x156>
 8014ef4:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ef8:	4604      	mov	r4, r0
 8014efa:	2301      	movs	r3, #1
 8014efc:	e7f0      	b.n	8014ee0 <_vfiprintf_r+0x1b8>
 8014efe:	ab03      	add	r3, sp, #12
 8014f00:	9300      	str	r3, [sp, #0]
 8014f02:	462a      	mov	r2, r5
 8014f04:	4b12      	ldr	r3, [pc, #72]	@ (8014f50 <_vfiprintf_r+0x228>)
 8014f06:	a904      	add	r1, sp, #16
 8014f08:	4630      	mov	r0, r6
 8014f0a:	f7fd fb9f 	bl	801264c <_printf_float>
 8014f0e:	4607      	mov	r7, r0
 8014f10:	1c78      	adds	r0, r7, #1
 8014f12:	d1d6      	bne.n	8014ec2 <_vfiprintf_r+0x19a>
 8014f14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014f16:	07d9      	lsls	r1, r3, #31
 8014f18:	d405      	bmi.n	8014f26 <_vfiprintf_r+0x1fe>
 8014f1a:	89ab      	ldrh	r3, [r5, #12]
 8014f1c:	059a      	lsls	r2, r3, #22
 8014f1e:	d402      	bmi.n	8014f26 <_vfiprintf_r+0x1fe>
 8014f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014f22:	f7fe f93f 	bl	80131a4 <__retarget_lock_release_recursive>
 8014f26:	89ab      	ldrh	r3, [r5, #12]
 8014f28:	065b      	lsls	r3, r3, #25
 8014f2a:	f53f af1f 	bmi.w	8014d6c <_vfiprintf_r+0x44>
 8014f2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014f30:	e71e      	b.n	8014d70 <_vfiprintf_r+0x48>
 8014f32:	ab03      	add	r3, sp, #12
 8014f34:	9300      	str	r3, [sp, #0]
 8014f36:	462a      	mov	r2, r5
 8014f38:	4b05      	ldr	r3, [pc, #20]	@ (8014f50 <_vfiprintf_r+0x228>)
 8014f3a:	a904      	add	r1, sp, #16
 8014f3c:	4630      	mov	r0, r6
 8014f3e:	f7fd fe1d 	bl	8012b7c <_printf_i>
 8014f42:	e7e4      	b.n	8014f0e <_vfiprintf_r+0x1e6>
 8014f44:	0801709e 	.word	0x0801709e
 8014f48:	080170a8 	.word	0x080170a8
 8014f4c:	0801264d 	.word	0x0801264d
 8014f50:	08014d05 	.word	0x08014d05
 8014f54:	080170a4 	.word	0x080170a4

08014f58 <__swbuf_r>:
 8014f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f5a:	460e      	mov	r6, r1
 8014f5c:	4614      	mov	r4, r2
 8014f5e:	4605      	mov	r5, r0
 8014f60:	b118      	cbz	r0, 8014f6a <__swbuf_r+0x12>
 8014f62:	6a03      	ldr	r3, [r0, #32]
 8014f64:	b90b      	cbnz	r3, 8014f6a <__swbuf_r+0x12>
 8014f66:	f7fd ffb3 	bl	8012ed0 <__sinit>
 8014f6a:	69a3      	ldr	r3, [r4, #24]
 8014f6c:	60a3      	str	r3, [r4, #8]
 8014f6e:	89a3      	ldrh	r3, [r4, #12]
 8014f70:	071a      	lsls	r2, r3, #28
 8014f72:	d501      	bpl.n	8014f78 <__swbuf_r+0x20>
 8014f74:	6923      	ldr	r3, [r4, #16]
 8014f76:	b943      	cbnz	r3, 8014f8a <__swbuf_r+0x32>
 8014f78:	4621      	mov	r1, r4
 8014f7a:	4628      	mov	r0, r5
 8014f7c:	f000 f82a 	bl	8014fd4 <__swsetup_r>
 8014f80:	b118      	cbz	r0, 8014f8a <__swbuf_r+0x32>
 8014f82:	f04f 37ff 	mov.w	r7, #4294967295
 8014f86:	4638      	mov	r0, r7
 8014f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f8a:	6823      	ldr	r3, [r4, #0]
 8014f8c:	6922      	ldr	r2, [r4, #16]
 8014f8e:	1a98      	subs	r0, r3, r2
 8014f90:	6963      	ldr	r3, [r4, #20]
 8014f92:	b2f6      	uxtb	r6, r6
 8014f94:	4283      	cmp	r3, r0
 8014f96:	4637      	mov	r7, r6
 8014f98:	dc05      	bgt.n	8014fa6 <__swbuf_r+0x4e>
 8014f9a:	4621      	mov	r1, r4
 8014f9c:	4628      	mov	r0, r5
 8014f9e:	f7ff fdc1 	bl	8014b24 <_fflush_r>
 8014fa2:	2800      	cmp	r0, #0
 8014fa4:	d1ed      	bne.n	8014f82 <__swbuf_r+0x2a>
 8014fa6:	68a3      	ldr	r3, [r4, #8]
 8014fa8:	3b01      	subs	r3, #1
 8014faa:	60a3      	str	r3, [r4, #8]
 8014fac:	6823      	ldr	r3, [r4, #0]
 8014fae:	1c5a      	adds	r2, r3, #1
 8014fb0:	6022      	str	r2, [r4, #0]
 8014fb2:	701e      	strb	r6, [r3, #0]
 8014fb4:	6962      	ldr	r2, [r4, #20]
 8014fb6:	1c43      	adds	r3, r0, #1
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	d004      	beq.n	8014fc6 <__swbuf_r+0x6e>
 8014fbc:	89a3      	ldrh	r3, [r4, #12]
 8014fbe:	07db      	lsls	r3, r3, #31
 8014fc0:	d5e1      	bpl.n	8014f86 <__swbuf_r+0x2e>
 8014fc2:	2e0a      	cmp	r6, #10
 8014fc4:	d1df      	bne.n	8014f86 <__swbuf_r+0x2e>
 8014fc6:	4621      	mov	r1, r4
 8014fc8:	4628      	mov	r0, r5
 8014fca:	f7ff fdab 	bl	8014b24 <_fflush_r>
 8014fce:	2800      	cmp	r0, #0
 8014fd0:	d0d9      	beq.n	8014f86 <__swbuf_r+0x2e>
 8014fd2:	e7d6      	b.n	8014f82 <__swbuf_r+0x2a>

08014fd4 <__swsetup_r>:
 8014fd4:	b538      	push	{r3, r4, r5, lr}
 8014fd6:	4b29      	ldr	r3, [pc, #164]	@ (801507c <__swsetup_r+0xa8>)
 8014fd8:	4605      	mov	r5, r0
 8014fda:	6818      	ldr	r0, [r3, #0]
 8014fdc:	460c      	mov	r4, r1
 8014fde:	b118      	cbz	r0, 8014fe8 <__swsetup_r+0x14>
 8014fe0:	6a03      	ldr	r3, [r0, #32]
 8014fe2:	b90b      	cbnz	r3, 8014fe8 <__swsetup_r+0x14>
 8014fe4:	f7fd ff74 	bl	8012ed0 <__sinit>
 8014fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014fec:	0719      	lsls	r1, r3, #28
 8014fee:	d422      	bmi.n	8015036 <__swsetup_r+0x62>
 8014ff0:	06da      	lsls	r2, r3, #27
 8014ff2:	d407      	bmi.n	8015004 <__swsetup_r+0x30>
 8014ff4:	2209      	movs	r2, #9
 8014ff6:	602a      	str	r2, [r5, #0]
 8014ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ffc:	81a3      	strh	r3, [r4, #12]
 8014ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8015002:	e033      	b.n	801506c <__swsetup_r+0x98>
 8015004:	0758      	lsls	r0, r3, #29
 8015006:	d512      	bpl.n	801502e <__swsetup_r+0x5a>
 8015008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801500a:	b141      	cbz	r1, 801501e <__swsetup_r+0x4a>
 801500c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015010:	4299      	cmp	r1, r3
 8015012:	d002      	beq.n	801501a <__swsetup_r+0x46>
 8015014:	4628      	mov	r0, r5
 8015016:	f7fe ff2f 	bl	8013e78 <_free_r>
 801501a:	2300      	movs	r3, #0
 801501c:	6363      	str	r3, [r4, #52]	@ 0x34
 801501e:	89a3      	ldrh	r3, [r4, #12]
 8015020:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015024:	81a3      	strh	r3, [r4, #12]
 8015026:	2300      	movs	r3, #0
 8015028:	6063      	str	r3, [r4, #4]
 801502a:	6923      	ldr	r3, [r4, #16]
 801502c:	6023      	str	r3, [r4, #0]
 801502e:	89a3      	ldrh	r3, [r4, #12]
 8015030:	f043 0308 	orr.w	r3, r3, #8
 8015034:	81a3      	strh	r3, [r4, #12]
 8015036:	6923      	ldr	r3, [r4, #16]
 8015038:	b94b      	cbnz	r3, 801504e <__swsetup_r+0x7a>
 801503a:	89a3      	ldrh	r3, [r4, #12]
 801503c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015044:	d003      	beq.n	801504e <__swsetup_r+0x7a>
 8015046:	4621      	mov	r1, r4
 8015048:	4628      	mov	r0, r5
 801504a:	f000 f883 	bl	8015154 <__smakebuf_r>
 801504e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015052:	f013 0201 	ands.w	r2, r3, #1
 8015056:	d00a      	beq.n	801506e <__swsetup_r+0x9a>
 8015058:	2200      	movs	r2, #0
 801505a:	60a2      	str	r2, [r4, #8]
 801505c:	6962      	ldr	r2, [r4, #20]
 801505e:	4252      	negs	r2, r2
 8015060:	61a2      	str	r2, [r4, #24]
 8015062:	6922      	ldr	r2, [r4, #16]
 8015064:	b942      	cbnz	r2, 8015078 <__swsetup_r+0xa4>
 8015066:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801506a:	d1c5      	bne.n	8014ff8 <__swsetup_r+0x24>
 801506c:	bd38      	pop	{r3, r4, r5, pc}
 801506e:	0799      	lsls	r1, r3, #30
 8015070:	bf58      	it	pl
 8015072:	6962      	ldrpl	r2, [r4, #20]
 8015074:	60a2      	str	r2, [r4, #8]
 8015076:	e7f4      	b.n	8015062 <__swsetup_r+0x8e>
 8015078:	2000      	movs	r0, #0
 801507a:	e7f7      	b.n	801506c <__swsetup_r+0x98>
 801507c:	200001ac 	.word	0x200001ac

08015080 <_raise_r>:
 8015080:	291f      	cmp	r1, #31
 8015082:	b538      	push	{r3, r4, r5, lr}
 8015084:	4605      	mov	r5, r0
 8015086:	460c      	mov	r4, r1
 8015088:	d904      	bls.n	8015094 <_raise_r+0x14>
 801508a:	2316      	movs	r3, #22
 801508c:	6003      	str	r3, [r0, #0]
 801508e:	f04f 30ff 	mov.w	r0, #4294967295
 8015092:	bd38      	pop	{r3, r4, r5, pc}
 8015094:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015096:	b112      	cbz	r2, 801509e <_raise_r+0x1e>
 8015098:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801509c:	b94b      	cbnz	r3, 80150b2 <_raise_r+0x32>
 801509e:	4628      	mov	r0, r5
 80150a0:	f000 f830 	bl	8015104 <_getpid_r>
 80150a4:	4622      	mov	r2, r4
 80150a6:	4601      	mov	r1, r0
 80150a8:	4628      	mov	r0, r5
 80150aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80150ae:	f000 b817 	b.w	80150e0 <_kill_r>
 80150b2:	2b01      	cmp	r3, #1
 80150b4:	d00a      	beq.n	80150cc <_raise_r+0x4c>
 80150b6:	1c59      	adds	r1, r3, #1
 80150b8:	d103      	bne.n	80150c2 <_raise_r+0x42>
 80150ba:	2316      	movs	r3, #22
 80150bc:	6003      	str	r3, [r0, #0]
 80150be:	2001      	movs	r0, #1
 80150c0:	e7e7      	b.n	8015092 <_raise_r+0x12>
 80150c2:	2100      	movs	r1, #0
 80150c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80150c8:	4620      	mov	r0, r4
 80150ca:	4798      	blx	r3
 80150cc:	2000      	movs	r0, #0
 80150ce:	e7e0      	b.n	8015092 <_raise_r+0x12>

080150d0 <raise>:
 80150d0:	4b02      	ldr	r3, [pc, #8]	@ (80150dc <raise+0xc>)
 80150d2:	4601      	mov	r1, r0
 80150d4:	6818      	ldr	r0, [r3, #0]
 80150d6:	f7ff bfd3 	b.w	8015080 <_raise_r>
 80150da:	bf00      	nop
 80150dc:	200001ac 	.word	0x200001ac

080150e0 <_kill_r>:
 80150e0:	b538      	push	{r3, r4, r5, lr}
 80150e2:	4d07      	ldr	r5, [pc, #28]	@ (8015100 <_kill_r+0x20>)
 80150e4:	2300      	movs	r3, #0
 80150e6:	4604      	mov	r4, r0
 80150e8:	4608      	mov	r0, r1
 80150ea:	4611      	mov	r1, r2
 80150ec:	602b      	str	r3, [r5, #0]
 80150ee:	f7ee fec9 	bl	8003e84 <_kill>
 80150f2:	1c43      	adds	r3, r0, #1
 80150f4:	d102      	bne.n	80150fc <_kill_r+0x1c>
 80150f6:	682b      	ldr	r3, [r5, #0]
 80150f8:	b103      	cbz	r3, 80150fc <_kill_r+0x1c>
 80150fa:	6023      	str	r3, [r4, #0]
 80150fc:	bd38      	pop	{r3, r4, r5, pc}
 80150fe:	bf00      	nop
 8015100:	2000374c 	.word	0x2000374c

08015104 <_getpid_r>:
 8015104:	f7ee beb6 	b.w	8003e74 <_getpid>

08015108 <__swhatbuf_r>:
 8015108:	b570      	push	{r4, r5, r6, lr}
 801510a:	460c      	mov	r4, r1
 801510c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015110:	2900      	cmp	r1, #0
 8015112:	b096      	sub	sp, #88	@ 0x58
 8015114:	4615      	mov	r5, r2
 8015116:	461e      	mov	r6, r3
 8015118:	da0d      	bge.n	8015136 <__swhatbuf_r+0x2e>
 801511a:	89a3      	ldrh	r3, [r4, #12]
 801511c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015120:	f04f 0100 	mov.w	r1, #0
 8015124:	bf14      	ite	ne
 8015126:	2340      	movne	r3, #64	@ 0x40
 8015128:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801512c:	2000      	movs	r0, #0
 801512e:	6031      	str	r1, [r6, #0]
 8015130:	602b      	str	r3, [r5, #0]
 8015132:	b016      	add	sp, #88	@ 0x58
 8015134:	bd70      	pop	{r4, r5, r6, pc}
 8015136:	466a      	mov	r2, sp
 8015138:	f000 f848 	bl	80151cc <_fstat_r>
 801513c:	2800      	cmp	r0, #0
 801513e:	dbec      	blt.n	801511a <__swhatbuf_r+0x12>
 8015140:	9901      	ldr	r1, [sp, #4]
 8015142:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015146:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801514a:	4259      	negs	r1, r3
 801514c:	4159      	adcs	r1, r3
 801514e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015152:	e7eb      	b.n	801512c <__swhatbuf_r+0x24>

08015154 <__smakebuf_r>:
 8015154:	898b      	ldrh	r3, [r1, #12]
 8015156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015158:	079d      	lsls	r5, r3, #30
 801515a:	4606      	mov	r6, r0
 801515c:	460c      	mov	r4, r1
 801515e:	d507      	bpl.n	8015170 <__smakebuf_r+0x1c>
 8015160:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015164:	6023      	str	r3, [r4, #0]
 8015166:	6123      	str	r3, [r4, #16]
 8015168:	2301      	movs	r3, #1
 801516a:	6163      	str	r3, [r4, #20]
 801516c:	b003      	add	sp, #12
 801516e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015170:	ab01      	add	r3, sp, #4
 8015172:	466a      	mov	r2, sp
 8015174:	f7ff ffc8 	bl	8015108 <__swhatbuf_r>
 8015178:	9f00      	ldr	r7, [sp, #0]
 801517a:	4605      	mov	r5, r0
 801517c:	4639      	mov	r1, r7
 801517e:	4630      	mov	r0, r6
 8015180:	f7fe feee 	bl	8013f60 <_malloc_r>
 8015184:	b948      	cbnz	r0, 801519a <__smakebuf_r+0x46>
 8015186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801518a:	059a      	lsls	r2, r3, #22
 801518c:	d4ee      	bmi.n	801516c <__smakebuf_r+0x18>
 801518e:	f023 0303 	bic.w	r3, r3, #3
 8015192:	f043 0302 	orr.w	r3, r3, #2
 8015196:	81a3      	strh	r3, [r4, #12]
 8015198:	e7e2      	b.n	8015160 <__smakebuf_r+0xc>
 801519a:	89a3      	ldrh	r3, [r4, #12]
 801519c:	6020      	str	r0, [r4, #0]
 801519e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80151a2:	81a3      	strh	r3, [r4, #12]
 80151a4:	9b01      	ldr	r3, [sp, #4]
 80151a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80151aa:	b15b      	cbz	r3, 80151c4 <__smakebuf_r+0x70>
 80151ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80151b0:	4630      	mov	r0, r6
 80151b2:	f000 f81d 	bl	80151f0 <_isatty_r>
 80151b6:	b128      	cbz	r0, 80151c4 <__smakebuf_r+0x70>
 80151b8:	89a3      	ldrh	r3, [r4, #12]
 80151ba:	f023 0303 	bic.w	r3, r3, #3
 80151be:	f043 0301 	orr.w	r3, r3, #1
 80151c2:	81a3      	strh	r3, [r4, #12]
 80151c4:	89a3      	ldrh	r3, [r4, #12]
 80151c6:	431d      	orrs	r5, r3
 80151c8:	81a5      	strh	r5, [r4, #12]
 80151ca:	e7cf      	b.n	801516c <__smakebuf_r+0x18>

080151cc <_fstat_r>:
 80151cc:	b538      	push	{r3, r4, r5, lr}
 80151ce:	4d07      	ldr	r5, [pc, #28]	@ (80151ec <_fstat_r+0x20>)
 80151d0:	2300      	movs	r3, #0
 80151d2:	4604      	mov	r4, r0
 80151d4:	4608      	mov	r0, r1
 80151d6:	4611      	mov	r1, r2
 80151d8:	602b      	str	r3, [r5, #0]
 80151da:	f7ee feb3 	bl	8003f44 <_fstat>
 80151de:	1c43      	adds	r3, r0, #1
 80151e0:	d102      	bne.n	80151e8 <_fstat_r+0x1c>
 80151e2:	682b      	ldr	r3, [r5, #0]
 80151e4:	b103      	cbz	r3, 80151e8 <_fstat_r+0x1c>
 80151e6:	6023      	str	r3, [r4, #0]
 80151e8:	bd38      	pop	{r3, r4, r5, pc}
 80151ea:	bf00      	nop
 80151ec:	2000374c 	.word	0x2000374c

080151f0 <_isatty_r>:
 80151f0:	b538      	push	{r3, r4, r5, lr}
 80151f2:	4d06      	ldr	r5, [pc, #24]	@ (801520c <_isatty_r+0x1c>)
 80151f4:	2300      	movs	r3, #0
 80151f6:	4604      	mov	r4, r0
 80151f8:	4608      	mov	r0, r1
 80151fa:	602b      	str	r3, [r5, #0]
 80151fc:	f7ee feb2 	bl	8003f64 <_isatty>
 8015200:	1c43      	adds	r3, r0, #1
 8015202:	d102      	bne.n	801520a <_isatty_r+0x1a>
 8015204:	682b      	ldr	r3, [r5, #0]
 8015206:	b103      	cbz	r3, 801520a <_isatty_r+0x1a>
 8015208:	6023      	str	r3, [r4, #0]
 801520a:	bd38      	pop	{r3, r4, r5, pc}
 801520c:	2000374c 	.word	0x2000374c

08015210 <_init>:
 8015210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015212:	bf00      	nop
 8015214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015216:	bc08      	pop	{r3}
 8015218:	469e      	mov	lr, r3
 801521a:	4770      	bx	lr

0801521c <_fini>:
 801521c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801521e:	bf00      	nop
 8015220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015222:	bc08      	pop	{r3}
 8015224:	469e      	mov	lr, r3
 8015226:	4770      	bx	lr
