<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4166" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4166{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4166{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4166{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4166{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:1.47px;}
#t5_4166{left:95px;bottom:1071px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t6_4166{left:95px;bottom:1046px;}
#t7_4166{left:121px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t8_4166{left:121px;bottom:1022px;letter-spacing:-0.13px;word-spacing:-1.21px;}
#t9_4166{left:121px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#ta_4166{left:121px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4166{left:121px;bottom:972px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_4166{left:121px;bottom:955px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#td_4166{left:121px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#te_4166{left:121px;bottom:921px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tf_4166{left:69px;bottom:871px;letter-spacing:-0.09px;}
#tg_4166{left:154px;bottom:871px;letter-spacing:-0.1px;word-spacing:0.02px;}
#th_4166{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_4166{left:69px;bottom:832px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_4166{left:69px;bottom:809px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_4166{left:69px;bottom:792px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_4166{left:69px;bottom:775px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tm_4166{left:69px;bottom:758px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tn_4166{left:69px;bottom:700px;letter-spacing:0.13px;}
#to_4166{left:151px;bottom:700px;letter-spacing:0.16px;word-spacing:0.01px;}
#tp_4166{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_4166{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_4166{left:69px;bottom:644px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#ts_4166{left:240px;bottom:651px;}
#tt_4166{left:256px;bottom:644px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tu_4166{left:69px;bottom:627px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tv_4166{left:631px;bottom:627px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tw_4166{left:69px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_4166{left:69px;bottom:593px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ty_4166{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_4166{left:69px;bottom:554px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t10_4166{left:69px;bottom:537px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_4166{left:69px;bottom:520px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_4166{left:69px;bottom:503px;letter-spacing:-0.14px;}
#t13_4166{left:69px;bottom:445px;letter-spacing:0.13px;}
#t14_4166{left:151px;bottom:445px;letter-spacing:0.16px;word-spacing:0.01px;}
#t15_4166{left:69px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t16_4166{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_4166{left:95px;bottom:381px;}
#t18_4166{left:121px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t19_4166{left:121px;bottom:355px;}
#t1a_4166{left:147px;bottom:357px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_4166{left:121px;bottom:330px;}
#t1c_4166{left:147px;bottom:332px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1d_4166{left:95px;bottom:308px;}
#t1e_4166{left:121px;bottom:308px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_4166{left:121px;bottom:281px;}
#t1g_4166{left:147px;bottom:283px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1h_4166{left:95px;bottom:259px;}
#t1i_4166{left:121px;bottom:259px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_4166{left:95px;bottom:234px;}
#t1k_4166{left:121px;bottom:234px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1l_4166{left:69px;bottom:212px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1m_4166{left:69px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_4166{left:69px;bottom:172px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1o_4166{left:69px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_4166{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4166{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4166{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4166{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_4166{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4166{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4166{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4166{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4166" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4166Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4166" style="-webkit-user-select: none;"><object width="935" height="1210" data="4166/4166.svg" type="image/svg+xml" id="pdf4166" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4166" class="t s1_4166">33-4 </span><span id="t2_4166" class="t s1_4166">Vol. 3C </span>
<span id="t3_4166" class="t s2_4166">INTEL® PROCESSOR TRACE </span>
<span id="t4_4166" class="t s3_4166">can be misled if it assumes that code flow will return to the instruction following the last CALL. Therefore, </span>
<span id="t5_4166" class="t s3_4166">even for near RET, a Target IP Packet may be sent. </span>
<span id="t6_4166" class="t s4_4166">— </span><span id="t7_4166" class="t s4_4166">RET Compression </span>
<span id="t8_4166" class="t s3_4166">A special case is applied if the target of the RET is consistent with what would be expected from tracking the </span>
<span id="t9_4166" class="t s3_4166">CALL stack. If it is assured that the decoder has seen the corresponding CALL (with “corresponding” defined </span>
<span id="ta_4166" class="t s3_4166">as the CALL with matching stack depth), and the RET target is the instruction after that CALL, the RET </span>
<span id="tb_4166" class="t s3_4166">target may be “compressed”. In this case, only a single TNT bit of “taken” is generated instead of a Target </span>
<span id="tc_4166" class="t s3_4166">IP Packet. To ensure that the decoder will not be confused in cases of RET compression, only RETs that </span>
<span id="td_4166" class="t s3_4166">correspond to CALLs which have been seen since the last PSB packet may be compressed in a given logical </span>
<span id="te_4166" class="t s3_4166">processor. For details, see “Indirect Transfer Compression for Returns (RET)” in Section 33.4.2.2. </span>
<span id="tf_4166" class="t s5_4166">33.2.1.3 </span><span id="tg_4166" class="t s5_4166">Far Transfer COFI </span>
<span id="th_4166" class="t s3_4166">All operations that change the instruction pointer and are not near jumps are “far transfers”. This includes excep- </span>
<span id="ti_4166" class="t s3_4166">tions, interrupts, traps, TSX aborts, and instructions that do far transfers. </span>
<span id="tj_4166" class="t s3_4166">All far transfers will produce a Target IP (TIP) packet, which provides the destination IP address. For those far </span>
<span id="tk_4166" class="t s3_4166">transfers that cannot be inferred from the binary source (e.g., asynchronous events such as exceptions and inter- </span>
<span id="tl_4166" class="t s3_4166">rupts), the TIP will be preceded by a Flow Update packet (FUP), which provides the source IP address at which the </span>
<span id="tm_4166" class="t s3_4166">event was taken. Table 33-23 indicates exactly which IP will be included in the FUP generated by a far transfer. </span>
<span id="tn_4166" class="t s6_4166">33.2.2 </span><span id="to_4166" class="t s6_4166">Software Trace Instrumentation with PTWRITE </span>
<span id="tp_4166" class="t s3_4166">PTWRITE provides a mechanism by which software can instrument the Intel PT trace. PTWRITE is a ring3-acces- </span>
<span id="tq_4166" class="t s3_4166">sible instruction that can be passed to a register or memory variable, see “PTWRITE—Write Data to a Processor </span>
<span id="tr_4166" class="t s3_4166">Trace Packet” in the Intel </span>
<span id="ts_4166" class="t s7_4166">® </span>
<span id="tt_4166" class="t s3_4166">64 and IA-32 Architectures Software Developer’s Manual, Volume 2B, for details. The </span>
<span id="tu_4166" class="t s3_4166">contents of that variable will be used as the payload for the PTW packet (see Table </span><span id="tv_4166" class="t s3_4166">33-40 “PTW Packet Definition”), </span>
<span id="tw_4166" class="t s3_4166">inserted at the time of PTWRITE retirement, assuming PTWRITE is enabled and all other filtering conditions are </span>
<span id="tx_4166" class="t s3_4166">met. Decode and analysis software will then be able to determine the meaning of the PTWRITE packet based on the </span>
<span id="ty_4166" class="t s3_4166">IP of the associated PTWRITE instruction. </span>
<span id="tz_4166" class="t s3_4166">PTWRITE is enabled via IA32_RTIT_CTL.PTWEn[12] (see Table 33-6). Optionally, the user can use IA32_R- </span>
<span id="t10_4166" class="t s3_4166">TIT_CTL.FUPonPTW[5] to enable PTW packets to be followed by FUP packets containing the IP of the associated </span>
<span id="t11_4166" class="t s3_4166">PTWRITE instruction. Support for PTWRITE is introduced in Intel Atom processors based on the Goldmont Plus </span>
<span id="t12_4166" class="t s3_4166">microarchitecture. </span>
<span id="t13_4166" class="t s6_4166">33.2.3 </span><span id="t14_4166" class="t s6_4166">Power Event Tracing </span>
<span id="t15_4166" class="t s3_4166">Power Event Trace is a capability that exposes core- and thread-level sleep state and power down transition infor- </span>
<span id="t16_4166" class="t s3_4166">mation. When this capability is enabled, the trace will expose information about: </span>
<span id="t17_4166" class="t s3_4166">— </span><span id="t18_4166" class="t s3_4166">Scenarios where software execution stops. </span>
<span id="t19_4166" class="t s8_4166">• </span><span id="t1a_4166" class="t s3_4166">Due to sleep state entry, frequency change, or other powerdown. </span>
<span id="t1b_4166" class="t s8_4166">• </span><span id="t1c_4166" class="t s3_4166">Includes the IP, when in the tracing context. </span>
<span id="t1d_4166" class="t s3_4166">— </span><span id="t1e_4166" class="t s3_4166">The requested and resolved hardware thread C-state. </span>
<span id="t1f_4166" class="t s8_4166">• </span><span id="t1g_4166" class="t s3_4166">Including indication of hardware autonomous C-state entry. </span>
<span id="t1h_4166" class="t s3_4166">— </span><span id="t1i_4166" class="t s3_4166">The last and deepest core C-state achieved during a sleep session. </span>
<span id="t1j_4166" class="t s3_4166">— </span><span id="t1k_4166" class="t s3_4166">The reason for C-state wake. </span>
<span id="t1l_4166" class="t s3_4166">This information is in addition to the bus ratio (CBR) information provided by default after any powerdown, and the </span>
<span id="t1m_4166" class="t s3_4166">timing information (TSC, TMA, MTC, CYC) provided during or after a powerdown state. </span>
<span id="t1n_4166" class="t s3_4166">Power Event Trace is enabled via IA32_RTIT_CTL.PwrEvtEn[4]. Support for Power Event Tracing is introduced in </span>
<span id="t1o_4166" class="t s3_4166">Intel Atom processors based on the Goldmont Plus microarchitecture. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
