<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: kdpcpu.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>kdpcpu.h</h1><a href="../../d9/d7/4_2ia64_2kdpcpu_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1998  Intel Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">    kdpcpu.h</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    Machine specific kernel debugger data types and constants</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    Mark Lucovsky (markl) 29-Aug-1990</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment">--*/</span>
00021 
00022 <span class="preprocessor">#ifndef _KDPCPU_</span>
00023 <span class="preprocessor"></span><span class="preprocessor">#define _KDPCPU_</span>
00024 <span class="preprocessor"></span>
00025         <span class="comment">// IA64 instruction is in a 128-bit bundle. Each bundle consists of 3 instruction slots. </span>
00026         <span class="comment">// Each instruction slot is 41-bit long.</span>
00027         <span class="comment">//</span>
00028         <span class="comment">// </span>
00029         <span class="comment">//            127           87 86           46 45            5 4      1 0</span>
00030         <span class="comment">//            ------------------------------------------------------------</span>
00031         <span class="comment">//            |    slot 2     |    slot 1     |    slot 0     |template|S|</span>
00032         <span class="comment">//            ------------------------------------------------------------</span>
00033         <span class="comment">//</span>
00034         <span class="comment">//            127        96 95         64 63          32 31             0</span>
00035         <span class="comment">//            ------------------------------------------------------------</span>
00036         <span class="comment">//            |  byte 3    |  byte 2     |  byte 1      |   byte 0       |</span>
00037         <span class="comment">//            ------------------------------------------------------------</span>
00038         <span class="comment">//</span>
00039         <span class="comment">// This presents two incompatibilities with conventional processors:</span>
00040         <span class="comment">//              1. The IA64 IP address is at the bundle bundary. The instruction slot number is </span>
00041         <span class="comment">//                 stored in ISR.ei at the time of exception.</span>
00042         <span class="comment">//              2. The 41-bit instruction format is not byte-aligned.</span>
00043         <span class="comment">//</span>
00044         <span class="comment">// Break instruction insertion must be done with proper bit-shifting to align with the selected </span>
00045         <span class="comment">// instruction slot. Further, to insert break instruction insertion at a specific slot, we must</span>
00046         <span class="comment">// be able to specify instruction slot as part of the address. We therefore define an EM address as</span>
00047         <span class="comment">// bundle address + slot number with the least significant two bit always zero:</span>
00048         <span class="comment">//</span>
00049         <span class="comment">//                      31                 4 3  2  1  0</span>
00050         <span class="comment">//                      --------------------------------</span>
00051         <span class="comment">//                      |  bundle address    |slot#|0 0|          </span>
00052         <span class="comment">//                      --------------------------------</span>
00053         <span class="comment">//</span>
00054         <span class="comment">// The EM address as defined is the byte-aligned address that is closest to the actual instruction slot.</span>
00055         <span class="comment">// i.e., The EM instruction address of slot #0 is equal to bundle address.</span>
00056         <span class="comment">//                                     slot #1 is equal to bundle address + 4.</span>
00057         <span class="comment">//                                     slot #2 is equal to bundle address + 8.</span>
00058  
00059         <span class="comment">//</span>
00060         <span class="comment">//  Upon exception, the bundle address is kept in IIP, and the instruction slot which caused </span>
00061         <span class="comment">//  the exception is in ISR.ei. Kernel exception handler will construct the flat address and</span>
00062         <span class="comment">//  export it in ExceptionRecord.ExceptionAddress. </span>
00063 
00064 
<a name="l00065"></a><a class="code" href="../../d9/d7/4_2ia64_2kdpcpu_8h.html#a0">00065</a> <span class="preprocessor">#define KDP_BREAKPOINT_TYPE  ULONGLONG          // 64-bit ULONGLONG type is needed to cover 41-bit EM break instruction.</span>
<a name="l00066"></a><a class="code" href="../../d9/d7/4_2ia64_2kdpcpu_8h.html#a1">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define KDP_BREAKPOINT_ALIGN 0x3                // An EM address consists of bundle and slot number and is 32-bit aligned.</span>
<a name="l00067"></a><a class="code" href="../../d9/d7/4_2ia64_2kdpcpu_8h.html#a2">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define KDP_BREAKPOINT_VALUE (BREAK_INSTR | (DEBUG_STOP_BREAKPOINT &lt;&lt; 6))       </span>
00068 <span class="preprocessor"></span>
00069 <span class="preprocessor">#endif // _KDPCPU_</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:34 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
