@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"/home/tumo/fpga-workspace/led-chase/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.
@N: CG364 :"/home/tumo/fpga-workspace/led-chase/work/verilog/clock_divider_2.v":11:7:11:21|Synthesizing module clock_divider_2 in library work.
@N: CG364 :"/home/tumo/fpga-workspace/led-chase/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.
@N|Running in 64-bit mode
@N: NF107 :"/home/tumo/fpga-workspace/led-chase/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/tumo/fpga-workspace/led-chase/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

