{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:32:54 2016 " "Info: Processing started: Wed Dec 07 16:32:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2A_to_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2A_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2A_to_1-behav " "Info: Found design unit 1: mux_2A_to_1-behav" {  } { { "mux_2A_to_1.vhd" "" { Text "E:/Controller/mux_2A_to_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_2A_to_1 " "Info: Found entity 1: mux_2A_to_1" {  } { { "mux_2A_to_1.vhd" "" { Text "E:/Controller/mux_2A_to_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Info: Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Warning: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Info: Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst17 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst17\"" {  } { { "Controller.bdf" "inst17" { Schematic "E:/Controller/Controller.bdf" { { -200 1648 1840 -72 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Warning: Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-struct " "Info: Found design unit 1: regfile-struct" {  } { { "regfile.vhd" "" { Text "E:/Controller/regfile.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "E:/Controller/regfile.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst11 " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:inst11\"" {  } { { "Controller.bdf" "inst11" { Schematic "E:/Controller/Controller.bdf" { { -176 1064 1304 -16 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Warning: Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behav " "Info: Found design unit 1: reg-behav" {  } { { "reg.vhd" "" { Text "E:/Controller/reg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Controller/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:inst11\|reg:Areg00 " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:inst11\|reg:Areg00\"" {  } { { "regfile.vhd" "Areg00" { Text "E:/Controller/regfile.vhd" 63 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2_to_4.vhd 2 1 " "Warning: Using design file decoder_2_to_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-behav " "Info: Found design unit 1: decoder_2_to_4-behav" {  } { { "decoder_2_to_4.vhd" "" { Text "E:/Controller/decoder_2_to_4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Info: Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "E:/Controller/decoder_2_to_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 regfile:inst11\|decoder_2_to_4:des_decoder " "Info: Elaborating entity \"decoder_2_to_4\" for hierarchy \"regfile:inst11\|decoder_2_to_4:des_decoder\"" {  } { { "regfile.vhd" "des_decoder" { Text "E:/Controller/regfile.vhd" 100 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4_to_1.vhd 2 1 " "Warning: Using design file mux_4_to_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-behav " "Info: Found design unit 1: mux_4_to_1-behav" {  } { { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Info: Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 regfile:inst11\|mux_4_to_1:mux1 " "Info: Elaborating entity \"mux_4_to_1\" for hierarchy \"regfile:inst11\|mux_4_to_1:mux1\"" {  } { { "regfile.vhd" "mux1" { Text "E:/Controller/regfile.vhd" 109 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Warning: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "E:/Controller/lpm_rom0.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "E:/Controller/lpm_rom0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst\"" {  } { { "Controller.bdf" "inst" { Schematic "E:/Controller/Controller.bdf" { { -48 552 712 32 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf" 425 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "E:/Controller/lpm_rom0.vhd" 81 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2i01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2i01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2i01 " "Info: Found entity 1: altsyncram_2i01" {  } { { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2i01 lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated " "Info: Elaborating entity \"altsyncram_2i01\" for hierarchy \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf" 903 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "PC.vhd 2 1 " "Warning: Using design file PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behave " "Info: Found design unit 1: PC-behave" {  } { { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "Controller.bdf" "inst5" { Schematic "E:/Controller/Controller.bdf" { { -48 328 456 48 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_to_1.vhd 2 1 " "Warning: Using design file mux_2_to_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-behav " "Info: Found design unit 1: mux_2_to_1-behav" {  } { { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Info: Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:inst4 " "Info: Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:inst4\"" {  } { { "Controller.bdf" "inst4" { Schematic "E:/Controller/Controller.bdf" { { -48 80 264 48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ADD.vhd 2 1 " "Warning: Using design file ADD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-behave " "Info: Found design unit 1: ADD-behave" {  } { { "ADD.vhd" "" { Text "E:/Controller/ADD.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "E:/Controller/ADD.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:inst9 " "Info: Elaborating entity \"ADD\" for hierarchy \"ADD:inst9\"" {  } { { "Controller.bdf" "inst9" { Schematic "E:/Controller/Controller.bdf" { { -448 480 656 -352 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "temp2 ADD.vhd(15) " "Info (10035): Verilog HDL or VHDL information at ADD.vhd(15): object \"temp2\" declared but not used" {  } { { "ADD.vhd" "" { Text "E:/Controller/ADD.vhd" 15 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Const4.vhd 2 1 " "Warning: Using design file Const4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Const4-behave " "Info: Found design unit 1: Const4-behave" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Const4 " "Info: Found entity 1: Const4" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const4 Const4:inst8 " "Info: Elaborating entity \"Const4\" for hierarchy \"Const4:inst8\"" {  } { { "Controller.bdf" "inst8" { Schematic "E:/Controller/Controller.bdf" { { -448 304 400 -352 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "SFT_2bit.vhd 2 1 " "Warning: Using design file SFT_2bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFT_2bit-behav " "Info: Found design unit 1: SFT_2bit-behav" {  } { { "SFT_2bit.vhd" "" { Text "E:/Controller/SFT_2bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 SFT_2bit " "Info: Found entity 1: SFT_2bit" {  } { { "SFT_2bit.vhd" "" { Text "E:/Controller/SFT_2bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT_2bit SFT_2bit:inst12 " "Info: Elaborating entity \"SFT_2bit\" for hierarchy \"SFT_2bit:inst12\"" {  } { { "Controller.bdf" "inst12" { Schematic "E:/Controller/Controller.bdf" { { -448 1360 1552 -352 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2A_to_1 mux_2A_to_1:inst1 " "Info: Elaborating entity \"mux_2A_to_1\" for hierarchy \"mux_2A_to_1:inst1\"" {  } { { "Controller.bdf" "inst1" { Schematic "E:/Controller/Controller.bdf" { { -144 816 984 -48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Warning: Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "E:/Controller/RAM.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Controller/RAM.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst22 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst22\"" {  } { { "Controller.bdf" "inst22" { Schematic "E:/Controller/Controller.bdf" { { -216 1976 2232 -56 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst22\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst22\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "E:/Controller/RAM.vhd" 96 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4k1 " "Info: Found entity 1: altsyncram_o4k1" {  } { { "db/altsyncram_o4k1.tdf" "" { Text "E:/Controller/db/altsyncram_o4k1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4k1 RAM:inst22\|altsyncram:altsyncram_component\|altsyncram_o4k1:auto_generated " "Info: Elaborating entity \"altsyncram_o4k1\" for hierarchy \"RAM:inst22\|altsyncram:altsyncram_component\|altsyncram_o4k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus51/libraries/megafunctions/altsyncram.tdf" 903 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[14\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[13\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[12\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[11\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[10\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[10\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[9\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[8\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[7\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[6\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[5\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[4\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[3\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[2\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Const4:inst8\|q\[1\] High " "Info: Power-up level of register \"Const4:inst8\|q\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[1\] data_in VCC " "Warning: Reduced register \"Const4:inst8\|q\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[0\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Const4:inst8\|q\[15\] data_in GND " "Warning: Reduced register \"Const4:inst8\|q\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Const4.vhd" "" { Text "E:/Controller/Const4.vhd" 14 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "485 " "Info: Implemented 485 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "335 " "Info: Implemented 335 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:32:56 2016 " "Info: Processing ended: Wed Dec 07 16:32:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
