/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: bcm5324_a1.c,v 1.1 2011/04/18 17:11:09 mruas Exp $
 * $Copyright: Copyright 2009 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	bcm5324_a1.c
 * Purpose:	bcm5324_a1 chip specific information (register, memories, etc)
 */


#include <sal/core/libc.h>
#include <soc/defs.h>
#include <soc/mem.h>
#include <soc/mcm/robo/memregs.h>
#include <soc/mcm/robo/driver.h>
#include <soc/mcm/robo/allenum.h>
#include <soc/mcm/robo/intenum.h>

#if defined(BCM_5324_A1)
#include <bcm5324/bcm5324_service.h>

/* Chip specific top matter from memory file */

/* These are the null memory descriptions for BCM5324_A1 */

/* End of chip specific top matter */

static soc_reg_info_t *soc_registers_bcm5324_a1[] = {
    &soc_robo_reg_list[SOC_REG_INT_ACTLSTSr],
    NULL,    /* ACT_POL_DATA */
    NULL,    /* ACT_POL_DATA0 */
    NULL,    /* ACT_POL_DATA1 */
    &soc_robo_reg_list[SOC_REG_INT_AEGSTSr],
    NULL,    /* AGEOUT_CTL */
    &soc_robo_reg_list[SOC_REG_INT_AGEOUT_EN_VIDr],
    &soc_robo_reg_list[SOC_REG_INT_AMODE2r],
    &soc_robo_reg_list[SOC_REG_INT_AMPHYr],
    &soc_robo_reg_list[SOC_REG_INT_ANADVr],
    &soc_robo_reg_list[SOC_REG_INT_ANEXPr],
    &soc_robo_reg_list[SOC_REG_INT_ANLPARr],
    &soc_robo_reg_list[SOC_REG_INT_ANNXPr],
    NULL,    /* ARLA_ENTRY */
    &soc_robo_reg_list[SOC_REG_INT_ARLA_ENTRY0r],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_ENTRY1r],
    NULL,    /* ARLA_ENTRY_0 */
    NULL,    /* ARLA_ENTRY_1 */
    NULL,    /* ARLA_FWD_ENTRY0 */
    NULL,    /* ARLA_FWD_ENTRY1 */
    NULL,    /* ARLA_FWD_ENTRY2 */
    NULL,    /* ARLA_FWD_ENTRY3 */
    &soc_robo_reg_list[SOC_REG_INT_ARLA_MACr],
    NULL,    /* ARLA_MACVID_ENTRY0 */
    NULL,    /* ARLA_MACVID_ENTRY1 */
    NULL,    /* ARLA_MACVID_ENTRY2 */
    NULL,    /* ARLA_MACVID_ENTRY3 */
    &soc_robo_reg_list[SOC_REG_INT_ARLA_RWCTLr],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_SRCH_ADRr],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_SRCH_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_SRCH_RSLTr],
    NULL,    /* ARLA_SRCH_RSLT_0 */
    NULL,    /* ARLA_SRCH_RSLT_1 */
    NULL,    /* ARLA_SRCH_RSLT_0_MACVID */
    NULL,    /* ARLA_SRCH_RSLT_1_MACVID */
    NULL,    /* ARLA_SRCH_RSLT_MACVID */
    NULL,    /* ARLA_SRCH_RSLT_MACVID_0 */
    NULL,    /* ARLA_SRCH_RSLT_MACVID_1 */
    &soc_robo_reg_list[SOC_REG_INT_ARLA_SRCH_RSLT_VIDr],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_VIDr],
    NULL,    /* ARLA_VID_ENTRY */
    &soc_robo_reg_list[SOC_REG_INT_ARLA_VID_ENTRY0r],
    &soc_robo_reg_list[SOC_REG_INT_ARLA_VID_ENTRY1r],
    NULL,    /* ARLA_VID_ENTRY_0 */
    NULL,    /* ARLA_VID_ENTRY_1 */
    NULL,    /* ARLA_VTBL_ADDR */
    NULL,    /* ARLA_VTBL_ENTRY */
    NULL,    /* ARLA_VTBL_RWCTRL */
    &soc_robo_reg_list[SOC_REG_INT_ARL_SPAREREG0r],
    &soc_robo_reg_list[SOC_REG_INT_ARL_SPAREREG1r],
    &soc_robo_reg_list[SOC_REG_INT_ARL_SPAREREG2r],
    &soc_robo_reg_list[SOC_REG_INT_ARL_SPAREREG3r],
    &soc_robo_reg_list[SOC_REG_INT_ASTSSUMr],
    NULL,    /* AUTH_8021X_CTL1 */
    NULL,    /* AUTH_8021X_CTL2 */
    NULL,    /* BCAST_FWD_MAP */
    NULL,    /* BC_SUP_PKTDROP_CNT_IMP */
    NULL,    /* BC_SUP_PKTDROP_CNT_P */
    NULL,    /* BC_SUP_RATECTRL_IMP */
    NULL,    /* BC_SUP_RATECTRL_P */
    &soc_robo_reg_list[SOC_REG_INT_BG_SELr],
    &soc_robo_reg_list[SOC_REG_INT_BIST_STS_BCM5324_A1r],
    NULL,    /* BIST_STS0 */
    NULL,    /* BIST_STS1 */
    NULL,    /* BONDING_PAD */
    NULL,    /* BONDING_PAD_STATUS */
    NULL,    /* BOND_DIRECT_PIN */
    &soc_robo_reg_list[SOC_REG_INT_BPDU_MCADDRr],
    &soc_robo_reg_list[SOC_REG_INT_BRCMTSTr],
    NULL,    /* BRCM_HDR_CTRL */
    NULL,    /* BRCM_TAG_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_BUFCON_MEMADRr],
    &soc_robo_reg_list[SOC_REG_INT_BUFCON_MEMDAT0r],
    &soc_robo_reg_list[SOC_REG_INT_BUFCON_MEMDAT1r],
    NULL,    /* C4_WEIGHT */
    NULL,    /* CFP_ACC */
    NULL,    /* CFP_CTL_REG */
    NULL,    /* CFP_DATA */
    NULL,    /* CFP_EN_CTRL */
    NULL,    /* CFP_GLOBAL_CTL */
    NULL,    /* CFP_MASK */
    NULL,    /* CFP_RC */
    NULL,    /* CFP_TEST */
    NULL,    /* CFP_UDF_A */
    NULL,    /* CFP_UDF_B */
    NULL,    /* CFP_UDF_C */
    NULL,    /* CFP_UDF_D */
    NULL,    /* CFP_UNLCK */
    &soc_robo_reg_list[SOC_REG_INT_CHIP0_PORT_AGEr],
    &soc_robo_reg_list[SOC_REG_INT_CHIP_REVIDr],
    NULL,    /* CHIP_RST_CTL */
    NULL,    /* CLASS_PCP */
    NULL,    /* CLKSET */
    &soc_robo_reg_list[SOC_REG_INT_COMM_IRC_CONr],
    NULL,    /* CPU2COS_MAP */
    NULL,    /* CPU_ADDRESS */
    NULL,    /* CPU_MEM_RD_EN */
    NULL,    /* CPU_RAM_ROM_SEL */
    NULL,    /* CPU_READ_DATA */
    &soc_robo_reg_list[SOC_REG_INT_CRC16_GPr],
    &soc_robo_reg_list[SOC_REG_INT_DEBUG_REGr],
    &soc_robo_reg_list[SOC_REG_INT_DEBUG_STSr],
    &soc_robo_reg_list[SOC_REG_INT_DEFAULT_1Q_TAG_BCM5324_A1r],
    NULL,    /* DEFAULT_1Q_TAG_IMP */
    NULL,    /* DF_TIMER */
    &soc_robo_reg_list[SOC_REG_INT_DIAGNOSISr],
    NULL,    /* DIRECT_CTRL_PIN */
    NULL,    /* DIS_LEARN */
    NULL,    /* DOS_CTRL */
    NULL,    /* DOS_DIS_LRN_REG */
    NULL,    /* DOU_TAG_TPID */
    NULL,    /* DTAG_GLO_CTL */
    NULL,    /* DTAG_TPID */
    &soc_robo_reg_list[SOC_REG_INT_DUPSTSr],
    &soc_robo_reg_list[SOC_REG_INT_EAP_DIPr],
    &soc_robo_reg_list[SOC_REG_INT_EAP_GLO_CONr],
    NULL,    /* EAP_MULTI_ADDR_CTRL */
    NULL,    /* EAV_LNK_STATUS */
    &soc_robo_reg_list[SOC_REG_INT_EGMIRCTLr],
    &soc_robo_reg_list[SOC_REG_INT_EGMIRDIVr],
    &soc_robo_reg_list[SOC_REG_INT_EGMIRMACr],
    NULL,    /* EGRESS_NRESE_PKT_TC2PCP_MAP */
    NULL,    /* EGRESS_NRESE_PKT_TC2PCP_MAP_8 */
    NULL,    /* EGRESS_NRESE_PKT_TC2PCP_MAP_IMP */
    NULL,    /* EGRESS_RMON */
    NULL,    /* EGRESS_VID_RMK_TBL_ACS */
    NULL,    /* EGRESS_VID_RMK_TBL_DATA */
    NULL,    /* EN_IMP_CONG_REMAP */
    NULL,    /* EN_IMP_HIGH_RATE */
    NULL,    /* EN_TOTAL_MC_DROP_IMP */
    NULL,    /* EXTPHY_SCAN_CTL */
    NULL,    /* EXT_ACTLSTS */
    NULL,    /* EXT_AEGSTS */
    NULL,    /* EXT_AMODE2 */
    NULL,    /* EXT_AMPHY */
    NULL,    /* EXT_ANADV */
    NULL,    /* EXT_ANEXP */
    NULL,    /* EXT_ANLPA */
    NULL,    /* EXT_ANNXP */
    NULL,    /* EXT_ASTSSUM */
    NULL,    /* EXT_BRCMTST */
    NULL,    /* EXT_HNDRD_ACTL */
    NULL,    /* EXT_HNDRD_ASTS */
    NULL,    /* EXT_HNDRD_FCSCNT */
    NULL,    /* EXT_HNDRD_RECNT */
    NULL,    /* EXT_LPNXP */
    NULL,    /* EXT_MIICTL */
    NULL,    /* EXT_MIISTS */
    NULL,    /* EXT_PHYIDH */
    NULL,    /* EXT_PHYIDL */
    NULL,    /* E_ACTLSTS */
    NULL,    /* E_AEGSTS */
    NULL,    /* E_AMODE2 */
    NULL,    /* E_AMPHY */
    NULL,    /* E_ANADV */
    NULL,    /* E_ANEXP */
    NULL,    /* E_ANLPA */
    NULL,    /* E_ANNXP */
    NULL,    /* E_ASTSSUM */
    NULL,    /* E_BRCMTST */
    NULL,    /* E_HNDRD_ACTL */
    NULL,    /* E_HNDRD_ASTS */
    NULL,    /* E_HNDRD_FCSCNT */
    NULL,    /* E_HNDRD_RECNT */
    NULL,    /* E_LPNXP */
    NULL,    /* E_MIICTL */
    NULL,    /* E_MIISTS */
    NULL,    /* E_PHYIDH */
    NULL,    /* E_PHYIDL */
    NULL,    /* FAST_AGE_CTL */
    NULL,    /* FAST_AGE_CTRL */
    NULL,    /* FAST_AGE_PORT */
    NULL,    /* FAST_AGE_VID */
    NULL,    /* FAST_AGING_PORT */
    NULL,    /* FAST_AGING_VID */
    &soc_robo_reg_list[SOC_REG_INT_FCON_BCST_TH_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_DIAG_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_DLF_TH_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS0r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS3r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS4r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS5r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS6r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS7r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS8r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS9r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS10r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS11r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS12r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWCON_STATUS13r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_FLOWMIX_BCM5324_A1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_GLOB_TH_CTRL_1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_GLOB_TH_CTRL_2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_MISC_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_MISC_TXFLOW_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_PERQ_TXDROP_CTRLr],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q0_100_TH_CTRL_1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q0_100_TH_CTRL_2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q0_TXDSC_CTRL_3r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q1_100_TH_CTRL_1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q1_100_TH_CTRL_2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q1_TXDSC_CTRL_3r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q2_100_TH_CTRL_1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q2_100_TH_CTRL_2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q2_TXDSC_CTRL_3r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q3_100_TH_CTRL_1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q3_100_TH_CTRL_2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_Q3_TXDSC_CTRL_3r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_RSRV_BUFNUM_BCM5324_A1r],
    NULL,    /* FCON_RXBASE_BUFNUM */
    &soc_robo_reg_list[SOC_REG_INT_FCON_RX_FCON_CTRL_BCM5324_A1r],
    NULL,    /* FCON_SPARE0 */
    &soc_robo_reg_list[SOC_REG_INT_FCON_SPARE1r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_SPARE2r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL0r],
    &soc_robo_reg_list[SOC_REG_INT_FCON_STRICT_HIQ_PRE_CTRL1r],
    NULL,    /* FCON_STRICT_HIQ_PRE_CTRL2 */
    NULL,    /* FCON_STRICT_HIQ_PRE_CTRL3 */
    &soc_robo_reg_list[SOC_REG_INT_FCON_TXQ_FULL_THr],
    NULL,    /* FC_CHIP_INFO */
    NULL,    /* FC_CHIP_INFO_1 */
    NULL,    /* FC_CHIP_INFO_2 */
    NULL,    /* FC_CONG_BUF_ERR_HIS */
    NULL,    /* FC_CONG_PORTMAP01 */
    NULL,    /* FC_CONG_PORTMAP8 */
    NULL,    /* FC_CONG_PORTMAP16 */
    NULL,    /* FC_CONG_PORTMAP23 */
    NULL,    /* FC_CONG_PORTMAP45 */
    NULL,    /* FC_CONG_PORTMAP67 */
    NULL,    /* FC_CONG_PORTMAP89 */
    NULL,    /* FC_CONG_PORTMAP1011 */
    NULL,    /* FC_CONG_PORTMAP1213 */
    NULL,    /* FC_CONG_PORTMAP1415 */
    NULL,    /* FC_DIAG_CTRL */
    NULL,    /* FC_GIGA_INFO */
    NULL,    /* FC_GIGA_INFO_1 */
    NULL,    /* FC_GIGA_INFO_2 */
    NULL,    /* FC_MCAST_DROP_CTRL */
    NULL,    /* FC_MCAST_DROP_CTRL_1 */
    NULL,    /* FC_MCAST_DROP_CTRL_2 */
    NULL,    /* FC_MON_TXQ */
    NULL,    /* FC_PAUSE_DROP_CTRL */
    NULL,    /* FC_PAUSE_HIS */
    NULL,    /* FC_PAUSE_HIS_1 */
    NULL,    /* FC_PAUSE_HIS_2 */
    NULL,    /* FC_PEAK_RXBYTE */
    NULL,    /* FC_PEAK_TOTAL_USED */
    NULL,    /* FC_PEAK_TXQ */
    NULL,    /* FC_PEAK_TXQ_45 */
    NULL,    /* FC_Q45_CONG_PORTMAP_8 */
    NULL,    /* FC_Q45_CONG_PORTMAP_0123 */
    NULL,    /* FC_Q45_CONG_PORTMAP_4567 */
    NULL,    /* FC_RXBUF_ERR_HIS */
    NULL,    /* FC_RXBUF_ERR_HIS_1 */
    NULL,    /* FC_RXBUF_ERR_HIS_2 */
    NULL,    /* FC_RXPAUSE_HIS */
    NULL,    /* FC_RXPAUSE_HIS_1 */
    NULL,    /* FC_RXPAUSE_HIS_2 */
    NULL,    /* FC_RX_HYST */
    NULL,    /* FC_RX_MAX_PTR */
    NULL,    /* FC_RX_RSRV */
    NULL,    /* FC_RX_RUNOFF */
    NULL,    /* FC_SPARE_REG */
    NULL,    /* FC_TOTAL_TH_DROP_Q */
    NULL,    /* FC_TOTAL_TH_DROP_Q45 */
    NULL,    /* FC_TOTAL_TH_DROP_Q_IMP */
    NULL,    /* FC_TOTAL_TH_DROP_Q_WAN */
    NULL,    /* FC_TOTAL_TH_HYST_Q */
    NULL,    /* FC_TOTAL_TH_HYST_Q45 */
    NULL,    /* FC_TOTAL_TH_HYST_Q_IMP */
    NULL,    /* FC_TOTAL_TH_HYST_Q_WAN */
    NULL,    /* FC_TOTAL_TH_PAUSE_Q */
    NULL,    /* FC_TOTAL_TH_PAUSE_Q45 */
    NULL,    /* FC_TOTAL_TH_PAUSE_Q_IMP */
    NULL,    /* FC_TOTAL_TH_PAUSE_Q_WAN */
    NULL,    /* FC_TOTAL_TH_RSRV_Q */
    NULL,    /* FC_TOTAL_USED */
    NULL,    /* FC_TXPAUSE_HIS */
    NULL,    /* FC_TXPAUSE_HIS_1 */
    NULL,    /* FC_TXPAUSE_HIS_2 */
    NULL,    /* FC_TXQ_TH_DROP_Q */
    NULL,    /* FC_TXQ_TH_DROP_Q45 */
    NULL,    /* FC_TXQ_TH_DROP_Q_IMP */
    NULL,    /* FC_TXQ_TH_DROP_Q_WAN */
    NULL,    /* FC_TXQ_TH_PAUSE_Q */
    NULL,    /* FC_TXQ_TH_PAUSE_Q45 */
    NULL,    /* FC_TXQ_TH_PAUSE_Q_IMP */
    NULL,    /* FC_TXQ_TH_PAUSE_Q_WAN */
    NULL,    /* FC_TXQ_TH_RSRV_Q */
    NULL,    /* FC_TXQ_TH_RSRV_Q45 */
    NULL,    /* FC_TXQ_TH_RSRV_Q_IMP */
    NULL,    /* FC_TXQ_TH_RSRV_Q_WAN */
    &soc_robo_reg_list[SOC_REG_INT_FLOW_MON_BUSr],
    &soc_robo_reg_list[SOC_REG_INT_FM_MEMADRr],
    &soc_robo_reg_list[SOC_REG_INT_FM_MEMDAT0r],
    &soc_robo_reg_list[SOC_REG_INT_FM_MEMDAT1r],
    NULL,    /* FM_MEMDAT2 */
    NULL,    /* FM_MEMDAT3 */
    NULL,    /* FORCE_FRAME_DROP */
    &soc_robo_reg_list[SOC_REG_INT_GARLCFGr],
    &soc_robo_reg_list[SOC_REG_INT_GENMEM_ADDRr],
    &soc_robo_reg_list[SOC_REG_INT_GENMEM_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_GENMEM_DATAr],
    NULL,    /* GENMEM_DATA0 */
    NULL,    /* GENMEM_DATA1 */
    NULL,    /* GLB_ACTLSTS */
    NULL,    /* GLB_AEGSTS */
    NULL,    /* GLB_AMODE2 */
    NULL,    /* GLB_AMPHY */
    NULL,    /* GLB_ANADV */
    NULL,    /* GLB_ANEXP */
    NULL,    /* GLB_ANLPA */
    NULL,    /* GLB_ANNXP */
    NULL,    /* GLB_ASTSSUM */
    NULL,    /* GLB_BRCMTST */
    NULL,    /* GLB_HNDRD_ACTL */
    NULL,    /* GLB_HNDRD_ASTS */
    NULL,    /* GLB_HNDRD_FCSCNT */
    NULL,    /* GLB_HNDRD_RECNT */
    NULL,    /* GLB_LPNXP */
    NULL,    /* GLB_MIICTL */
    NULL,    /* GLB_MIISTS */
    NULL,    /* GLB_PHYIDH */
    NULL,    /* GLB_PHYIDL */
    &soc_robo_reg_list[SOC_REG_INT_GLOBAL_TRUNK_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_GMNGCFGr],
    &soc_robo_reg_list[SOC_REG_INT_GRPADDR1r],
    &soc_robo_reg_list[SOC_REG_INT_GRPADDR2r],
    NULL,    /* G_ANADV */
    NULL,    /* G_ANADV_EXT */
    NULL,    /* G_ANADV_EXT_P5 */
    NULL,    /* G_ANEXP */
    NULL,    /* G_ANEXP_EXT */
    NULL,    /* G_ANEXP_EXT_P5 */
    NULL,    /* G_ANLPA */
    NULL,    /* G_ANLPA_EXT */
    NULL,    /* G_ANLPA_EXT_P5 */
    NULL,    /* G_ANNXP */
    NULL,    /* G_ANNXP_EXT */
    NULL,    /* G_ANNXP_EXT_P5 */
    NULL,    /* G_AUX_CTL */
    NULL,    /* G_AUX_CTL_EXT */
    NULL,    /* G_AUX_CTL_EXT_P5 */
    NULL,    /* G_AUX_STS */
    NULL,    /* G_AUX_STS_EXT */
    NULL,    /* G_AUX_STS_EXT_P5 */
    NULL,    /* G_B1000T_CTL */
    NULL,    /* G_B1000T_CTL_EXT */
    NULL,    /* G_B1000T_CTL_EXT_P5 */
    NULL,    /* G_B1000T_STS */
    NULL,    /* G_B1000T_STS_EXT */
    NULL,    /* G_B1000T_STS_EXT_P5 */
    NULL,    /* G_DSP_COEFFICIENT */
    NULL,    /* G_DSP_COEFFICIENT_ADDR */
    NULL,    /* G_DSP_COEFFICIENT_ADDR_EXT */
    NULL,    /* G_DSP_COEFFICIENT_ADDR_EXT_P5 */
    NULL,    /* G_DSP_COEFFICIENT_EXT */
    NULL,    /* G_DSP_COEFFICIENT_EXT_P5 */
    NULL,    /* G_EXT_STS */
    NULL,    /* G_EXT_STS_EXT */
    NULL,    /* G_EXT_STS_EXT_P5 */
    NULL,    /* G_FALSE_CARR_CNT */
    NULL,    /* G_FALSE_CARR_CNT_EXT */
    NULL,    /* G_FALSE_CARR_CNT_EXT_P5 */
    NULL,    /* G_INTERRUPT_MSK */
    NULL,    /* G_INTERRUPT_MSK_EXT */
    NULL,    /* G_INTERRUPT_MSK_EXT_P5 */
    NULL,    /* G_INTERRUPT_STS */
    NULL,    /* G_INTERRUPT_STS_EXT */
    NULL,    /* G_INTERRUPT_STS_EXT_P5 */
    NULL,    /* G_LPNXP */
    NULL,    /* G_LPNXP_EXT */
    NULL,    /* G_LPNXP_EXT_P5 */
    NULL,    /* G_MASTER_SLAVE_SEED */
    NULL,    /* G_MASTER_SLAVE_SEED_EXT */
    NULL,    /* G_MASTER_SLAVE_SEED_EXT_P5 */
    NULL,    /* G_MIICTL */
    NULL,    /* G_MIICTL_EXT */
    NULL,    /* G_MIICTL_EXT_P5 */
    NULL,    /* G_MIISTS */
    NULL,    /* G_MIISTS_EXT */
    NULL,    /* G_MIISTS_EXT_P5 */
    NULL,    /* G_MISC_SHADOW */
    NULL,    /* G_MISC_SHADOW_EXT */
    NULL,    /* G_MISC_SHADOW_EXT_P5 */
    &soc_robo_reg_list[SOC_REG_INT_G_PCTLr],
    NULL,    /* G_PHYIDH */
    NULL,    /* G_PHYIDH_EXT */
    NULL,    /* G_PHYIDH_EXT_P5 */
    NULL,    /* G_PHYIDL */
    NULL,    /* G_PHYIDL_EXT */
    NULL,    /* G_PHYIDL_EXT_P5 */
    NULL,    /* G_PHY_EXT_CTL */
    NULL,    /* G_PHY_EXT_CTL_EXT */
    NULL,    /* G_PHY_EXT_CTL_EXT_P5 */
    NULL,    /* G_PHY_EXT_STS */
    NULL,    /* G_PHY_EXT_STS_EXT */
    NULL,    /* G_PHY_EXT_STS_EXT_P5 */
    NULL,    /* G_REC_ERR_CNT */
    NULL,    /* G_REC_ERR_CNT_EXT */
    NULL,    /* G_REC_ERR_CNT_EXT_P5 */
    NULL,    /* G_REC_NOTOK_CNT */
    NULL,    /* G_REC_NOTOK_CNT_EXT */
    NULL,    /* G_REC_NOTOK_CNT_EXT_P5 */
    NULL,    /* G_TEST1 */
    NULL,    /* G_TEST2 */
    NULL,    /* G_TEST1_EXT */
    NULL,    /* G_TEST1_EXT_P5 */
    NULL,    /* G_TEST2_EXT */
    NULL,    /* G_TEST2_EXT_P5 */
    NULL,    /* HL_PRTC_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_HNDRD_ACTLr],
    &soc_robo_reg_list[SOC_REG_INT_HNDRD_ASTSr],
    &soc_robo_reg_list[SOC_REG_INT_HNDRD_FCSCNTr],
    &soc_robo_reg_list[SOC_REG_INT_HNDRD_RECNTr],
    NULL,    /* IEEE802P2_LLC */
    NULL,    /* IEEE_802_2_LLC */
    &soc_robo_reg_list[SOC_REG_INT_IGMIRCTLr],
    &soc_robo_reg_list[SOC_REG_INT_IGMIRDIVr],
    &soc_robo_reg_list[SOC_REG_INT_IGMIRMACr],
    NULL,    /* IMP0_PRT_ID */
    NULL,    /* IMP1_EGRESS_RATE_CTRL_CFG_REG */
    NULL,    /* IMP1_PRT_ID */
    NULL,    /* IMP_CTL */
    NULL,    /* IMP_EGRESS_RATE_CTRL_CFG_REG */
    NULL,    /* IMP_RGMII_CTL_GP */
    NULL,    /* IMP_RGMII_TIME_DLY_GP */
    NULL,    /* INGRESS_RMON */
    NULL,    /* INRANGEERRCOUNT */
    NULL,    /* IPG_SHRNK_CTRL */
    NULL,    /* ISP_PORT_SEL_PBM */
    NULL,    /* ISP_SEL_PORTMAP */
    NULL,    /* ISP_VID */
    NULL,    /* JUMBOPKT */
    NULL,    /* JUMBO_PORT_MASK */
    NULL,    /* L4PORT_RANGE_CHECKER */
    NULL,    /* LDMETER_UPDATE_RATECTL */
    NULL,    /* LD_FRM_SA */
    &soc_robo_reg_list[SOC_REG_INT_LED0_STr],
    &soc_robo_reg_list[SOC_REG_INT_LED1_STr],
    &soc_robo_reg_list[SOC_REG_INT_LED2_STr],
    &soc_robo_reg_list[SOC_REG_INT_LED3_STr],
    NULL,    /* LEDA_CTL */
    NULL,    /* LEDA_ST */
    NULL,    /* LEDB_ST */
    NULL,    /* LEDC_ST */
    NULL,    /* LEDD_ST */
    NULL,    /* LED_CONTROL */
    NULL,    /* LED_EN_MAP */
    &soc_robo_reg_list[SOC_REG_INT_LED_FLSH_CTLr],
    NULL,    /* LED_FUNC0_CTL */
    NULL,    /* LED_FUNC1_CTL */
    NULL,    /* LED_FUNC_MAP */
    NULL,    /* LED_MODE_MAP_0 */
    NULL,    /* LED_MODE_MAP_1 */
    NULL,    /* LED_OUTPUT_ENABLE */
    NULL,    /* LED_PORTMAP */
    NULL,    /* LED_REFLSH_CTL */
    &soc_robo_reg_list[SOC_REG_INT_LNKSTSr],
    &soc_robo_reg_list[SOC_REG_INT_LNKSTSCHGr],
    NULL,    /* LPDET_CFG */
    NULL,    /* LPDET_SA */
    &soc_robo_reg_list[SOC_REG_INT_LPNXPr],
    &soc_robo_reg_list[SOC_REG_INT_LP_STA_GPr],
    NULL,    /* LRN_CNT_CTL */
    NULL,    /* LSA_MII_PORT */
    NULL,    /* LSA_PORT */
    NULL,    /* MAC2VLAN_CTL */
    &soc_robo_reg_list[SOC_REG_INT_MAC_SEC_CON0r],
    &soc_robo_reg_list[SOC_REG_INT_MAC_SEC_CON1r],
    &soc_robo_reg_list[SOC_REG_INT_MAC_SEC_CON2r],
    &soc_robo_reg_list[SOC_REG_INT_MAC_SEC_CON3r],
    &soc_robo_reg_list[SOC_REG_INT_MAC_SEC_CON4r],
    NULL,    /* MAC_TRUNK_CTL */
    NULL,    /* MARLA_FWD_ENTRY0 */
    NULL,    /* MARLA_FWD_ENTRY1 */
    NULL,    /* MARLA_SRCH_RSLT */
    NULL,    /* MARLA_SRCH_RSLT_0 */
    NULL,    /* MARLA_SRCH_RSLT_1 */
    NULL,    /* MAX_ICMPV4_SIZE_REG */
    NULL,    /* MAX_ICMPV6_SIZE_REG */
    &soc_robo_reg_list[SOC_REG_INT_MCAST_SUP0r],
    &soc_robo_reg_list[SOC_REG_INT_MCAST_SUP1r],
    NULL,    /* MDIO_ADDR_P */
    NULL,    /* MDIO_ADDR_P8 */
    NULL,    /* MDIO_ADDR_WAN */
    NULL,    /* MDIO_BASE_ADDR */
    NULL,    /* MEM_ADDR */
    NULL,    /* MEM_ARL_B0_HI */
    NULL,    /* MEM_ARL_B0_LO */
    NULL,    /* MEM_ARL_B1_HI */
    NULL,    /* MEM_ARL_B1_LO */
    NULL,    /* MEM_ARL_HIGH */
    NULL,    /* MEM_ARL_LOW */
    NULL,    /* MEM_BFC_ADDR */
    NULL,    /* MEM_BFC_DATA */
    NULL,    /* MEM_BTM_DATA */
    NULL,    /* MEM_BTM_DATA0 */
    NULL,    /* MEM_BTM_DATA1 */
    NULL,    /* MEM_CTRL */
    NULL,    /* MEM_DATA_HIGH */
    NULL,    /* MEM_DATA_LOW */
    NULL,    /* MEM_DEBUG_DATA_0_0 */
    NULL,    /* MEM_DEBUG_DATA_0_1 */
    NULL,    /* MEM_DEBUG_DATA_1_0 */
    NULL,    /* MEM_DEBUG_DATA_1_1 */
    NULL,    /* MEM_FRM_ADDR */
    NULL,    /* MEM_FRM_DATA0 */
    NULL,    /* MEM_FRM_DATA1 */
    NULL,    /* MEM_FRM_DATA2 */
    NULL,    /* MEM_FRM_DATA3 */
    NULL,    /* MEM_FRM_DATA4 */
    NULL,    /* MEM_FRM_DATA5 */
    NULL,    /* MEM_FRM_DATA6 */
    NULL,    /* MEM_FRM_DATA7 */
    NULL,    /* MEM_MARL_B0_HI */
    NULL,    /* MEM_MARL_B0_LO */
    NULL,    /* MEM_MARL_B1_HI */
    NULL,    /* MEM_MARL_B1_LO */
    NULL,    /* MEM_MARL_HIGH */
    NULL,    /* MEM_MARL_LOW */
    NULL,    /* MEM_TEST_CTL */
    NULL,    /* MEM_VLAN_DATA */
    &soc_robo_reg_list[SOC_REG_INT_MIBDIAG_PAGEr],
    NULL,    /* MIBDIGA_PAGE */
    &soc_robo_reg_list[SOC_REG_INT_MIBKILLOVRr],
    NULL,    /* MIB_GD_FM_MAX_SIZE */
    NULL,    /* MIB_SELECT */
    NULL,    /* MIB_SNAPSHOT_CTL */
    &soc_robo_reg_list[SOC_REG_INT_MIICTLr],
    &soc_robo_reg_list[SOC_REG_INT_MIISTSr],
    &soc_robo_reg_list[SOC_REG_INT_MII_PCTLr],
    NULL,    /* MINIMUM_TCP_HDR_SZ */
    &soc_robo_reg_list[SOC_REG_INT_MIRCAPCTLr],
    NULL,    /* MISC_CTL */
    &soc_robo_reg_list[SOC_REG_INT_MLF_DROP_MAPr],
    NULL,    /* MLF_IMPC_FWD_MAP */
    NULL,    /* MLF_IPMC_FWD_MAP */
    &soc_robo_reg_list[SOC_REG_INT_MNGPIDr],
    NULL,    /* MODEL_ID */
    NULL,    /* MODULE_ID0 */
    NULL,    /* MODULE_ID1 */
    NULL,    /* MPORTVEC0 */
    NULL,    /* MPORTVEC1 */
    NULL,    /* MPORTVEC2 */
    NULL,    /* MPORTVEC3 */
    NULL,    /* MPORTVEC4 */
    NULL,    /* MPORTVEC5 */
    &soc_robo_reg_list[SOC_REG_INT_MR_STAr],
    NULL,    /* MST_AGE */
    &soc_robo_reg_list[SOC_REG_INT_MST_CONr],
    &soc_robo_reg_list[SOC_REG_INT_MST_TABr],
    NULL,    /* MST_TBL */
    NULL,    /* MULTIPORT_ADDR0 */
    NULL,    /* MULTIPORT_ADDR1 */
    NULL,    /* MULTIPORT_ADDR2 */
    NULL,    /* MULTIPORT_ADDR3 */
    NULL,    /* MULTIPORT_ADDR4 */
    NULL,    /* MULTIPORT_ADDR5 */
    NULL,    /* MULTI_PORT_CTL */
    &soc_robo_reg_list[SOC_REG_INT_NEW_CONTROLr],
    NULL,    /* NEW_CTRL */
    NULL,    /* NEW_PRI_MAP */
    NULL,    /* OTHER_CHECKER */
    NULL,    /* OTHER_TABLE_DATA0 */
    NULL,    /* OTHER_TABLE_DATA1 */
    NULL,    /* OTHER_TABLE_DATA2 */
    NULL,    /* OTHER_TABLE_INDEX */
    NULL,    /* OTPROM_STATUS */
    NULL,    /* OTP_ADDR_REG */
    NULL,    /* OTP_CTL_REG */
    NULL,    /* OTP_RD_DATA */
    NULL,    /* OTP_STS_REG */
    NULL,    /* OTP_WR_DATA */
    NULL,    /* OUTRANGEERRCOUNT */
    NULL,    /* P5_RGMII_TIME_DLY_GP */
    NULL,    /* P8_PCP2TC */
    NULL,    /* PAGEREG */
    &soc_robo_reg_list[SOC_REG_INT_PAUSESTSr],
    NULL,    /* PAUSE_CAP */
    NULL,    /* PAUSE_FRM_CTRL */
    NULL,    /* PAUSE_QUANTA */
    NULL,    /* PBPTRFIFO */
    NULL,    /* PBPTRFIFO_0 */
    NULL,    /* PBPTRFIFO_1 */
    &soc_robo_reg_list[SOC_REG_INT_PHYIDHr],
    &soc_robo_reg_list[SOC_REG_INT_PHYIDLr],
    NULL,    /* PHYINFO_PHYIDH */
    NULL,    /* PHYINFO_PHYIDL */
    &soc_robo_reg_list[SOC_REG_INT_PHYSCAN_CTLr],
    NULL,    /* PHY_LED_FUNC */
    NULL,    /* PHY_PWR_DOWN */
    NULL,    /* PHY_STAT */
    &soc_robo_reg_list[SOC_REG_INT_PKTS1024TO1522OCTETSr],
    NULL,    /* PKTS1024TOMAXOCTETS */
    NULL,    /* PKTS1024TOMAXPKTOCTETS */
    &soc_robo_reg_list[SOC_REG_INT_PKTS128TO255OCTETSr],
    NULL,    /* PKTS1523TO2047 */
    NULL,    /* PKTS2048TO4095 */
    &soc_robo_reg_list[SOC_REG_INT_PKTS256TO511OCTETSr],
    NULL,    /* PKTS4096TO8191 */
    &soc_robo_reg_list[SOC_REG_INT_PKTS512TO1023OCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_PKTS64OCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_PKTS65TO127OCTETSr],
    NULL,    /* PKTS8192TO9728 */
    NULL,    /* PLL_FREQ_SEL */
    NULL,    /* PLL_TEST */
    NULL,    /* PLL_TEST_CTRL_I */
    NULL,    /* PLL_TEST_CTRL_II */
    NULL,    /* PN_PCP2TC */
    NULL,    /* PORT4_RGMII_CTL_GP */
    NULL,    /* PORT5_RGMII_CTL_GP */
    &soc_robo_reg_list[SOC_REG_INT_PORTVEC1r],
    &soc_robo_reg_list[SOC_REG_INT_PORTVEC2r],
    NULL,    /* PORT_EAP1_CON */
    &soc_robo_reg_list[SOC_REG_INT_PORT_EAP_CONr],
    NULL,    /* PORT_EAP_DA */
    NULL,    /* PORT_EGCTL */
    &soc_robo_reg_list[SOC_REG_INT_PORT_ERC_CONr],
    NULL,    /* PORT_ERC_CON_IMP */
    NULL,    /* PORT_IRC1_CON */
    &soc_robo_reg_list[SOC_REG_INT_PORT_IRC_CONr],
    &soc_robo_reg_list[SOC_REG_INT_PORT_MAX_LEARNr],
    &soc_robo_reg_list[SOC_REG_INT_PORT_SA_CNTr],
    NULL,    /* PORT_SEC_CON */
    NULL,    /* PORT_VLAN1_CTL */
    &soc_robo_reg_list[SOC_REG_INT_PORT_VLAN_CTLr],
    NULL,    /* PORT_VLAN_CTL_IMP */
    &soc_robo_reg_list[SOC_REG_INT_PRBS_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_PRBS_STAr],
    &soc_robo_reg_list[SOC_REG_INT_PROTECTED_SELr],
    NULL,    /* PROTOCOL2VLAN_CTL */
    NULL,    /* PRS_FIFO_DEBUG_CTRL */
    NULL,    /* PRS_FIFO_DEBUG_DATA */
    &soc_robo_reg_list[SOC_REG_INT_PWR_DOWN_MODE_BCM5324_A1r],
    NULL,    /* QOS_1P1Q_PRI_MAP */
    &soc_robo_reg_list[SOC_REG_INT_QOS_1P_ENr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_CTLr],
    NULL,    /* QOS_DIFF_DSCP0 */
    &soc_robo_reg_list[SOC_REG_INT_QOS_DIFF_DSCP1r],
    &soc_robo_reg_list[SOC_REG_INT_QOS_DIFF_DSCP2r],
    NULL,    /* QOS_DIFF_DSCP3 */
    &soc_robo_reg_list[SOC_REG_INT_QOS_D_TOS_THr],
    NULL,    /* QOS_EN_DIFFSERV */
    NULL,    /* QOS_EN_TRAFFIC_PRI_REMAP */
    NULL,    /* QOS_ETHERPRI_CTRL */
    NULL,    /* QOS_GLOBAL_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_QOS_MIB_QUE_SELr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_M_TOS_THr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_PAUSE_ENr],
    NULL,    /* QOS_REASON_CODE */
    NULL,    /* QOS_RX_CTRL_P */
    &soc_robo_reg_list[SOC_REG_INT_QOS_R_TOS_THr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_TCI_THr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_TOS_DIF_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_QOS_TOS_DIF_ENr],
    NULL,    /* QOS_TRAFFIC_PRI_REMAP */
    NULL,    /* QOS_TX_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_QOS_T_TOS_THr],
    NULL,    /* QOS_WEIGHT */
    NULL,    /* QUEUE_CONGESTION_STATUS0 */
    NULL,    /* QUEUE_CONGESTION_STATUS1 */
    NULL,    /* QUEUE_CONGESTION_STATUS2 */
    NULL,    /* QUEUE_CONGESTION_STATUS3 */
    NULL,    /* QUEUE_CONGESTION_STATUS4 */
    NULL,    /* QUEUE_CONGESTION_STATUS5 */
    NULL,    /* RANGE_CHECKER_CTL */
    NULL,    /* RATE_INBAND */
    NULL,    /* RATE_METER0 */
    NULL,    /* RATE_METER1 */
    NULL,    /* RATE_OUTBAND */
    NULL,    /* RCM_CTL */
    NULL,    /* RCM_DATA0 */
    NULL,    /* RCM_DATA1 */
    NULL,    /* RCM_DATA2 */
    NULL,    /* RCM_DATA3 */
    NULL,    /* RCM_DATA4 */
    NULL,    /* RCM_PORT */
    NULL,    /* RESE_AV_EN_CTRL */
    NULL,    /* RESE_C4_BW_CNTL */
    NULL,    /* RESE_C5_BW_CNTL */
    NULL,    /* RESE_EGRESS_TM_STAMP */
    NULL,    /* RESE_MAX_AV_PKT_SZ */
    NULL,    /* RESE_SLOT_ADJ */
    NULL,    /* RESE_SLOT_TICK_CNTR */
    NULL,    /* RESE_TM_ADJ */
    NULL,    /* RESE_TM_BASE */
    NULL,    /* RGMII_CTL_GP */
    NULL,    /* RGMII_CTL_GP48 */
    NULL,    /* RGMII_CTL_GP49 */
    NULL,    /* RGMII_CTL_GP50 */
    NULL,    /* RGMII_CTRL */
    NULL,    /* RGMII_TIME_DELAY_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_RGMII_TIME_DLY_GPr],
    NULL,    /* RGMII_TIME_DLY_GP48 */
    NULL,    /* RGMII_TIME_DLY_GP49 */
    NULL,    /* RGMII_TIME_DLY_GP50 */
    &soc_robo_reg_list[SOC_REG_INT_RMONSTEERr],
    NULL,    /* RST_TABLE_MEM */
    NULL,    /* RST_TABLE_MEM1 */
    NULL,    /* RSV_MCAST_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_RXALIGNMENTERRORSr],
    &soc_robo_reg_list[SOC_REG_INT_RXBROADCASTPKTr],
    NULL,    /* RXDISCARD */
    &soc_robo_reg_list[SOC_REG_INT_RXDROPPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_RXEXCESSSIZEDISCr],
    &soc_robo_reg_list[SOC_REG_INT_RXFCSERRORSr],
    &soc_robo_reg_list[SOC_REG_INT_RXFRAGMENTSr],
    NULL,    /* RXFWDDISCPKTS */
    &soc_robo_reg_list[SOC_REG_INT_RXGOODOCTETSr],
    NULL,    /* RXGOODPKTS */
    &soc_robo_reg_list[SOC_REG_INT_RXJABBERSr],
    &soc_robo_reg_list[SOC_REG_INT_RXMULTICASTPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_RXOCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_RXOVERSIZEPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_RXPAUSEPKTSr],
    NULL,    /* RXPAUSESTS */
    &soc_robo_reg_list[SOC_REG_INT_RXQOSOCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_RXQOSPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_RXSACHANGESr],
    &soc_robo_reg_list[SOC_REG_INT_RXSYMBLERRr],
    &soc_robo_reg_list[SOC_REG_INT_RXUNDERSIZEPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_RXUNICASTPKTSr],
    NULL,    /* RX_GLOBAL_CTL */
    NULL,    /* RX_PAUSE_PASS */
    &soc_robo_reg_list[SOC_REG_INT_SCAN_RSLT_GPr],
    NULL,    /* SCAN_RSLT_P */
    &soc_robo_reg_list[SOC_REG_INT_SCAN_TIMEOUTr],
    NULL,    /* SDACTLSTS */
    NULL,    /* SDAEGSTS */
    NULL,    /* SDAMODE2 */
    NULL,    /* SDAMPHY */
    NULL,    /* SDANADV */
    NULL,    /* SDANEXP */
    NULL,    /* SDANLPA */
    NULL,    /* SDANNXP */
    NULL,    /* SDASTSSUM */
    NULL,    /* SDBRCMTST */
    NULL,    /* SDHNDRD_ACTL */
    NULL,    /* SDHNDRD_ASTS */
    NULL,    /* SDHNDRD_FCSCNT */
    NULL,    /* SDHNDRD_RECNT */
    NULL,    /* SDLPNXP */
    NULL,    /* SDMIICTL */
    NULL,    /* SDMIISTS */
    NULL,    /* SDPHYIDH */
    NULL,    /* SDPHYIDL */
    NULL,    /* SD_DEFAULT */
    NULL,    /* SD_SEL_EARLY */
    NULL,    /* SD_SIGNAL_DETC */
    &soc_robo_reg_list[SOC_REG_INT_SEC_DPMSKr],
    &soc_robo_reg_list[SOC_REG_INT_SEC_SPMSKr],
    NULL,    /* SEC_TDIP0 */
    NULL,    /* SEC_TDIP1 */
    NULL,    /* SERDES_CTRL */
    NULL,    /* SFT_LRN_CTL */
    &soc_robo_reg_list[SOC_REG_INT_SGMII_CLR_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_SGMII_CTL_GP_BCM5324_A1r],
    &soc_robo_reg_list[SOC_REG_INT_SGMII_STA_GPr],
    NULL,    /* SLICE_MAP_P */
    NULL,    /* SLICE_MAP_P8 */
    &soc_robo_reg_list[SOC_REG_INT_SPARE_REG0r],
    &soc_robo_reg_list[SOC_REG_INT_SPARE_REG1r],
    &soc_robo_reg_list[SOC_REG_INT_SPARE_REG2r],
    &soc_robo_reg_list[SOC_REG_INT_SPDSTSr],
    &soc_robo_reg_list[SOC_REG_INT_SPECIAL_MNGT_BCM5324_A1r],
    NULL,    /* SPIDIO0 */
    NULL,    /* SPIDIO1 */
    NULL,    /* SPIDIO2 */
    NULL,    /* SPIDIO3 */
    NULL,    /* SPIDIO4 */
    NULL,    /* SPIDIO5 */
    NULL,    /* SPIDIO6 */
    NULL,    /* SPIDIO7 */
    NULL,    /* SPISTS */
    &soc_robo_reg_list[SOC_REG_INT_SPTAGTr],
    NULL,    /* SPT_MULTI_ADDR_BPS_CTRL */
    NULL,    /* SRCADRCHG */
    &soc_robo_reg_list[SOC_REG_INT_STRAP_STSr],
    NULL,    /* STRAP_VALUE */
    NULL,    /* STS_CTL */
    NULL,    /* STS_OVERRIDE_GMIIP */
    &soc_robo_reg_list[SOC_REG_INT_STS_OVERRIDE_GPr],
    NULL,    /* STS_OVERRIDE_IMP */
    &soc_robo_reg_list[SOC_REG_INT_STS_OVERRIDE_Pr],
    &soc_robo_reg_list[SOC_REG_INT_STS_OVERRIDE_P24r],
    NULL,    /* STS_OVERRIDE_WAN_P */
    &soc_robo_reg_list[SOC_REG_INT_SWMODEr],
    &soc_robo_reg_list[SOC_REG_INT_SW_FLOW_CONr],
    NULL,    /* S_INRANGEERRCOUNT */
    NULL,    /* S_JUMBOPKT */
    NULL,    /* S_OUTRANGEERRCOUNT */
    NULL,    /* S_PKTS1024TO1522OCTETS */
    NULL,    /* S_PKTS1024TOMAXOCTETS */
    NULL,    /* S_PKTS1024TOMAXPKTOCTETS */
    NULL,    /* S_PKTS128TO255OCTETS */
    NULL,    /* S_PKTS1523TO2047 */
    NULL,    /* S_PKTS2048TO4095 */
    NULL,    /* S_PKTS256TO511OCTETS */
    NULL,    /* S_PKTS4096TO8191 */
    NULL,    /* S_PKTS512TO1023OCTETS */
    NULL,    /* S_PKTS64OCTETS */
    NULL,    /* S_PKTS65TO127OCTETS */
    NULL,    /* S_PKTS8192TO9728 */
    NULL,    /* S_RXALIGNMENTERRORS */
    NULL,    /* S_RXBROADCASTPKT */
    NULL,    /* S_RXDISCARD */
    NULL,    /* S_RXDROPPKTS */
    NULL,    /* S_RXEXCESSSIZEDISC */
    NULL,    /* S_RXFCSERRORS */
    NULL,    /* S_RXFRAGMENTS */
    NULL,    /* S_RXFWDDISCPKTS */
    NULL,    /* S_RXGOODOCTETS */
    NULL,    /* S_RXJABBERS */
    NULL,    /* S_RXMULTICASTPKTS */
    NULL,    /* S_RXOCTETS */
    NULL,    /* S_RXOVERSIZEPKTS */
    NULL,    /* S_RXPAUSEPKTS */
    NULL,    /* S_RXQOSOCTETS */
    NULL,    /* S_RXQOSPKTS */
    NULL,    /* S_RXSACHANGES */
    NULL,    /* S_RXSYMBLERR */
    NULL,    /* S_RXUNDERSIZEPKTS */
    NULL,    /* S_RXUNICASTPKTS */
    NULL,    /* S_TXBROADCASTPKTS */
    NULL,    /* S_TXCOLLISIONS */
    NULL,    /* S_TXDEFERREDTRANSMIT */
    NULL,    /* S_TXDROPPKTS */
    NULL,    /* S_TXEXCESSIVECOLLISION */
    NULL,    /* S_TXFRAMEINDISC */
    NULL,    /* S_TXLATECOLLISION */
    NULL,    /* S_TXMULTICASTPKTS */
    NULL,    /* S_TXMULTIPLECOLLISION */
    NULL,    /* S_TXOCTETS */
    NULL,    /* S_TXPAUSEPKTS */
    NULL,    /* S_TXQOS0OCTETS */
    NULL,    /* S_TXQOS0PKTS */
    NULL,    /* S_TXQOS1OCTETS */
    NULL,    /* S_TXQOS1PKTS */
    NULL,    /* S_TXQOS2OCTETS */
    NULL,    /* S_TXQOS2PKTS */
    NULL,    /* S_TXQOS3OCTETS */
    NULL,    /* S_TXQOS3PKTS */
    NULL,    /* S_TXQOSOCTETS */
    NULL,    /* S_TXQOSPKTS */
    NULL,    /* S_TXQPKTQ0 */
    NULL,    /* S_TXQPKTQ1 */
    NULL,    /* S_TXQPKTQ2 */
    NULL,    /* S_TXQPKTQ3 */
    NULL,    /* S_TXQPKTQ4 */
    NULL,    /* S_TXQPKTQ5 */
    NULL,    /* S_TXSINGLECOLLISION */
    NULL,    /* S_TXUNICASTPKTS */
    &soc_robo_reg_list[SOC_REG_INT_TBI_CTL_BCM5324_A1r],
    NULL,    /* TC2COS_MAP */
    NULL,    /* TCAM_BIST_CONTROL */
    NULL,    /* TCAM_BIST_CTL */
    NULL,    /* TCAM_BIST_STATUS */
    NULL,    /* TCAM_BIST_STS0 */
    NULL,    /* TCAM_BIST_STS1 */
    NULL,    /* TCAM_TEST_COMPARE_STATUS */
    &soc_robo_reg_list[SOC_REG_INT_TH_PCTLr],
    NULL,    /* TM_STAMP_RPT_CTRL */
    NULL,    /* TM_STAMP_STATUS */
    NULL,    /* TOTAL_DLF_DROP_THRESH_Q1 */
    NULL,    /* TOTAL_DLF_DROP_THRESH_Q2 */
    NULL,    /* TOTAL_DLF_DROP_THRESH_Q3 */
    NULL,    /* TOTAL_DROP_THRESH_Q1 */
    NULL,    /* TOTAL_DROP_THRESH_Q2 */
    NULL,    /* TOTAL_DROP_THRESH_Q3 */
    NULL,    /* TOTAL_HYST_THRESH_Q1 */
    NULL,    /* TOTAL_HYST_THRESH_Q2 */
    NULL,    /* TOTAL_HYST_THRESH_Q3 */
    NULL,    /* TOTAL_MC_DROP_IMP_THRESH */
    NULL,    /* TOTAL_PAUSE_IMP_THRESH */
    NULL,    /* TRREG_CTRL */
    &soc_robo_reg_list[SOC_REG_INT_TRUNK_GRP0_CTLr],
    &soc_robo_reg_list[SOC_REG_INT_TRUNK_GRP1_CTLr],
    NULL,    /* TRUNK_GRP2_CTL */
    NULL,    /* TRUNK_GRP3_CTL */
    NULL,    /* TRUNK_GRP_CTL */
    NULL,    /* TRUST_CVLAN */
    &soc_robo_reg_list[SOC_REG_INT_TXBROADCASTPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_TXCOLLISIONSr],
    &soc_robo_reg_list[SOC_REG_INT_TXDEFERREDTRANSMITr],
    &soc_robo_reg_list[SOC_REG_INT_TXDROPPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_TXEXCESSIVECOLLISIONr],
    &soc_robo_reg_list[SOC_REG_INT_TXFRAMEINDISCr],
    NULL,    /* TXGOODPKTS */
    &soc_robo_reg_list[SOC_REG_INT_TXLATECOLLISIONr],
    &soc_robo_reg_list[SOC_REG_INT_TXMULTICASTPKTSr],
    &soc_robo_reg_list[SOC_REG_INT_TXMULTIPLECOLLISIONr],
    &soc_robo_reg_list[SOC_REG_INT_TXOCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_TXPAUSEPKTSr],
    NULL,    /* TXPAUSESTS */
    NULL,    /* TXQOS0OCTETS */
    NULL,    /* TXQOS0PKTS */
    NULL,    /* TXQOS1OCTETS */
    NULL,    /* TXQOS1PKTS */
    NULL,    /* TXQOS2OCTETS */
    NULL,    /* TXQOS2PKTS */
    NULL,    /* TXQOS3OCTETS */
    NULL,    /* TXQOS3PKTS */
    &soc_robo_reg_list[SOC_REG_INT_TXQOSOCTETSr],
    &soc_robo_reg_list[SOC_REG_INT_TXQOSPKTSr],
    NULL,    /* TXQPKTQ0 */
    NULL,    /* TXQPKTQ1 */
    NULL,    /* TXQPKTQ2 */
    NULL,    /* TXQPKTQ3 */
    NULL,    /* TXQPKTQ4 */
    NULL,    /* TXQPKTQ5 */
    NULL,    /* TXQ_FLUSH_MODE */
    &soc_robo_reg_list[SOC_REG_INT_TXSINGLECOLLISIONr],
    &soc_robo_reg_list[SOC_REG_INT_TXUNICASTPKTSr],
    NULL,    /* TX_PAUSE_PASS */
    NULL,    /* UDF_0_A_0_8 */
    NULL,    /* UDF_0_B_0_8 */
    NULL,    /* UDF_0_C_0_8 */
    NULL,    /* UDF_0_D_0_11 */
    NULL,    /* UDF_1_A_0_8 */
    NULL,    /* UDF_1_B_0_8 */
    NULL,    /* UDF_1_C_0_8 */
    NULL,    /* UDF_2_A_0_8 */
    NULL,    /* UDF_2_B_0_8 */
    NULL,    /* UDF_2_C_0_8 */
    NULL,    /* UDF_OFFSET0_P */
    NULL,    /* UDF_OFFSET0_P8 */
    NULL,    /* UDF_OFFSET2_P */
    NULL,    /* UDF_OFFSET3_P */
    NULL,    /* UDF_OFFSET4_EXP */
    NULL,    /* UDF_OFFSET4_GP */
    NULL,    /* UDF_OFFSET4_IMP */
    NULL,    /* UDF_OFFSET4_P */
    NULL,    /* UDF_OFFSET4_P8 */
    NULL,    /* UDF_OFFSET5_P */
    NULL,    /* UDF_OFFSET5_P8 */
    &soc_robo_reg_list[SOC_REG_INT_ULF_DROP_MAPr],
    NULL,    /* ULF_FORWARD_MAP */
    NULL,    /* VID_RANGE_CHECKER */
    NULL,    /* VLAN2VLAN_CTL */
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL0r],
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL1r],
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL2r],
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL3r],
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL4r],
    &soc_robo_reg_list[SOC_REG_INT_VLAN_CTRL5r],
    NULL,    /* VLAN_CTRL6 */
    NULL,    /* VLAN_MAC_ADDR_INDX */
    NULL,    /* VLAN_MAC_CTRL */
    NULL,    /* VLAN_MAC_HASHSEL */
    NULL,    /* VLAN_MAC_TBL_ACS */
    NULL,    /* VLAN_MAC_TBL_DATA */
    NULL,    /* VLAN_MULTI_PORT_ADDR_CTL */
    &soc_robo_reg_list[SOC_REG_INT_VLAN_REMAPr],
    &soc_robo_reg_list[SOC_REG_INT_WAN_PORT_SELr],
    NULL,    /* WATCH_DOG_CTRL */
    NULL,    /* WATCH_DOG_RPT1 */
    NULL,    /* WATCH_DOG_RPT2 */
    NULL,    /* WATCH_DOG_RPT3 */
    NULL,    /* X1K_ANADV */
    NULL,    /* X1K_ANEXP */
    NULL,    /* X1K_ANLPA */
    NULL,    /* X1K_ANNXP */
    NULL,    /* X1K_BER_CRC_RXCNT */
    NULL,    /* X1K_BRCMTST */
    NULL,    /* X1K_CTL1 */
    NULL,    /* X1K_CTL2 */
    NULL,    /* X1K_CTL3 */
    NULL,    /* X1K_CTL4 */
    NULL,    /* X1K_EXT_MIISTS */
    NULL,    /* X1K_FORCE_TXD1 */
    NULL,    /* X1K_FORCE_TXD2 */
    NULL,    /* X1K_LPNXP */
    NULL,    /* X1K_MIICTL */
    NULL,    /* X1K_MIISTS */
    NULL,    /* X1K_PATT_GEN_CTL */
    NULL,    /* X1K_PATT_GEN_STS */
    NULL,    /* X1K_PHYIDH */
    NULL,    /* X1K_PHYIDL */
    NULL,    /* X1K_PRBS_CTL */
    NULL,    /* X1K_PRBS_STS */
    NULL,    /* X1K_STS1 */
    NULL,    /* X1K_STS2 */
    NULL,    /* X1K_STS3 */
    NULL     /* X1K_TST_MOD */
};

static soc_mem_info_t *soc_memories_bcm5324_a1[] = {
    NULL,    /* CFP_ACT_POL */
    NULL,    /* CFP_METER */
    NULL,    /* CFP_STAT_IB */
    NULL,    /* CFP_STAT_OB */
    NULL,    /* CFP_TCAM_CHAIN_MASK */
    NULL,    /* CFP_TCAM_CHAIN_SC */
    NULL,    /* CFP_TCAM_IPV4_MASK */
    NULL,    /* CFP_TCAM_IPV4_SC */
    NULL,    /* CFP_TCAM_IPV6_MASK */
    NULL,    /* CFP_TCAM_IPV6_SC */
    NULL,    /* CFP_TCAM_MASK */
    NULL,    /* CFP_TCAM_NONIP_MASK */
    NULL,    /* CFP_TCAM_NONIP_SC */
    NULL,    /* CFP_TCAM_S0 */
    NULL,    /* CFP_TCAM_S1 */
    NULL,    /* CFP_TCAM_S2 */
    NULL,    /* CFP_TCAM_S3 */
    NULL,    /* CFP_TCAM_S4 */
    NULL,    /* CFP_TCAM_S5 */
    NULL,    /* EGRESS_VID_REMARK */
    NULL,    /* FLOW2VLAN */
    &soc_robo_mem_list[SOC_MEM_INT_GEN_MEMORYm],
    &soc_robo_mem_list[SOC_MEM_INT_L2_ARLm],
    &soc_robo_mem_list[SOC_MEM_INT_L2_ARL_SWm],
    &soc_robo_mem_list[SOC_MEM_INT_L2_MARL_SWm],
    NULL,    /* MAC2VLAN */
    &soc_robo_mem_list[SOC_MEM_INT_MARL_PBMPm],
    &soc_robo_mem_list[SOC_MEM_INT_MSPT_TABm],
    NULL,    /* PROTOCOL2VLAN */
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_COUNTER0m],
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_COUNTER1m],
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_COUNTER2m],
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_MAC0m],
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_MAC1m],
    &soc_robo_mem_list[SOC_MEM_INT_STSEC_MAC2m],
    NULL,    /* VLAN2VLAN */
    &soc_robo_mem_list[SOC_MEM_INT_VLAN_1Qm] 
};

/*
 * Packet Statistics Counter Map for bcm5324_a1
 *
 * NOTE: soc_attach verifies this map is correct and prints warnings if
 * not. The map should contain only registers with a single field named
 * COUNT, and all such registers should be in the map.
 *
 * The soc_counter_map array is a list of counter registers in the order
 * found in the internal address map and counter DMA buffer.
 * counter_map[0 to NUM_COUNTER-1] corresponds to internal addresses
 * COUNTER_REG_FIRST through COUNTER_REG_LAST.
 *
 * This map structure, contents, and size are exposed only to provide a
 * convenient way to loop through all available counters.
 */

static soc_ctr_ref_t _fe_counters_bcm5324_a1[] = {
    {      TXOCTETSr, 0}, /* 0x000 */
    {     INVALID_Rr, 0}, /* 0x004 */
    {    TXDROPPKTSr, 0}, /* 0x008 */
    {     TXQOSPKTSr, 0}, /* 0x00c */
    {TXBROADCASTPKTSr, 0}, /* 0x010 */
    {TXMULTICASTPKTSr, 0}, /* 0x014 */
    { TXUNICASTPKTSr, 0}, /* 0x018 */
    {  TXCOLLISIONSr, 0}, /* 0x01c */
    {TXSINGLECOLLISIONr, 0}, /* 0x020 */
    {TXMULTIPLECOLLISIONr, 0}, /* 0x024 */
    {TXDEFERREDTRANSMITr, 0}, /* 0x028 */
    {TXLATECOLLISIONr, 0}, /* 0x02c */
    {TXEXCESSIVECOLLISIONr, 0}, /* 0x030 */
    { TXFRAMEINDISCr, 0}, /* 0x034 */
    {   TXPAUSEPKTSr, 0}, /* 0x038 */
    {   TXQOSOCTETSr, 0}, /* 0x03c */
    {     INVALID_Rr, 0}, /* 0x040 */
    {      RXOCTETSr, 0}, /* 0x044 */
    {     INVALID_Rr, 0}, /* 0x048 */
    {RXUNDERSIZEPKTSr, 0}, /* 0x04c */
    {   RXPAUSEPKTSr, 0}, /* 0x050 */
    {  PKTS64OCTETSr, 0}, /* 0x054 */
    {PKTS65TO127OCTETSr, 0}, /* 0x058 */
    {PKTS128TO255OCTETSr, 0}, /* 0x05c */
    {PKTS256TO511OCTETSr, 0}, /* 0x060 */
    {PKTS512TO1023OCTETSr, 0}, /* 0x064 */
    {PKTS1024TO1522OCTETSr, 0}, /* 0x068 */
    {RXOVERSIZEPKTSr, 0}, /* 0x06c */
    {     RXJABBERSr, 0}, /* 0x070 */
    {RXALIGNMENTERRORSr, 0}, /* 0x074 */
    {   RXFCSERRORSr, 0}, /* 0x078 */
    {  RXGOODOCTETSr, 0}, /* 0x07c */
    {     INVALID_Rr, 0}, /* 0x080 */
    {    RXDROPPKTSr, 0}, /* 0x084 */
    { RXUNICASTPKTSr, 0}, /* 0x088 */
    {RXMULTICASTPKTSr, 0}, /* 0x08c */
    {RXBROADCASTPKTr, 0}, /* 0x090 */
    {   RXSACHANGESr, 0}, /* 0x094 */
    {   RXFRAGMENTSr, 0}, /* 0x098 */
    {RXEXCESSSIZEDISCr, 0}, /* 0x09c */
    {    RXSYMBLERRr, 0}, /* 0x0a0 */
    {     RXQOSPKTSr, 0}, /* 0x0a4 */
    {   RXQOSOCTETSr, 0}, /* 0x0a8 */
};

static soc_ctr_ref_t _ge_counters_bcm5324_a1[] = {
    {      TXOCTETSr, 0}, /* 0x000 */
    {     INVALID_Rr, 0}, /* 0x004 */
    {    TXDROPPKTSr, 0}, /* 0x008 */
    {     TXQOSPKTSr, 0}, /* 0x00c */
    {TXBROADCASTPKTSr, 0}, /* 0x010 */
    {TXMULTICASTPKTSr, 0}, /* 0x014 */
    { TXUNICASTPKTSr, 0}, /* 0x018 */
    {  TXCOLLISIONSr, 0}, /* 0x01c */
    {TXSINGLECOLLISIONr, 0}, /* 0x020 */
    {TXMULTIPLECOLLISIONr, 0}, /* 0x024 */
    {TXDEFERREDTRANSMITr, 0}, /* 0x028 */
    {TXLATECOLLISIONr, 0}, /* 0x02c */
    {TXEXCESSIVECOLLISIONr, 0}, /* 0x030 */
    { TXFRAMEINDISCr, 0}, /* 0x034 */
    {   TXPAUSEPKTSr, 0}, /* 0x038 */
    {   TXQOSOCTETSr, 0}, /* 0x03c */
    {     INVALID_Rr, 0}, /* 0x040 */
    {      RXOCTETSr, 0}, /* 0x044 */
    {     INVALID_Rr, 0}, /* 0x048 */
    {RXUNDERSIZEPKTSr, 0}, /* 0x04c */
    {   RXPAUSEPKTSr, 0}, /* 0x050 */
    {  PKTS64OCTETSr, 0}, /* 0x054 */
    {PKTS65TO127OCTETSr, 0}, /* 0x058 */
    {PKTS128TO255OCTETSr, 0}, /* 0x05c */
    {PKTS256TO511OCTETSr, 0}, /* 0x060 */
    {PKTS512TO1023OCTETSr, 0}, /* 0x064 */
    {PKTS1024TO1522OCTETSr, 0}, /* 0x068 */
    {RXOVERSIZEPKTSr, 0}, /* 0x06c */
    {     RXJABBERSr, 0}, /* 0x070 */
    {RXALIGNMENTERRORSr, 0}, /* 0x074 */
    {   RXFCSERRORSr, 0}, /* 0x078 */
    {  RXGOODOCTETSr, 0}, /* 0x07c */
    {     INVALID_Rr, 0}, /* 0x080 */
    {    RXDROPPKTSr, 0}, /* 0x084 */
    { RXUNICASTPKTSr, 0}, /* 0x088 */
    {RXMULTICASTPKTSr, 0}, /* 0x08c */
    {RXBROADCASTPKTr, 0}, /* 0x090 */
    {   RXSACHANGESr, 0}, /* 0x094 */
    {   RXFRAGMENTSr, 0}, /* 0x098 */
    {RXEXCESSSIZEDISCr, 0}, /* 0x09c */
    {    RXSYMBLERRr, 0}, /* 0x0a0 */
    {     RXQOSPKTSr, 0}, /* 0x0a4 */
    {   RXQOSOCTETSr, 0}, /* 0x0a8 */
};

/*
 * The array to put into chip parameters.
 * This array is indexed by SOC_CTR_TYPE_xxx (soc_ctr_types_t)
 */
static soc_cmap_t soc_counter_maps_bcm5324_a1[SOC_CTR_NUM_TYPES] = {
    {_fe_counters_bcm5324_a1, 43},    /* FE */
    {_ge_counters_bcm5324_a1, 43},    /* GE */
    {NULL, 0},                        /* GFE */
    {NULL, 0},                        /* HG */
    {NULL, 0}                         /* XE */
};

static soc_block_info_t soc_blocks_bcm5324_a1[] = {
	{ SOC_BLK_CPIC,	0,	0,	5	},	/* 0 C0 */
	{ SOC_BLK_EPIC,	0,	0,	0	},	/* 1 E0 */
	{ SOC_BLK_EPIC,	1,	0,	1	},	/* 2 E1 */
	{ SOC_BLK_EPIC,	2,	0,	2	},	/* 3 E2 */
	{ SOC_BLK_EXP,	0,	0,	6	},	/* 4 E0 */
	{ SOC_BLK_GPIC,	0,	0,	3	},	/* 5 G0 */
	{ SOC_BLK_GPIC,	1,	0,	4	},	/* 6 G1 */
	{ SOC_BLK_SPI,	0,	0,	7	},	/* 7 S0 */
	{ SOC_BLK_SYS,	0,	0,	8	},	/* 8 S0 */
	{ -1,		-1,	-1,	-1	}	/* end */
};

static soc_port_info_t soc_ports_bcm5324_a1[] = {
	{ 1,	0	},	/* 0 E0.0 */
	{ 1,	1	},	/* 1 E0.1 */
	{ 1,	2	},	/* 2 E0.2 */
	{ 1,	3	},	/* 3 E0.3 */
	{ 1,	4	},	/* 4 E0.4 */
	{ 1,	5	},	/* 5 E0.5 */
	{ 1,	6	},	/* 6 E0.6 */
	{ 1,	7	},	/* 7 E0.7 */
	{ 2,	0	},	/* 8 E1.0 */
	{ 2,	1	},	/* 9 E1.1 */
	{ 2,	2	},	/* 10 E1.2 */
	{ 2,	3	},	/* 11 E1.3 */
	{ 2,	4	},	/* 12 E1.4 */
	{ 2,	5	},	/* 13 E1.5 */
	{ 2,	6	},	/* 14 E1.6 */
	{ 2,	7	},	/* 15 E1.7 */
	{ 3,	0	},	/* 16 E2.0 */
	{ 3,	1	},	/* 17 E2.1 */
	{ 3,	2	},	/* 18 E2.2 */
	{ 3,	3	},	/* 19 E2.3 */
	{ 3,	4	},	/* 20 E2.4 */
	{ 3,	5	},	/* 21 E2.5 */
	{ 3,	6	},	/* 22 E2.6 */
	{ 3,	7	},	/* 23 E2.7 */
	{ 0,	0	},	/* 24 C0.0 */
	{ 5,	0	},	/* 25 G0.0 */
	{ 6,	0	},	/* 26 G1.0 */
	{ -1,	-1	}	/* end */
};

/* Forward declaration of init function */
static void chip_init_bcm5324_a1(void);

soc_driver_t soc_driver_bcm5324_a1 = {
	/* type           */	SOC_CHIP_BCM5324_A1,
	/* chip_string    */	"testarossa",
	/* origin         */	" Not located in Server Need Verified",
	/* pci_vendor     */	BROADCOM_VENDOR_ID,
	/* pci_device     */	BCM5324_DEVICE_ID,
	/* pci_revision   */	BCM5324_A1_REV_ID,
	/* num_cos        */	4,
	/* reg_info       */	soc_registers_bcm5324_a1,
	/* mem_info       */	soc_memories_bcm5324_a1,
	/* soc_mem_t      */	NULL,
	/* block_info     */	soc_blocks_bcm5324_a1,
	/* port_info      */	soc_ports_bcm5324_a1,
	/* counter_maps   */	soc_counter_maps_bcm5324_a1,
	/* features       */	soc_features_bcm5324_a1,
	/* init           */	chip_init_bcm5324_a1,
	/* services       */	&drv_bcm5324_services
};  /* soc_driver */

/* Chip specific bottom matter from memory file */

/****************************************************************
 *
 * Function:    chip_init_bcm5324_a1
 * Purpose:
 *     Initialize software internals for bcm5324_a1 device:
 *         Initialize null memories
 * Parameters:  void
 * Returns:     void
 *
 ****************************************************************/
static void
chip_init_bcm5324_a1(void)
{

}

/* End of chip specific bottom matter */

#endif /* BCM_5324_A1 */
