--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml music_player.twx music_player.ncd -o music_player.twr
music_player.pcf -ucf fpga_connection_pin_assignment.ucf

Design file:              music_player.ncd
Physical constraint file: music_player.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EPPASTB     |    2.838(R)|    0.425(R)|clk_BUFGP         |   0.000|
EPPWRITE    |    1.743(R)|    0.081(R)|clk_BUFGP         |   0.000|
EppDSTB     |    2.959(R)|    0.533(R)|clk_BUFGP         |   0.000|
PDB<0>      |    1.455(R)|    0.886(R)|clk_BUFGP         |   0.000|
PDB<1>      |    1.055(R)|    1.212(R)|clk_BUFGP         |   0.000|
PDB<2>      |    1.200(R)|    1.155(R)|clk_BUFGP         |   0.000|
PDB<3>      |    1.370(R)|    1.235(R)|clk_BUFGP         |   0.000|
PDB<4>      |    1.453(R)|    0.889(R)|clk_BUFGP         |   0.000|
PDB<5>      |    1.362(R)|    1.212(R)|clk_BUFGP         |   0.000|
PDB<6>      |    1.789(R)|    0.594(R)|clk_BUFGP         |   0.000|
PDB<7>      |    1.694(R)|    0.681(R)|clk_BUFGP         |   0.000|
btn<0>      |    5.493(R)|    0.885(R)|clk_BUFGP         |   0.000|
btn<1>      |    2.187(R)|   -0.280(R)|clk_BUFGP         |   0.000|
sw<0>       |    2.812(R)|   -0.664(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.834(R)|    0.014(R)|clk_BUFGP         |   0.000|
sw<2>       |    1.885(R)|    0.077(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.487(R)|    0.291(R)|clk_BUFGP         |   0.000|
sw<4>       |    1.847(R)|    0.004(R)|clk_BUFGP         |   0.000|
sw<5>       |    1.662(R)|    0.224(R)|clk_BUFGP         |   0.000|
sw<6>       |    2.182(R)|   -0.260(R)|clk_BUFGP         |   0.000|
sw<7>       |    2.152(R)|   -0.241(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |   11.560(R)|clk_BUFGP         |   0.000|
AN<1>       |   11.454(R)|clk_BUFGP         |   0.000|
AN<2>       |   11.965(R)|clk_BUFGP         |   0.000|
AN<3>       |   12.562(R)|clk_BUFGP         |   0.000|
EppWAIT     |   12.186(R)|clk_BUFGP         |   0.000|
LED<0>      |    8.401(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.154(R)|clk_BUFGP         |   0.000|
PDB<0>      |   13.032(R)|clk_BUFGP         |   0.000|
PDB<1>      |   13.381(R)|clk_BUFGP         |   0.000|
PDB<2>      |   14.167(R)|clk_BUFGP         |   0.000|
PDB<3>      |   12.303(R)|clk_BUFGP         |   0.000|
PDB<4>      |   13.691(R)|clk_BUFGP         |   0.000|
PDB<5>      |   12.447(R)|clk_BUFGP         |   0.000|
PDB<6>      |   13.341(R)|clk_BUFGP         |   0.000|
PDB<7>      |   13.239(R)|clk_BUFGP         |   0.000|
hex<0>      |   16.032(R)|clk_BUFGP         |   0.000|
hex<1>      |   16.336(R)|clk_BUFGP         |   0.000|
hex<2>      |   16.212(R)|clk_BUFGP         |   0.000|
hex<3>      |   15.148(R)|clk_BUFGP         |   0.000|
hex<4>      |   15.553(R)|clk_BUFGP         |   0.000|
hex<5>      |   16.990(R)|clk_BUFGP         |   0.000|
hex<6>      |   15.364(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.508|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EPPASTB        |PDB<0>         |   11.131|
EPPASTB        |PDB<1>         |   11.743|
EPPASTB        |PDB<2>         |   13.090|
EPPASTB        |PDB<3>         |    9.080|
EPPASTB        |PDB<4>         |    9.432|
EPPASTB        |PDB<5>         |    7.986|
EPPASTB        |PDB<6>         |    8.599|
EPPASTB        |PDB<7>         |    8.147|
EPPWRITE       |PDB<0>         |    9.902|
EPPWRITE       |PDB<1>         |   10.253|
EPPWRITE       |PDB<2>         |   10.244|
EPPWRITE       |PDB<3>         |    9.370|
EPPWRITE       |PDB<4>         |    8.999|
EPPWRITE       |PDB<5>         |    8.965|
EPPWRITE       |PDB<6>         |    9.369|
EPPWRITE       |PDB<7>         |    8.999|
---------------+---------------+---------+


Analysis completed Fri Oct 06 14:48:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



