<BaliSimProject version="1.3" path="." stage="0" language="-1" name="clk_routing" simType="QuestaSim">
    <Source worklib="work" path="../test_ulpi/ulpi.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="../test_rgmii/rgmii.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="../test_ddr3/ddr3.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="../test_adc/adc.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="clk_routing.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="testbench_clk_routing.sv" type="VERILOG" langstandard="System Verilog" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="" name="testbench_clk_routing"/>
</BaliSimProject>
