<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3950" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3950{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3950{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3950{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3950{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3950{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3950{left:69px;bottom:1059px;letter-spacing:-0.14px;}
#t7_3950{left:99px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t8_3950{left:236px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3950{left:69px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.81px;}
#ta_3950{left:69px;bottom:1025px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tb_3950{left:69px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3950{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#td_3950{left:683px;bottom:984px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#te_3950{left:69px;bottom:967px;letter-spacing:-0.21px;}
#tf_3950{left:114px;bottom:967px;letter-spacing:-0.14px;}
#tg_3950{left:144px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#th_3950{left:370px;bottom:967px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ti_3950{left:69px;bottom:908px;letter-spacing:0.13px;}
#tj_3950{left:151px;bottom:908px;letter-spacing:0.16px;word-spacing:0.01px;}
#tk_3950{left:69px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_3950{left:565px;bottom:885px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tm_3950{left:664px;bottom:885px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_3950{left:69px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#to_3950{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3950{left:69px;bottom:826px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tq_3950{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tr_3950{left:69px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_3950{left:69px;bottom:734px;letter-spacing:0.14px;}
#tt_3950{left:151px;bottom:734px;letter-spacing:0.15px;}
#tu_3950{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tv_3950{left:400px;bottom:710px;letter-spacing:-0.17px;}
#tw_3950{left:485px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3950{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_3950{left:69px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_3950{left:69px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#t10_3950{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t11_3950{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_3950{left:696px;bottom:619px;letter-spacing:-0.16px;}
#t13_3950{left:811px;bottom:619px;letter-spacing:-0.1px;}
#t14_3950{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3950{left:69px;bottom:585px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t16_3950{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_3950{left:69px;bottom:544px;letter-spacing:-0.18px;word-spacing:-1.05px;}
#t18_3950{left:69px;bottom:485px;letter-spacing:0.13px;}
#t19_3950{left:151px;bottom:485px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1a_3950{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1b_3950{left:311px;bottom:461px;letter-spacing:-0.17px;word-spacing:-0.75px;}
#t1c_3950{left:455px;bottom:461px;letter-spacing:-0.14px;}
#t1d_3950{left:484px;bottom:461px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t1e_3950{left:595px;bottom:461px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#t1f_3950{left:69px;bottom:444px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1g_3950{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_3950{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1i_3950{left:69px;bottom:377px;}
#t1j_3950{left:95px;bottom:380px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#t1k_3950{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1l_3950{left:69px;bottom:337px;}
#t1m_3950{left:95px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3950{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1o_3950{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_3950{left:69px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1q_3950{left:69px;bottom:216px;letter-spacing:0.13px;}
#t1r_3950{left:151px;bottom:216px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1s_3950{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1t_3950{left:410px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1u_3950{left:553px;bottom:192px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1v_3950{left:595px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1w_3950{left:727px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_3950{left:69px;bottom:176px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1y_3950{left:69px;bottom:159px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_3950{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3950{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3950{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3950{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3950{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3950{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3950" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3950Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3950" style="-webkit-user-select: none;"><object width="935" height="1210" data="3950/3950.svg" type="image/svg+xml" id="pdf3950" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3950" class="t s1_3950">25-14 </span><span id="t2_3950" class="t s1_3950">Vol. 3C </span>
<span id="t3_3950" class="t s2_3950">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3950" class="t s3_3950">25.6.3 </span><span id="t5_3950" class="t s3_3950">Exception Bitmap </span>
<span id="t6_3950" class="t s4_3950">The </span><span id="t7_3950" class="t s5_3950">exception bitmap </span><span id="t8_3950" class="t s4_3950">is a 32-bit field that contains one bit for each exception. When an exception occurs, its </span>
<span id="t9_3950" class="t s4_3950">vector is used to select a bit in this field. If the bit is 1, the exception causes a VM exit. If the bit is 0, the exception </span>
<span id="ta_3950" class="t s4_3950">is delivered normally through the IDT, using the descriptor corresponding to the exception’s vector. </span>
<span id="tb_3950" class="t s4_3950">Whether a page fault (exception with vector 14) causes a VM exit is determined by bit 14 in the exception bitmap </span>
<span id="tc_3950" class="t s4_3950">as well as the error code produced by the page fault and two 32-bit fields in the VMCS (the </span><span id="td_3950" class="t s5_3950">page-fault error-code </span>
<span id="te_3950" class="t s5_3950">mask </span><span id="tf_3950" class="t s4_3950">and </span><span id="tg_3950" class="t s5_3950">page-fault error-code match)</span><span id="th_3950" class="t s4_3950">. See Section 26.2 for details. </span>
<span id="ti_3950" class="t s3_3950">25.6.4 </span><span id="tj_3950" class="t s3_3950">I/O-Bitmap Addresses </span>
<span id="tk_3950" class="t s4_3950">The VM-execution control fields include the 64-bit physical addresses of </span><span id="tl_3950" class="t s5_3950">I/O bitmaps </span><span id="tm_3950" class="t s4_3950">A and B (each of which are </span>
<span id="tn_3950" class="t s4_3950">4 KBytes in size). I/O bitmap A contains one bit for each I/O port in the range 0000H through 7FFFH; I/O bitmap B </span>
<span id="to_3950" class="t s4_3950">contains bits for ports in the range 8000H through FFFFH. </span>
<span id="tp_3950" class="t s4_3950">A logical processor uses these bitmaps if and only if the “use I/O bitmaps” control is 1. If the bitmaps are used, </span>
<span id="tq_3950" class="t s4_3950">execution of an I/O instruction causes a VM exit if any bit in the I/O bitmaps corresponding to a port it accesses is </span>
<span id="tr_3950" class="t s4_3950">1. See Section 26.1.3 for details. If the bitmaps are used, their addresses must be 4-KByte aligned. </span>
<span id="ts_3950" class="t s3_3950">25.6.5 </span><span id="tt_3950" class="t s3_3950">Time-Stamp Counter Offset and Multiplier </span>
<span id="tu_3950" class="t s4_3950">The VM-execution control fields include a 64-bit </span><span id="tv_3950" class="t s5_3950">TSC-offset </span><span id="tw_3950" class="t s4_3950">field. If the “RDTSC exiting” control is 0 and the “use </span>
<span id="tx_3950" class="t s4_3950">TSC offsetting” control is 1, this field controls executions of the RDTSC and RDTSCP instructions. It also controls </span>
<span id="ty_3950" class="t s4_3950">executions of the RDMSR instruction that read from the IA32_TIME_STAMP_COUNTER MSR. For all of these, the </span>
<span id="tz_3950" class="t s4_3950">value of the TSC offset is added to the value of the time-stamp counter, and the sum is returned to guest software </span>
<span id="t10_3950" class="t s4_3950">in EDX:EAX. </span>
<span id="t11_3950" class="t s4_3950">Processors that support the 1-setting of the “use TSC scaling” control also support a 64-bit </span><span id="t12_3950" class="t s5_3950">TSC-multiplier </span><span id="t13_3950" class="t s4_3950">field. </span>
<span id="t14_3950" class="t s4_3950">If this control is 1 (and the “RDTSC exiting” control is 0 and the “use TSC offsetting” control is 1), this field also </span>
<span id="t15_3950" class="t s4_3950">affects the executions of the RDTSC, RDTSCP, and RDMSR instructions identified above. Specifically, the contents </span>
<span id="t16_3950" class="t s4_3950">of the time-stamp counter is first multiplied by the TSC multiplier before adding the TSC offset. </span>
<span id="t17_3950" class="t s4_3950">See Chapter 26 for a detailed treatment of the behavior of RDTSC, RDTSCP, and RDMSR in VMX non-root operation. </span>
<span id="t18_3950" class="t s3_3950">25.6.6 </span><span id="t19_3950" class="t s3_3950">Guest/Host Masks and Read Shadows for CR0 and CR4 </span>
<span id="t1a_3950" class="t s4_3950">VM-execution control fields include </span><span id="t1b_3950" class="t s5_3950">guest/host masks </span><span id="t1c_3950" class="t s4_3950">and </span><span id="t1d_3950" class="t s5_3950">read shadows </span><span id="t1e_3950" class="t s4_3950">for the CR0 and CR4 registers. These </span>
<span id="t1f_3950" class="t s4_3950">fields control executions of instructions that access those registers (including CLTS, LMSW, MOV CR, and SMSW). </span>
<span id="t1g_3950" class="t s4_3950">They are 64 bits on processors that support Intel 64 architecture and 32 bits on processors that do not. </span>
<span id="t1h_3950" class="t s4_3950">In general, bits set to 1 in a guest/host mask correspond to bits “owned” by the host: </span>
<span id="t1i_3950" class="t s6_3950">• </span><span id="t1j_3950" class="t s4_3950">Guest attempts to set them (using CLTS, LMSW, or MOV to CR) to values differing from the corresponding bits </span>
<span id="t1k_3950" class="t s4_3950">in the corresponding read shadow cause VM exits. </span>
<span id="t1l_3950" class="t s6_3950">• </span><span id="t1m_3950" class="t s4_3950">Guest reads (using MOV from CR or SMSW) return values for these bits from the corresponding read shadow. </span>
<span id="t1n_3950" class="t s4_3950">Bits cleared to 0 correspond to bits “owned” by the guest; guest attempts to modify them succeed and guest reads </span>
<span id="t1o_3950" class="t s4_3950">return values for these bits from the control register itself. </span>
<span id="t1p_3950" class="t s4_3950">See Chapter 28 for details regarding how these fields affect VMX non-root operation. </span>
<span id="t1q_3950" class="t s3_3950">25.6.7 </span><span id="t1r_3950" class="t s3_3950">CR3-Target Controls </span>
<span id="t1s_3950" class="t s4_3950">The VM-execution control fields include a set of 4 </span><span id="t1t_3950" class="t s5_3950">CR3-target values </span><span id="t1u_3950" class="t s4_3950">and a </span><span id="t1v_3950" class="t s5_3950">CR3-target count</span><span id="t1w_3950" class="t s4_3950">. The CR3-target </span>
<span id="t1x_3950" class="t s4_3950">values each have 64 bits on processors that support Intel 64 architecture and 32 bits on processors that do not. The </span>
<span id="t1y_3950" class="t s4_3950">CR3-target count has 32 bits on all processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
