clk_wiz_sim_netlist.v,verilog,xil_defaultlib,../../../../lab3_div.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v,incdir="../../../../lab3_div.srcs/sources_1/ip/clk_wiz"
glbl.v,Verilog,xil_defaultlib,glbl.v
