

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_311_1'
================================================================
* Date:           Sun Feb  5 16:56:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.900 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  3.000 us|  3.000 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_311_1  |       48|       48|        12|         12|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|    13|        -|       -|    -|
|Expression           |        -|     -|        0|   24937|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    22|        0|    1628|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     530|    -|
|Register             |        -|     -|     1102|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    35|     1102|   27095|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1596  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U1597  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1598   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1599   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  22|  0| 1628|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+----------------+
    |               Instance               |             Module             |   Expression   |
    +--------------------------------------+--------------------------------+----------------+
    |am_addmul_7ns_12ns_14ns_27_4_1_U1607  |am_addmul_7ns_12ns_14ns_27_4_1  |  (i0 + i1) * i2|
    |mul_mul_12ns_13ns_25_4_1_U1601        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U1602        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U1603        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U1604        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U1605        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U1606        |mul_mul_12ns_13ns_25_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1600        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1608        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1609        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1610        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1611        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1612        |mul_mul_13ns_14ns_27_4_1        |         i0 * i1|
    +--------------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln311_fu_452_p2       |         +|   0|  0|    10|           3|           1|
    |add_ln315_10_fu_600_p2    |         +|   0|  0|    16|           9|           9|
    |add_ln315_11_fu_1505_p2   |         +|   0|  0|    13|           6|           6|
    |add_ln315_13_fu_1245_p2   |         +|   0|  0|    13|           6|           5|
    |add_ln315_14_fu_614_p2    |         +|   0|  0|    20|          13|          13|
    |add_ln315_15_fu_1022_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_16_fu_629_p2    |         +|   0|  0|    20|          13|          13|
    |add_ln315_17_fu_1474_p2   |         +|   0|  0|    13|           6|           6|
    |add_ln315_18_fu_638_p2    |         +|   0|  0|    20|          13|          13|
    |add_ln315_19_fu_1359_p2   |         +|   0|  0|    12|           5|           5|
    |add_ln315_1_fu_951_p2     |         +|   0|  0|    19|           8|           7|
    |add_ln315_20_fu_647_p2    |         +|   0|  0|    20|          13|          13|
    |add_ln315_21_fu_1048_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_22_fu_656_p2    |         +|   0|  0|    20|          13|          13|
    |add_ln315_23_fu_1582_p2   |         +|   0|  0|    13|           6|           6|
    |add_ln315_24_fu_1414_p2   |         +|   0|  0|    13|           6|           6|
    |add_ln315_25_fu_1054_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_26_fu_1080_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_27_fu_1086_p2   |         +|   0|  0|    19|           8|           5|
    |add_ln315_28_fu_1112_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_29_fu_1154_p2   |         +|   0|  0|    19|           8|           6|
    |add_ln315_2_fu_540_p2     |         +|   0|  0|    18|          11|          11|
    |add_ln315_30_fu_1209_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln315_3_fu_1258_p2    |         +|   0|  0|    13|           6|           6|
    |add_ln315_4_fu_558_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln315_5_fu_1311_p2    |         +|   0|  0|    12|           5|           5|
    |add_ln315_6_fu_572_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln315_7_fu_977_p2     |         +|   0|  0|    19|           8|           8|
    |add_ln315_8_fu_586_p2     |         +|   0|  0|    17|          10|          10|
    |add_ln315_9_fu_1426_p2    |         +|   0|  0|    13|           6|           6|
    |add_ln315_fu_522_p2       |         +|   0|  0|    18|          11|          11|
    |empty_1500_fu_474_p2      |         +|   0|  0|    19|          12|          12|
    |p_cast6_fu_668_p2         |         +|   0|  0|    19|           8|           8|
    |p_cast7_fu_727_p2         |         +|   0|  0|    19|           8|           8|
    |empty_1501_fu_721_p2      |         -|   0|  0|    15|           8|           8|
    |sub_ln315_1_fu_971_p2     |         -|   0|  0|    15|           8|           8|
    |sub_ln315_2_fu_1042_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln315_3_fu_1074_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln315_4_fu_1106_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln315_5_fu_1203_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln315_fu_492_p2       |         -|   0|  0|    12|           4|           4|
    |icmp_ln311_fu_446_p2      |      icmp|   0|  0|     9|           3|           4|
    |empty_1502_fu_933_p2      |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_10_fu_1729_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_11_fu_1778_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_1_fu_1276_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_2_fu_1329_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_3_fu_1399_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_4_fu_1444_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_5_fu_1522_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_6_fu_1552_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_7_fu_1620_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_8_fu_1646_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_9_fu_1699_p2   |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln315_fu_999_p2      |      lshr|   0|  0|  1865|         448|         448|
    |xor_ln315_fu_1298_p2      |       xor|   0|  0|     6|           5|           6|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0| 24937|        6173|        6166|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         13|    1|         13|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |ccs_address0        |  43|          8|    4|         32|
    |ccs_address1        |  43|          8|    4|         32|
    |ccs_d0              |  37|          7|   64|        448|
    |ccs_d1              |  37|          7|   64|        448|
    |ccs_we0             |   9|          2|    8|         16|
    |ccs_we1             |   9|          2|    8|         16|
    |epnp_address0       |  43|          8|    8|         64|
    |epnp_address1       |  37|          7|    8|         56|
    |grp_fu_394_p0       |  43|          8|   64|        512|
    |grp_fu_398_p0       |  31|          6|   64|        384|
    |grp_fu_402_p0       |  14|          3|   64|        192|
    |grp_fu_402_p1       |  43|          8|   64|        512|
    |grp_fu_406_p1       |  31|          6|   64|        384|
    |i_147_fu_158        |   9|          2|    3|          6|
    |reg_414             |   9|          2|   64|        128|
    |reg_419             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 530|        103|  624|       3379|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add20_reg_2295          |  64|   0|   64|          0|
    |add_ln315_13_reg_2305   |   3|   0|    6|          3|
    |add_ln315_17_reg_2341   |   3|   0|    6|          3|
    |add_ln315_19_reg_2321   |   5|   0|    5|          0|
    |add_ln315_21_reg_2230   |   5|   0|    8|          3|
    |add_ln315_23_reg_2356   |   3|   0|    6|          3|
    |add_ln315_26_reg_2235   |   5|   0|    8|          3|
    |add_ln315_28_reg_2245   |   5|   0|    8|          3|
    |add_ln315_30_reg_2280   |   5|   0|    8|          3|
    |ap_CS_fsm               |  12|   0|   12|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ccs_load_10_reg_2250    |  64|   0|   64|          0|
    |ccs_load_12_reg_2326    |  64|   0|   64|          0|
    |ccs_load_6_reg_2089     |  64|   0|   64|          0|
    |ccs_load_7_reg_2164     |  64|   0|   64|          0|
    |ccs_load_8_reg_2179     |  64|   0|   64|          0|
    |ccs_load_9_reg_2240     |  64|   0|   64|          0|
    |empty_1504_reg_2214     |  64|   0|   64|          0|
    |i_147_fu_158            |   3|   0|    3|          0|
    |p_cast7_reg_2099        |   8|   0|    8|          0|
    |reg_410                 |  64|   0|   64|          0|
    |reg_414                 |  64|   0|   64|          0|
    |reg_419                 |  64|   0|   64|          0|
    |reg_424                 |  64|   0|   64|          0|
    |reg_429                 |  64|   0|   64|          0|
    |reg_434                 |  64|   0|   64|          0|
    |shl_ln_reg_2011         |   4|   0|    7|          3|
    |tmp_1103_reg_2119       |   7|   0|    7|          0|
    |tmp_1104_reg_2129       |   7|   0|    7|          0|
    |tmp_1105_reg_2139       |   7|   0|    7|          0|
    |tmp_1106_reg_2154       |   7|   0|    7|          0|
    |tmp_1107_reg_2169       |   7|   0|    7|          0|
    |tmp_1108_reg_2184       |   8|   0|    8|          0|
    |tmp_1109_reg_2199       |   8|   0|    8|          0|
    |tmp_1110_reg_2255       |   8|   0|    8|          0|
    |tmp_1111_reg_2265       |   8|   0|    8|          0|
    |tmp_1112_reg_2275       |   8|   0|    8|          0|
    |tmp_1113_reg_2285       |   8|   0|    8|          0|
    |tmp_1690_reg_2109       |   2|   0|    2|          0|
    |tmp_1691_reg_2114       |   5|   0|    5|          0|
    |tmp_1693_reg_2124       |   3|   0|    3|          0|
    |tmp_1694_reg_2134       |   2|   0|    2|          0|
    |tmp_1695_reg_2144       |   2|   0|    2|          0|
    |tmp_1696_reg_2149       |   5|   0|    5|          0|
    |tmp_1698_reg_2159       |   3|   0|    3|          0|
    |tmp_1699_reg_2174       |   3|   0|    3|          0|
    |tmp_1700_reg_2189       |   2|   0|    2|          0|
    |tmp_1701_reg_2194       |   5|   0|    5|          0|
    |tmp_1703_reg_2204       |   2|   0|    2|          0|
    |tmp_1704_reg_2209       |   5|   0|    5|          0|
    |tmp_1706_reg_2260       |   3|   0|    3|          0|
    |tmp_1707_reg_2270       |   2|   0|    2|          0|
    |tmp_1711_reg_2290       |   3|   0|    3|          0|
    |tmp_s_reg_2001          |   2|   0|    5|          3|
    |trunc_ln315_1_reg_2029  |   3|   0|    3|          0|
    |trunc_ln315_3_reg_2039  |   2|   0|    2|          0|
    |trunc_ln315_s_reg_2300  |   3|   0|    6|          3|
    |zext_ln315_reg_2016     |   4|   0|   13|          9|
    +------------------------+----+----+-----+-----------+
    |Total                   |1102|   0| 1141|         39|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_311_1|  return value|
|ccs_address0   |  out|    4|   ap_memory|                                        ccs|         array|
|ccs_ce0        |  out|    1|   ap_memory|                                        ccs|         array|
|ccs_we0        |  out|    8|   ap_memory|                                        ccs|         array|
|ccs_d0         |  out|   64|   ap_memory|                                        ccs|         array|
|ccs_q0         |   in|   64|   ap_memory|                                        ccs|         array|
|ccs_address1   |  out|    4|   ap_memory|                                        ccs|         array|
|ccs_ce1        |  out|    1|   ap_memory|                                        ccs|         array|
|ccs_we1        |  out|    8|   ap_memory|                                        ccs|         array|
|ccs_d1         |  out|   64|   ap_memory|                                        ccs|         array|
|ccs_q1         |   in|   64|   ap_memory|                                        ccs|         array|
|betas          |   in|   12|     ap_none|                                      betas|        scalar|
|tmp_2905       |   in|    8|     ap_none|                                   tmp_2905|        scalar|
|epnp_address0  |  out|    8|   ap_memory|                                       epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                       epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                       epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                       epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                       epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                       epnp|         array|
+---------------+-----+-----+------------+-------------------------------------------+--------------+

