Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 14 20:30:22 2024
| Host         : LAPTOP-3F3DSVGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     28          
LUTAR-1    Warning           LUT drives async reset alert    20          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[9] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: TarClock/clk_1hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sev_seg/refresh_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.125        0.000                      0                   38        0.236        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.125        0.000                      0                   38        0.236        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.525%)  route 3.019ns (78.475%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.325     8.803    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.927 r  TarClock/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.927    TarClock/cnt_0[6]
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.441    14.782    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.031    15.052    TarClock/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.536%)  route 3.017ns (78.464%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.323     8.801    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.925 r  TarClock/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.925    TarClock/cnt_0[5]
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.441    14.782    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.029    15.050    TarClock/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.856ns (22.092%)  route 3.019ns (77.908%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.325     8.803    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.955 r  TarClock/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.955    TarClock/cnt_0[8]
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.441    14.782    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[8]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.075    15.096    TarClock/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.856ns (22.103%)  route 3.017ns (77.897%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.323     8.801    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.953 r  TarClock/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.953    TarClock/cnt_0[7]
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.441    14.782    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.075    15.096    TarClock/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 2.340ns (61.414%)  route 1.470ns (38.586%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  TarClock/cnt_reg[3]/Q
                         net (fo=2, routed)           0.612     6.111    TarClock/cnt[3]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.790 r  TarClock/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.790    TarClock/cnt0_carry_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.907 r  TarClock/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.907    TarClock/cnt0_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.024 r  TarClock/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.024    TarClock/cnt0_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.141 r  TarClock/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.141    TarClock/cnt0_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.258 r  TarClock/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.258    TarClock/cnt0_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  TarClock/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.384    TarClock/cnt0_carry__4_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.707 r  TarClock/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.849     8.556    TarClock/data0[26]
    SLICE_X51Y25         LUT4 (Prop_lut4_I3_O)        0.334     8.890 r  TarClock/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     8.890    TarClock/cnt_0[26]
    SLICE_X51Y25         FDCE                                         r  TarClock/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435    14.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  TarClock/cnt_reg[26]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_D)        0.075    15.076    TarClock/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.828ns (22.520%)  route 2.849ns (77.480%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.155     8.633    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.757 r  TarClock/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.757    TarClock/cnt_0[11]
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440    14.781    TarClock/clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[11]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)        0.031    15.051    TarClock/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.856ns (23.106%)  route 2.849ns (76.894%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.155     8.633    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.785 r  TarClock/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.785    TarClock/cnt_0[9]
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440    14.781    TarClock/clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[9]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y21         FDCE (Setup_fdce_C_D)        0.075    15.095    TarClock/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.828ns (22.640%)  route 2.829ns (77.360%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.136     8.614    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.738 r  TarClock/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.738    TarClock/cnt_0[13]
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438    14.779    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDCE (Setup_fdce_C_D)        0.031    15.049    TarClock/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.856ns (23.227%)  route 2.829ns (76.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.136     8.614    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y22         LUT4 (Prop_lut4_I0_O)        0.152     8.766 r  TarClock/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.766    TarClock/cnt_0[15]
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438    14.779    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[15]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y22         FDCE (Setup_fdce_C_D)        0.075    15.093    TarClock/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 TarClock/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.828ns (22.922%)  route 2.784ns (77.078%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.559     5.080    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  TarClock/cnt_reg[1]/Q
                         net (fo=2, routed)           0.856     6.393    TarClock/cnt[1]
    SLICE_X51Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.517 r  TarClock/cnt[26]_i_6/O
                         net (fo=1, routed)           0.837     7.354    TarClock/cnt[26]_i_6_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.478 r  TarClock/cnt[26]_i_2/O
                         net (fo=27, routed)          1.091     8.568    TarClock/cnt[26]_i_2_n_0
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.692 r  TarClock/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.692    TarClock/cnt_0[1]
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.441    14.782    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X51Y19         FDCE (Setup_fdce_C_D)        0.029    15.074    TarClock/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.464%)  route 0.148ns (41.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  sev_seg/refresh_counter_reg[1]/Q
                         net (fo=6, routed)           0.148     1.749    sev_seg/refresh_counter_reg_n_0_[1]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  sev_seg/refresh_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sev_seg/p_0_in[5]
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[5]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     1.557    sev_seg/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sev_seg/refresh_counter_reg[6]/Q
                         net (fo=4, routed)           0.170     1.747    sev_seg/refresh_counter_reg_n_0_[6]
    SLICE_X53Y24         LUT5 (Prop_lut5_I2_O)        0.043     1.790 r  sev_seg/refresh_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.790    sev_seg/p_0_in[9]
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[9]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.107     1.543    sev_seg/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sev_seg/refresh_counter_reg[6]/Q
                         net (fo=4, routed)           0.170     1.747    sev_seg/refresh_counter_reg_n_0_[6]
    SLICE_X53Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  sev_seg/refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.792    sev_seg/p_0_in[8]
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     1.528    sev_seg/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.230ns (59.415%)  route 0.157ns (40.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  sev_seg/refresh_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     1.721    sev_seg/refresh_counter_reg_n_0_[7]
    SLICE_X53Y24         LUT3 (Prop_lut3_I2_O)        0.102     1.823 r  sev_seg/refresh_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    sev_seg/p_0_in[7]
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.107     1.543    sev_seg/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  sev_seg/refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.185     1.769    sev_seg/refresh_counter_reg_n_0_[2]
    SLICE_X52Y24         LUT3 (Prop_lut3_I2_O)        0.101     1.870 r  sev_seg/refresh_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    sev_seg/p_0_in[2]
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.131     1.567    sev_seg/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  sev_seg/refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.189     1.773    sev_seg/refresh_counter_reg_n_0_[2]
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.101     1.874 r  sev_seg/refresh_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    sev_seg/p_0_in[4]
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.131     1.567    sev_seg/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  sev_seg/refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.189     1.773    sev_seg/refresh_counter_reg_n_0_[2]
    SLICE_X52Y24         LUT4 (Prop_lut4_I2_O)        0.098     1.871 r  sev_seg/refresh_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    sev_seg/p_0_in[3]
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X52Y24         FDRE                                         r  sev_seg/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X52Y24         FDRE (Hold_fdre_C_D)         0.121     1.557    sev_seg/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  sev_seg/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.231     1.808    sev_seg/refresh_counter_reg_n_0_[0]
    SLICE_X53Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  sev_seg/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    sev_seg/p_0_in[0]
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[0]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     1.528    sev_seg/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 TarClock/clk_1hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TarClock/clk_1hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.309%)  route 0.243ns (56.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.556     1.439    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  TarClock/clk_1hz_reg/Q
                         net (fo=27, routed)          0.243     1.824    TarClock/CLK
    SLICE_X51Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  TarClock/clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.869    TarClock/clk_1hz_i_1_n_0
    SLICE_X51Y22         FDCE                                         r  TarClock/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.824     1.951    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/clk_1hz_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDCE (Hold_fdce_C_D)         0.091     1.530    TarClock/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 sev_seg/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.384%)  route 0.286ns (60.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.553     1.436    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sev_seg/refresh_counter_reg[6]/Q
                         net (fo=4, routed)           0.286     1.863    sev_seg/refresh_counter_reg_n_0_[6]
    SLICE_X53Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  sev_seg/refresh_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.908    sev_seg/p_0_in[6]
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.821     1.948    sev_seg/clk
    SLICE_X53Y24         FDRE                                         r  sev_seg/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.091     1.527    sev_seg/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   TarClock/clk_1hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y24   TarClock/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   TarClock/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   TarClock/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   TarClock/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   TarClock/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   TarClock/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   TarClock/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   TarClock/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   TarClock/clk_1hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   TarClock/clk_1hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   TarClock/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   TarClock/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   TarClock/clk_1hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   TarClock/clk_1hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   TarClock/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   TarClock/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   TarClock/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 5.440ns (51.508%)  route 5.122ns (48.492%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.463     3.921    SM/switches_IBUF[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.045 f  SM/seven_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.680     4.725    sev_seg/seven_seg[5]
    SLICE_X56Y21         LUT4 (Prop_lut4_I3_O)        0.150     4.875 r  sev_seg/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.979     6.854    seven_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.562 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.562    seven_seg[5]
    V5                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 5.469ns (53.421%)  route 4.769ns (46.579%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.233     3.691    sev_seg/switches_IBUF[0]
    SLICE_X56Y22         LUT3 (Prop_lut3_I2_O)        0.148     3.839 r  sev_seg/seven_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.484     4.323    SM/seven_seg[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.328     4.651 r  SM/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.052     6.702    seven_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.238 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.238    seven_seg[2]
    U8                                                                r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 5.463ns (54.009%)  route 4.652ns (45.991%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.233     3.691    sev_seg/switches_IBUF[0]
    SLICE_X56Y22         LUT3 (Prop_lut3_I2_O)        0.148     3.839 r  sev_seg/seven_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.467     4.306    SM/seven_seg[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.328     4.634 r  SM/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.952     6.586    seven_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.115 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.115    seven_seg[1]
    W6                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 5.226ns (51.845%)  route 4.854ns (48.155%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.049     3.507    sev_seg/switches_IBUF[0]
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.124     3.631 r  sev_seg/seven_seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.683     4.314    SM/seven_seg[0]
    SLICE_X56Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.438 r  SM/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.122     6.560    seven_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.080 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.080    seven_seg[4]
    U5                                                                r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 5.217ns (52.164%)  route 4.784ns (47.836%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.049     3.507    sev_seg/switches_IBUF[0]
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.124     3.631 r  sev_seg/seven_seg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.673     4.304    SM/seven_seg[0]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.428 r  SM/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062     6.490    seven_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.000 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.000    seven_seg[0]
    W7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 5.113ns (53.735%)  route 4.403ns (46.265%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  switches_IBUF[10]_inst/O
                         net (fo=19, routed)          2.233     3.691    sev_seg/switches_IBUF[0]
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.124     3.815 r  sev_seg/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.169     5.984    seven_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.516 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.516    seven_seg[6]
    U7                                                                r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.478ns (49.299%)  route 4.605ns (50.701%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE                         0.000     0.000 r  SM/FSM_sequential_state_reg[1]/C
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SM/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           1.219     1.638    SM/state__0[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.327     1.965 r  SM/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.386     5.351    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     9.083 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.083    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.018ns  (logic 4.219ns (52.618%)  route 3.799ns (47.382%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE                         0.000     0.000 r  SM/FSM_sequential_state_reg[1]/C
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SM/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           1.219     1.638    SM/state__0[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.299     1.937 r  SM/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.580     4.517    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.018 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.018    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 3.961ns (52.293%)  route 3.613ns (47.707%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE                         0.000     0.000 r  SM/FSM_sequential_state_reg[0]/C
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SM/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           3.613     4.069    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.574 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.574    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sev_seg/current_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_enable[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.652ns (61.439%)  route 2.920ns (38.561%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE                         0.000     0.000 r  sev_seg/current_digit_reg[1]/C
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.591     0.591 r  sev_seg/current_digit_reg[1]/Q
                         net (fo=13, routed)          0.842     1.433    sev_seg/Q[1]
    SLICE_X56Y24         LUT2 (Prop_lut2_I1_O)        0.327     1.760 r  sev_seg/seven_enable_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.078     3.838    seven_enable_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.572 r  seven_enable_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.572    seven_enable[3]
    W4                                                                r  seven_enable[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE                         0.000     0.000 r  in_reg/C
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in_reg/Q
                         net (fo=3, routed)           0.108     0.249    SM/in
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  SM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    SM/FSM_sequential_state[0]_i_1_n_0
    SLICE_X48Y21         FDCE                                         r  SM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Conv/sequence_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDPE                         0.000     0.000 r  Conv/sequence_reg[0]_P/C
    SLICE_X49Y24         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Conv/sequence_reg[0]_P/Q
                         net (fo=2, routed)           0.109     0.250    Conv/sequence_reg[0]_P_n_0
    SLICE_X48Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  Conv/sequence[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.295    Conv/p_3_in[1]
    SLICE_X48Y24         FDPE                                         r  Conv/sequence_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Conv/sequence_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDCE                         0.000     0.000 r  Conv/sequence_reg[6]_C/C
    SLICE_X53Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Conv/sequence_reg[6]_C/Q
                         net (fo=3, routed)           0.110     0.251    Conv/sequence_reg[6]_C_n_0
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.045     0.296 r  Conv/sequence[7]_P_i_1/O
                         net (fo=1, routed)           0.000     0.296    Conv/p_3_in[7]
    SLICE_X52Y19         FDPE                                         r  Conv/sequence_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SM/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE                         0.000     0.000 r  in_reg/C
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in_reg/Q
                         net (fo=3, routed)           0.108     0.249    SM/in
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.048     0.297 r  SM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    SM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X48Y21         FDCE                                         r  SM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Conv/sequence_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE                         0.000     0.000 r  Conv/sequence_reg[8]_C/C
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Conv/sequence_reg[8]_C/Q
                         net (fo=3, routed)           0.105     0.269    Conv/sequence_reg[8]_C_n_0
    SLICE_X53Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  Conv/sequence[9]_C_i_1/O
                         net (fo=1, routed)           0.000     0.314    Conv/sequence[9]_C_i_1_n_0
    SLICE_X53Y21         FDCE                                         r  Conv/sequence_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Conv/sequence_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.942%)  route 0.153ns (45.058%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDPE                         0.000     0.000 r  Conv/sequence_reg[5]_P/C
    SLICE_X53Y17         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Conv/sequence_reg[5]_P/Q
                         net (fo=2, routed)           0.153     0.294    Conv/sequence_reg[5]_P_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.339 r  Conv/sequence[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.339    Conv/sequence[6]_C_i_1_n_0
    SLICE_X53Y19         FDCE                                         r  Conv/sequence_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Conv/sequence_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.442%)  route 0.162ns (46.558%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDPE                         0.000     0.000 r  Conv/sequence_reg[0]_P/C
    SLICE_X49Y24         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Conv/sequence_reg[0]_P/Q
                         net (fo=2, routed)           0.162     0.303    Conv/sequence_reg[0]_P_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.348 r  Conv/sequence[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.348    Conv/sequence[1]_C_i_1_n_0
    SLICE_X48Y23         FDCE                                         r  Conv/sequence_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            in_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE                         0.000     0.000 r  in_reg/C
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in_reg/Q
                         net (fo=3, routed)           0.167     0.308    Conv/in
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  Conv/in_i_1/O
                         net (fo=1, routed)           0.000     0.353    Conv_n_0
    SLICE_X49Y21         FDRE                                         r  in_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Conv/sequence_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDCE                         0.000     0.000 r  Conv/sequence_reg[3]_C/C
    SLICE_X49Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Conv/sequence_reg[3]_C/Q
                         net (fo=3, routed)           0.168     0.309    Conv/sequence_reg[3]_C_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  Conv/sequence[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    Conv/sequence[3]_C_i_1_n_0
    SLICE_X49Y18         FDCE                                         r  Conv/sequence_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Conv/sequence_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Conv/sequence_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE                         0.000     0.000 r  Conv/sequence_reg[7]_C/C
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Conv/sequence_reg[7]_C/Q
                         net (fo=3, routed)           0.168     0.309    Conv/sequence_reg[7]_C_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  Conv/sequence[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    Conv/sequence[7]_C_i_1_n_0
    SLICE_X49Y19         FDCE                                         r  Conv/sequence_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 1.441ns (28.147%)  route 3.679ns (71.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.679     5.121    TarClock/rst_IBUF
    SLICE_X51Y25         FDCE                                         f  TarClock/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  TarClock/cnt_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 1.441ns (28.147%)  route 3.679ns (71.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.679     5.121    TarClock/rst_IBUF
    SLICE_X51Y25         FDCE                                         f  TarClock/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  TarClock/cnt_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.088%)  route 3.514ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.514     4.955    TarClock/rst_IBUF
    SLICE_X50Y24         FDCE                                         f  TarClock/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X50Y24         FDCE                                         r  TarClock/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.088%)  route 3.514ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.514     4.955    TarClock/rst_IBUF
    SLICE_X51Y24         FDCE                                         f  TarClock/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  TarClock/cnt_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.088%)  route 3.514ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.514     4.955    TarClock/rst_IBUF
    SLICE_X51Y24         FDCE                                         f  TarClock/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  TarClock/cnt_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.088%)  route 3.514ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.514     4.955    TarClock/rst_IBUF
    SLICE_X51Y24         FDCE                                         f  TarClock/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  TarClock/cnt_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.441ns (29.088%)  route 3.514ns (70.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.514     4.955    TarClock/rst_IBUF
    SLICE_X51Y24         FDCE                                         f  TarClock/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.435     4.776    TarClock/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  TarClock/cnt_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/clk_1hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 1.441ns (29.137%)  route 3.505ns (70.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.505     4.947    TarClock/rst_IBUF
    SLICE_X51Y22         FDCE                                         f  TarClock/clk_1hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438     4.779    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/clk_1hz_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 1.441ns (29.137%)  route 3.505ns (70.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.505     4.947    TarClock/rst_IBUF
    SLICE_X51Y22         FDCE                                         f  TarClock/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438     4.779    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.947ns  (logic 1.441ns (29.137%)  route 3.505ns (70.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.505     4.947    TarClock/rst_IBUF
    SLICE_X51Y22         FDCE                                         f  TarClock/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.438     4.779    TarClock/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  TarClock/cnt_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.210ns (13.885%)  route 1.299ns (86.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.299     1.509    TarClock/rst_IBUF
    SLICE_X51Y19         FDCE                                         f  TarClock/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.210ns (13.885%)  route 1.299ns (86.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.299     1.509    TarClock/rst_IBUF
    SLICE_X51Y19         FDCE                                         f  TarClock/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.210ns (13.885%)  route 1.299ns (86.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.299     1.509    TarClock/rst_IBUF
    SLICE_X51Y19         FDCE                                         f  TarClock/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.210ns (13.885%)  route 1.299ns (86.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.299     1.509    TarClock/rst_IBUF
    SLICE_X51Y19         FDCE                                         f  TarClock/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    TarClock/clk_IBUF_BUFG
    SLICE_X51Y19         FDCE                                         r  TarClock/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.222%)  route 1.375ns (86.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.375     1.585    TarClock/rst_IBUF
    SLICE_X51Y20         FDCE                                         f  TarClock/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.222%)  route 1.375ns (86.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.375     1.585    TarClock/rst_IBUF
    SLICE_X51Y20         FDCE                                         f  TarClock/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.222%)  route 1.375ns (86.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.375     1.585    TarClock/rst_IBUF
    SLICE_X51Y20         FDCE                                         f  TarClock/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.210ns (13.222%)  route 1.375ns (86.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.375     1.585    TarClock/rst_IBUF
    SLICE_X51Y20         FDCE                                         f  TarClock/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.826     1.953    TarClock/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  TarClock/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.210ns (12.544%)  route 1.461ns (87.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.461     1.670    TarClock/rst_IBUF
    SLICE_X51Y21         FDCE                                         f  TarClock/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.825     1.952    TarClock/clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            TarClock/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.210ns (12.544%)  route 1.461ns (87.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=54, routed)          1.461     1.670    TarClock/rst_IBUF
    SLICE_X51Y21         FDCE                                         f  TarClock/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.825     1.952    TarClock/clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  TarClock/cnt_reg[11]/C





