
;; Function HAL_RCC_DeInit (HAL_RCC_DeInit, funcdef_no=329, decl_uid=7464, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 22 count 23 (  1.4)


HAL_RCC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,10u} r1={8d} r2={8d} r3={8d} r7={1d,15u} r12={14d} r13={1d,22u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={14d,7u} r101={7d} r102={1d,15u} r103={1d,14u} r104={7d} r105={7d} r106={7d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r133={1d,2u} r134={1d,2u} r135={3d,2u} r136={1d,6u} r138={1d,1u} r140={1d,1u} r144={1d,1u} r145={1d,1u,1e} r147={1d,3u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r155={1d,2u} r158={1d,1u} r159={1d,6u} r160={1d,2u} r162={1d,1u} r166={1d,1u} r170={1d,1u} 
;;    total ref usage 773{637d,135u,1e} in 98{91 regular + 7 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600
;;  reg->defs[] map:	0[0,9] 1[10,17] 2[18,25] 3[26,33] 7[34,34] 12[35,48] 13[49,49] 14[50,57] 15[58,64] 16[65,72] 17[73,80] 18[81,88] 19[89,96] 20[97,104] 21[105,112] 22[113,120] 23[121,128] 24[129,136] 25[137,144] 26[145,152] 27[153,160] 28[161,168] 29[169,176] 30[177,184] 31[185,192] 48[193,199] 49[200,206] 50[207,213] 51[214,220] 52[221,227] 53[228,234] 54[235,241] 55[242,248] 56[249,255] 57[256,262] 58[263,269] 59[270,276] 60[277,283] 61[284,290] 62[291,297] 63[298,304] 64[305,311] 65[312,318] 66[319,325] 67[326,332] 68[333,339] 69[340,346] 70[347,353] 71[354,360] 72[361,367] 73[368,374] 74[375,381] 75[382,388] 76[389,395] 77[396,402] 78[403,409] 79[410,416] 80[417,423] 81[424,430] 82[431,437] 83[438,444] 84[445,451] 85[452,458] 86[459,465] 87[466,472] 88[473,479] 89[480,486] 90[487,493] 91[494,500] 92[501,507] 93[508,514] 94[515,521] 95[522,528] 96[529,535] 97[536,542] 98[543,549] 99[550,556] 100[557,570] 101[571,577] 102[578,578] 103[579,579] 104[580,586] 105[587,593] 106[594,600] 113[601,601] 114[602,602] 115[603,603] 117[604,604] 119[605,605] 120[606,606] 121[607,607] 123[608,608] 126[609,609] 128[610,610] 130[611,611] 131[612,612] 132[613,613] 133[614,614] 134[615,615] 135[616,618] 136[619,619] 138[620,620] 140[621,621] 144[622,622] 145[623,623] 147[624,624] 148[625,625] 149[626,626] 150[627,627] 151[628,628] 152[629,629] 155[630,630] 158[631,631] 159[632,632] 160[633,633] 162[634,634] 166[635,635] 170[636,636] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d17(1){ }d25(2){ }d33(3){ }d34(7){ }d49(13){ }d57(14){ }d72(16){ }d80(17){ }d88(18){ }d96(19){ }d104(20){ }d112(21){ }d120(22){ }d128(23){ }d136(24){ }d144(25){ }d152(26){ }d160(27){ }d168(28){ }d176(29){ }d184(30){ }d192(31){ }d578(102){ }d579(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[17],2[25],3[33],7[34],13[49],14[57],16[72],17[80],18[88],19[96],20[104],21[112],22[120],23[128],24[136],25[144],26[152],27[160],28[168],29[176],30[184],31[192],102[578],103[579]
;; rd  kill	(174) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16,17],2[18,19,20,21,22,23,24,25],3[26,27,28,29,30,31,32,33],7[34],13[49],14[50,51,52,53,54,55,56,57],16[65,66,67,68,69,70,71,72],17[73,74,75,76,77,78,79,80],18[81,82,83,84,85,86,87,88],19[89,90,91,92,93,94,95,96],20[97,98,99,100,101,102,103,104],21[105,106,107,108,109,110,111,112],22[113,114,115,116,117,118,119,120],23[121,122,123,124,125,126,127,128],24[129,130,131,132,133,134,135,136],25[137,138,139,140,141,142,143,144],26[145,146,147,148,149,150,151,152],27[153,154,155,156,157,158,159,160],28[161,162,163,164,165,166,167,168],29[169,170,171,172,173,174,175,176],30[177,178,179,180,181,182,183,184],31[185,186,187,188,189,190,191,192],102[578],103[579]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[34],13[49],102[578],103[579]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d34(bb 0 insn -1) }u1(13){ d49(bb 0 insn -1) }u2(102){ d578(bb 0 insn -1) }u3(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 132 136
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 132 136
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[34],13[49],102[578],103[579]
;; rd  gen 	(5) 0[8],113[601],114[602],132[613],136[619]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],113[601],114[602],132[613],136[619]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; rd  out 	(6) 7[34],13[49],102[578],103[579],132[613],136[619]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 5 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ d34(bb 0 insn -1) }u13(13){ d49(bb 0 insn -1) }u14(102){ d578(bb 0 insn -1) }u15(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; live  gen 	 0 [r0] 100 [cc] 115 138
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[34],13[49],100[567],102[578],103[579],117[604],132[613],136[619],140[621]
;; rd  gen 	(4) 0[7],100[568],115[603],138[620]
;; rd  kill	(34) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],115[603],138[620]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; rd  out 	(6) 7[34],13[49],102[578],103[579],132[613],136[619]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 3 7 11 )->[4]->( 15 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ d34(bb 0 insn -1) }u23(13){ d49(bb 0 insn -1) }u24(102){ d578(bb 0 insn -1) }u25(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 135
;; live  kill	
;; rd  in  	(12) 7[34],13[49],102[578],103[579],132[613],133[614],134[615],135[616],136[619],147[624],159[632],170[636]
;; rd  gen 	(1) 135[618]
;; rd  kill	(3) 135[616,617,618]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[34],13[49],102[578],103[579],135[618]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 2 3 )->[5]->( 3 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ d34(bb 0 insn -1) }u27(13){ d49(bb 0 insn -1) }u28(102){ d578(bb 0 insn -1) }u29(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc] 117 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; live  gen 	 100 [cc] 117 140
;; live  kill	
;; rd  in  	(6) 7[34],13[49],102[578],103[579],132[613],136[619]
;; rd  gen 	(3) 100[567],117[604],140[621]
;; rd  kill	(16) 100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],117[604],140[621]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 136
;; rd  out 	(6) 7[34],13[49],102[578],103[579],132[613],136[619]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ d34(bb 0 insn -1) }u35(13){ d49(bb 0 insn -1) }u36(102){ d578(bb 0 insn -1) }u37(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 120 133 144 147 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; live  gen 	 0 [r0] 119 120 133 144 147 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[34],13[49],102[578],103[579],132[613],136[619]
;; rd  gen 	(7) 0[6],119[605],120[606],133[614],144[622],147[624],170[636]
;; rd  kill	(24) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],119[605],120[606],133[614],144[622],147[624],170[636]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; rd  out 	(7) 7[34],13[49],102[578],103[579],133[614],147[624],170[636]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 8 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ d34(bb 0 insn -1) }u48(13){ d49(bb 0 insn -1) }u49(102){ d578(bb 0 insn -1) }u50(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; live  gen 	 0 [r0] 100 [cc] 121 145
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[34],13[49],100[564],102[578],103[579],123[608],133[614],147[624],148[625],170[636]
;; rd  gen 	(4) 0[5],100[557],121[607],145[623]
;; rd  kill	(34) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],121[607],145[623]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; rd  out 	(7) 7[34],13[49],102[578],103[579],133[614],147[624],170[636]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 6 7 )->[8]->( 7 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(7){ d34(bb 0 insn -1) }u60(13){ d49(bb 0 insn -1) }u61(102){ d578(bb 0 insn -1) }u62(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 100 [cc] 123 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; live  gen 	 100 [cc] 123 148
;; live  kill	
;; rd  in  	(7) 7[34],13[49],102[578],103[579],133[614],147[624],170[636]
;; rd  gen 	(3) 100[564],123[608],148[625]
;; rd  kill	(16) 100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],123[608],148[625]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 147 170
;; rd  out 	(7) 7[34],13[49],102[578],103[579],133[614],147[624],170[636]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 8 )->[9]->( 14 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(7){ d34(bb 0 insn -1) }u68(13){ d49(bb 0 insn -1) }u69(102){ d578(bb 0 insn -1) }u70(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135 149 150 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; live  gen 	 0 [r0] 100 [cc] 135 149 150 151 152
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[34],13[49],102[578],103[579],133[614],147[624],170[636]
;; rd  gen 	(7) 0[3],100[562],135[616],149[626],150[627],151[628],152[629]
;; rd  kill	(39) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],135[616,617,618],149[626],150[627],151[628],152[629]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 147
;; rd  out 	(6) 7[34],13[49],102[578],103[579],135[616],147[624]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u80(7){ d34(bb 0 insn -1) }u81(13){ d49(bb 0 insn -1) }u82(102){ d578(bb 0 insn -1) }u83(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134 155 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 147
;; live  gen 	 0 [r0] 134 155 159
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[34],13[49],102[578],103[579],135[616],147[624]
;; rd  gen 	(4) 0[2],134[615],155[630],159[632]
;; rd  kill	(21) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],134[615],155[630],159[632]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; rd  out 	(7) 7[34],13[49],102[578],103[579],134[615],135[616],159[632]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 12 )->[11]->( 4 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u91(7){ d34(bb 0 insn -1) }u92(13){ d49(bb 0 insn -1) }u93(102){ d578(bb 0 insn -1) }u94(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 126 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; live  gen 	 0 [r0] 100 [cc] 126 158
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[34],13[49],102[578],103[579],134[615],135[616],159[632],160[633]
;; rd  gen 	(4) 0[1],100[559],126[609],158[631]
;; rd  kill	(34) 0[0,1,2,3,4,5,6,7,8,9],14[50,51,52,53,54,55,56,57],100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],126[609],158[631]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; rd  out 	(7) 7[34],13[49],102[578],103[579],134[615],135[616],159[632]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 10 11 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(7){ d34(bb 0 insn -1) }u102(13){ d49(bb 0 insn -1) }u103(102){ d578(bb 0 insn -1) }u104(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc] 128 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159
;; live  gen 	 100 [cc] 128 160
;; live  kill	
;; rd  in  	(11) 0[1],7[34],13[49],100[559],102[578],103[579],126[609],134[615],135[616],158[631],159[632]
;; rd  gen 	(3) 100[558],128[610],160[633]
;; rd  kill	(16) 100[557,558,559,560,561,562,563,564,565,566,567,568,569,570],128[610],160[633]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 135 159 160
;; rd  out 	(8) 7[34],13[49],102[578],103[579],134[615],135[616],159[632],160[633]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u109(7){ d34(bb 0 insn -1) }u110(13){ d49(bb 0 insn -1) }u111(102){ d578(bb 0 insn -1) }u112(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  def 	 130 131 162 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135 159 160
;; live  gen 	 130 131 162 166
;; live  kill	
;; rd  in  	(8) 7[34],13[49],102[578],103[579],134[615],135[616],159[632],160[633]
;; rd  gen 	(4) 130[611],131[612],162[634],166[635]
;; rd  kill	(4) 130[611],131[612],162[634],166[635]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[34],13[49],102[578],103[579],135[616]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u123(7){ d34(bb 0 insn -1) }u124(13){ d49(bb 0 insn -1) }u125(102){ d578(bb 0 insn -1) }u126(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 135
;; live  kill	
;; rd  in  	(6) 7[34],13[49],102[578],103[579],135[616],147[624]
;; rd  gen 	(1) 135[617]
;; rd  kill	(3) 135[616,617,618]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; rd  out 	(5) 7[34],13[49],102[578],103[579],135[617]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 14 4 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ d34(bb 0 insn -1) }u128(13){ d49(bb 0 insn -1) }u129(102){ d578(bb 0 insn -1) }u130(103){ d579(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(7) 7[34],13[49],102[578],103[579],135[616,617,618]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[34],13[49],102[578],103[579]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }
;;   reg 103 { d579(bb 0 insn -1) }

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u133(0){ d0(bb 15 insn 154) }u134(7){ d34(bb 0 insn -1) }u135(13){ d49(bb 0 insn -1) }u136(102){ d578(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[34],13[49],102[578],103[579]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 15 insn 154) }
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d49(bb 0 insn -1) }
;;   reg 102 { d578(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 9 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 70 to worklist
  Adding insn 62 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 93 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 118 to worklist
  Adding insn 112 to worklist
  Adding insn 127 to worklist
  Adding insn 123 to worklist
  Adding insn 146 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 155 to worklist
Finished finding needed instructions:
  Adding insn 154 to worklist
Processing use of (reg 135 [ <retval> ]) in insn 154:
  Adding insn 3 to worklist
  Adding insn 4 to worklist
  Adding insn 90 to worklist
Processing use of (reg 0 r0) in insn 90:
Processing use of (reg 0 r0) in insn 155:
Processing use of (reg 159) in insn 132:
  Adding insn 122 to worklist
Processing use of (reg 162) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 159) in insn 136:
Processing use of (reg 160) in insn 136:
  Adding insn 125 to worklist
Processing use of (reg 128 [ _17 ]) in insn 125:
Processing use of (reg 159) in insn 140:
Processing use of (reg 166) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 159) in insn 143:
Processing use of (reg 131 [ _20 ]) in insn 146:
  Adding insn 144 to worklist
Processing use of (reg 159) in insn 146:
Processing use of (reg 130 [ _19 ]) in insn 144:
Processing use of (reg 159) in insn 123:
Processing use of (reg 100 cc) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 160) in insn 126:
Processing use of (reg 13 sp) in insn 112:
Processing use of (reg 100 cc) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 158) in insn 117:
  Adding insn 114 to worklist
Processing use of (reg 126 [ _15 ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 134 [ tickstart ]) in insn 114:
  Adding insn 105 to worklist
Processing use of (reg 0 r0) in insn 105:
Processing use of (reg 0 r0) in insn 113:
Processing use of (reg 147) in insn 98:
  Adding insn 74 to worklist
Processing use of (reg 155) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 147) in insn 102:
Processing use of (reg 155) in insn 102:
Processing use of (reg 13 sp) in insn 104:
Processing use of (reg 149) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 150) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 13 sp) in insn 89:
Processing use of (reg 0 r0) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 152 [ uwTickPrio ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 151) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 100 cc) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 135 [ <retval> ]) in insn 92:
Processing use of (reg 147) in insn 75:
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 148) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 123 [ _11 ]) in insn 77:
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 100 cc) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 145) in insn 69:
  Adding insn 65 to worklist
Processing use of (reg 170) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 121 [ _9 ]) in insn 65:
  Adding insn 63 to worklist
Processing use of (reg 133 [ tickstart ]) in insn 65:
  Adding insn 51 to worklist
Processing use of (reg 0 r0) in insn 51:
Processing use of (reg 0 r0) in insn 63:
Processing use of (reg 136) in insn 45:
  Adding insn 13 to worklist
Processing use of (reg 120 [ _8 ]) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 136) in insn 48:
Processing use of (reg 119 [ _7 ]) in insn 46:
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 136) in insn 56:
Processing use of (reg 144) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 136) in insn 37:
Processing use of (reg 100 cc) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 140) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 117 [ _5 ]) in insn 39:
Processing use of (reg 13 sp) in insn 23:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 138) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 115 [ _3 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 132 [ tickstart ]) in insn 25:
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 10:
Processing use of (reg 0 r0) in insn 24:
Processing use of (reg 13 sp) in insn 9:
Processing use of (reg 136) in insn 14:
Processing use of (reg 114 [ _2 ]) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 136) in insn 17:
Processing use of (reg 113 [ _1 ]) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,10u} r1={8d} r2={8d} r3={8d} r7={1d,15u} r12={14d} r13={1d,22u} r14={8d} r15={7d} r16={8d} r17={8d} r18={8d} r19={8d} r20={8d} r21={8d} r22={8d} r23={8d} r24={8d} r25={8d} r26={8d} r27={8d} r28={8d} r29={8d} r30={8d} r31={8d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={14d,7u} r101={7d} r102={1d,15u} r103={1d,14u} r104={7d} r105={7d} r106={7d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r133={1d,2u} r134={1d,2u} r135={3d,2u} r136={1d,6u} r138={1d,1u} r140={1d,1u} r144={1d,1u} r145={1d,1u,1e} r147={1d,3u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r155={1d,2u} r158={1d,1u} r159={1d,6u} r160={1d,2u} r162={1d,1u} r166={1d,1u} r170={1d,1u} 
;;    total ref usage 773{637d,135u,1e} in 98{91 regular + 7 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":221:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":224:3 -1
     (nil))
(call_insn 9 8 10 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":224:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 132 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":224:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 11 10 12 2 (var_location:SI tickstart (reg/v:SI 132 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":224:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":227:3 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":227:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":227:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":227:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 17 15 18 2 (set (mem/v:SI (reg/f:SI 136) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":227:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 18 17 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:3 -1
     (nil))
      ; pc falls through to BB 5
(code_label 38 18 21 3 4 (nil) [1 uses])
(note 21 38 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:5 -1
     (nil))
(call_insn 23 22 24 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 24 23 25 3 (set (reg:SI 115 [ _3 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 25 24 28 3 (set (reg:SI 138)
        (minus:SI (reg:SI 115 [ _3 ])
            (reg/v:SI 132 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 29 28 64 3 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":232:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 33)
(code_label 64 29 30 4 6 (nil) [2 uses])
(note 30 64 3 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 3 30 33 4 (set (reg:SI 135 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":234:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 15
(code_label 33 3 34 5 2 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:9 -1
     (nil))
(insn 37 35 39 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 5 (set (reg:SI 140)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 40 39 41 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 41 40 42 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":230:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 38)
(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 45 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":239:3 -1
     (nil))
(insn 45 43 46 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":239:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 6 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":239:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 48 46 49 6 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":239:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 49 48 50 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":242:3 -1
     (nil))
(call_insn 50 49 51 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":242:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 51 50 52 6 (set (reg/v:SI 133 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":242:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 52 51 53 6 (var_location:SI tickstart (reg/v:SI 133 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":242:15 -1
     (nil))
(debug_insn 53 52 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":245:3 -1
     (nil))
(insn 55 53 56 6 (set (reg:SI 144)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":245:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 6 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":245:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (nil))))
(debug_insn 57 56 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:3 -1
     (nil))
(insn 74 57 68 6 (set (reg/f:SI 147)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 74 76 6 (set (reg:SI 170)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:8 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 8
(code_label 76 68 60 7 7 (nil) [1 uses])
(note 60 76 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:5 -1
     (nil))
(call_insn 62 61 63 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 63 62 65 7 (set (reg:SI 121 [ _9 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 65 63 69 7 (set (reg:SI 145)
        (minus:SI (reg:SI 121 [ _9 ])
            (reg/v:SI 133 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 69 65 70 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (reg:SI 170))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 145)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 70 69 71 7 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":250:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 64)
(code_label 71 70 72 8 5 (nil) [0 uses])
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 75 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:9 -1
     (nil))
(insn 75 73 77 8 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 75 78 8 (set (reg:SI 148)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 78 77 79 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(jump_insn 79 78 80 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":248:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 76)
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":257:3 -1
     (nil))
(insn 82 81 83 9 (set (reg/f:SI 149)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fb6c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":257:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 150)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":257:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 9 (set (mem/c:SI (reg/f:SI 149) [1 SystemCoreClock+0 S4 A32])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":257:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/f:SI 149)
            (nil))))
(debug_insn 85 84 86 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:3 -1
     (nil))
(insn 86 85 87 9 (set (reg/f:SI 151)
        (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 9 (set (reg:SI 152 [ uwTickPrio ])
        (mem/c:SI (reg/f:SI 151) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>) [1 uwTickPrio+0 S4 A32])
            (nil))))
(insn 88 87 89 9 (set (reg:SI 0 r0)
        (reg:SI 152 [ uwTickPrio ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ uwTickPrio ])
        (nil)))
(call_insn 89 88 90 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 90 89 92 9 (set (reg:SI 135 [ <retval> ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 92 90 93 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ <retval> ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 93 92 94 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":260:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 160)
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 97 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":266:3 -1
     (nil))
(insn 97 95 98 10 (set (reg:SI 155)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":266:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 10 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":266:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 99 98 102 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":269:3 -1
     (nil))
(insn 102 99 103 10 (set (mem/v:SI (reg/f:SI 147) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":269:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":272:3 -1
     (nil))
(call_insn 104 103 105 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":272:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 105 104 106 10 (set (reg/v:SI 134 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":272:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 106 105 107 10 (var_location:SI tickstart (reg/v:SI 134 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":272:15 -1
     (nil))
(debug_insn 107 106 122 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:3 -1
     (nil))
(insn 122 107 124 10 (set (reg/f:SI 159)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 124 122 110 11 9 (nil) [1 uses])
(note 110 124 111 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 111 110 112 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:5 -1
     (nil))
(call_insn 112 111 113 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 113 112 114 11 (set (reg:SI 126 [ _15 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 114 113 117 11 (set (reg:SI 158)
        (minus:SI (reg:SI 126 [ _15 ])
            (reg/v:SI 134 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:24 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(insn 117 114 118 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 158)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(jump_insn 118 117 119 11 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":277:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 64)
(code_label 119 118 120 12 8 (nil) [0 uses])
(note 120 119 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:9 -1
     (nil))
(insn 123 121 125 12 (set (reg:SI 128 [ _17 ])
        (mem/v:SI (reg/f:SI 159) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 123 126 12 (set (reg:SI 160)
        (and:SI (reg:SI 128 [ _17 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(insn 126 125 127 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 127 126 128 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":275:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 124)
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 131 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":284:3 -1
     (nil))
(insn 131 129 132 13 (set (reg:SI 162)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":284:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 133 13 (set (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 162)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":284:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(debug_insn 133 132 136 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":287:3 -1
     (nil))
(insn 136 133 137 13 (set (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 24 [0x18])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIER+0 S4 A64])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":287:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 137 136 139 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":290:3 -1
     (nil))
(insn 139 137 140 13 (set (reg:SI 166)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":290:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 139 141 13 (set (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 32 [0x20])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CICR+0 S4 A64])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":290:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 141 140 143 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":293:3 -1
     (nil))
(insn 143 141 144 13 (set (reg:SI 130 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":293:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 146 13 (set (reg:SI 131 [ _20 ])
        (ior:SI (reg:SI 130 [ _19 ])
            (const_int 8388608 [0x800000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":293:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _19 ])
        (nil)))
(insn 146 144 147 13 (set (mem/v:SI (plus:SI (reg/f:SI 159)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])
        (reg:SI 131 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":293:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 159)
        (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
            (nil))))
(debug_insn 147 146 160 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":295:3 -1
     (nil))
      ; pc falls through to BB 15
(code_label 160 147 159 14 10 (nil) [1 uses])
(note 159 160 4 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 4 159 148 14 (set (reg:SI 135 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":262:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 148 4 149 15 3 (nil) [0 uses])
(note 149 148 154 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 154 149 155 15 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":296:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ <retval> ])
        (nil)))
(insn 155 154 0 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":296:1 -1
     (nil))

;; Function HAL_RCC_OscConfig (HAL_RCC_OscConfig, funcdef_no=330, decl_uid=7466, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 108 n_edges 173 count 138 (  1.3)


HAL_RCC_OscConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={32d,33u} r1={30d} r2={30d} r3={30d} r7={1d,107u} r12={58d} r13={1d,136u} r14={30d} r15={29d} r16={30d} r17={30d} r18={30d} r19={30d} r20={30d} r21={30d} r22={30d} r23={30d} r24={30d} r25={30d} r26={30d} r27={30d} r28={30d} r29={30d} r30={30d} r31={30d} r48={29d} r49={29d} r50={29d} r51={29d} r52={29d} r53={29d} r54={29d} r55={29d} r56={29d} r57={29d} r58={29d} r59={29d} r60={29d} r61={29d} r62={29d} r63={29d} r64={29d} r65={29d} r66={29d} r67={29d} r68={29d} r69={29d} r70={29d} r71={29d} r72={29d} r73={29d} r74={29d} r75={29d} r76={29d} r77={29d} r78={29d} r79={29d} r80={29d} r81={29d} r82={29d} r83={29d} r84={29d} r85={29d} r86={29d} r87={29d} r88={29d} r89={29d} r90={29d} r91={29d} r92={29d} r93={29d} r94={29d} r95={29d} r96={29d} r97={29d} r98={29d} r99={29d} r100={96d,67u} r101={29d} r102={1d,109u} r103={1d,106u} r104={29d} r105={29d} r106={29d} r113={10d,5u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r145={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,3u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r234={1d,4u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r243={1d,1u,1e} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r268={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u,1e} r275={1d,1u} r276={1d,1u} r278={1d,1u} r302={2d,2u} r305={1d,3u} r307={1d,2u} r308={1d,2u} r309={1d,3u} r311={1d,2u} r312={1d,2u} r313={1d,2u} r314={1d,2u} r315={1d} r316={1d,2u} r317={1d,2u} r318={1d,2u} r319={1d,2u} r320={1d,2u} r321={1d,7u} r322={1d,2u} r323={1d,2u} r324={1d,2u} r329={10d,1u} r330={1d,33u} r331={1d,1u} r332={1d,2u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,2u} r340={1d,4u} r344={1d,5u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,2u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,2u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,5u} r372={1d,1u} r374={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r380={1d,3u} r382={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,3u} r389={1d,1u} r391={1d,1u} r392={1d,3u} r394={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,4u} r399={1d,1u} r403={1d,4u} r404={1d,1u} r407={1d,1u} r409={1d,1u} r410={1d,2u} r412={1d,4u} r416={1d,5u} r420={1d,1u,1e} r422={1d,1u} r423={1d,1u} r424={1d,1u,1e} r427={1d,1u} r428={1d,2u} r430={1d,1u} r431={1d,1u} r432={1d,3u} r434={1d,1u} r436={1d,1u} r437={1d,3u} r439={1d,1u} r441={1d,1u} r442={1d,18u} r443={1d,1u} r446={1d,1u} r448={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,1u} r472={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r486={1d,1u} r488={1d,1u} r490={1d,1u} r492={1d,1u} r493={1d,1u} r494={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,1u} r509={1d,1u} r510={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r515={1d,1u} r517={1d,1u} r518={1d,1u} 
;;    total ref usage 3644{2709d,931u,4e} in 635{606 regular + 29 call} insns.
;; Reaching defs:
;;  sparse invalidated 	12, 100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442
;;  reg->defs[] map:	0[0,31] 1[32,61] 2[62,91] 3[92,121] 7[122,122] 12[123,180] 13[181,181] 14[182,211] 15[212,240] 16[241,270] 17[271,300] 18[301,330] 19[331,360] 20[361,390] 21[391,420] 22[421,450] 23[451,480] 24[481,510] 25[511,540] 26[541,570] 27[571,600] 28[601,630] 29[631,660] 30[661,690] 31[691,720] 48[721,749] 49[750,778] 50[779,807] 51[808,836] 52[837,865] 53[866,894] 54[895,923] 55[924,952] 56[953,981] 57[982,1010] 58[1011,1039] 59[1040,1068] 60[1069,1097] 61[1098,1126] 62[1127,1155] 63[1156,1184] 64[1185,1213] 65[1214,1242] 66[1243,1271] 67[1272,1300] 68[1301,1329] 69[1330,1358] 70[1359,1387] 71[1388,1416] 72[1417,1445] 73[1446,1474] 74[1475,1503] 75[1504,1532] 76[1533,1561] 77[1562,1590] 78[1591,1619] 79[1620,1648] 80[1649,1677] 81[1678,1706] 82[1707,1735] 83[1736,1764] 84[1765,1793] 85[1794,1822] 86[1823,1851] 87[1852,1880] 88[1881,1909] 89[1910,1938] 90[1939,1967] 91[1968,1996] 92[1997,2025] 93[2026,2054] 94[2055,2083] 95[2084,2112] 96[2113,2141] 97[2142,2170] 98[2171,2199] 99[2200,2228] 100[2229,2324] 101[2325,2353] 102[2354,2354] 103[2355,2355] 104[2356,2384] 105[2385,2413] 106[2414,2442] 113[2443,2452] 115[2453,2453] 116[2454,2454] 117[2455,2455] 120[2456,2456] 121[2457,2457] 122[2458,2458] 123[2459,2459] 124[2460,2460] 125[2461,2461] 126[2462,2462] 127[2463,2463] 128[2464,2464] 129[2465,2465] 130[2466,2466] 131[2467,2467] 133[2468,2468] 135[2469,2469] 137[2470,2470] 140[2471,2471] 141[2472,2472] 142[2473,2473] 145[2474,2474] 149[2475,2475] 153[2476,2476] 154[2477,2477] 155[2478,2478] 157[2479,2479] 159[2480,2480] 163[2481,2481] 164[2482,2482] 165[2483,2483] 166[2484,2484] 168[2485,2485] 172[2486,2486] 173[2487,2487] 174[2488,2488] 176[2489,2489] 178[2490,2490] 179[2491,2491] 180[2492,2492] 182[2493,2493] 185[2494,2494] 187[2495,2495] 188[2496,2496] 189[2497,2497] 190[2498,2498] 191[2499,2499] 193[2500,2500] 194[2501,2501] 195[2502,2502] 197[2503,2503] 199[2504,2504] 200[2505,2505] 201[2506,2506] 202[2507,2507] 203[2508,2508] 204[2509,2509] 205[2510,2510] 206[2511,2511] 207[2512,2512] 208[2513,2513] 209[2514,2514] 210[2515,2515] 212[2516,2516] 214[2517,2517] 216[2518,2518] 218[2519,2519] 219[2520,2520] 222[2521,2521] 223[2522,2522] 224[2523,2523] 226[2524,2524] 228[2525,2525] 229[2526,2526] 230[2527,2527] 232[2528,2528] 234[2529,2529] 235[2530,2530] 237[2531,2531] 238[2532,2532] 239[2533,2533] 241[2534,2534] 243[2535,2535] 261[2536,2536] 262[2537,2537] 263[2538,2538] 264[2539,2539] 265[2540,2540] 266[2541,2541] 268[2542,2542] 270[2543,2543] 271[2544,2544] 272[2545,2545] 273[2546,2546] 274[2547,2547] 275[2548,2548] 276[2549,2549] 278[2550,2550] 302[2551,2552] 305[2553,2553] 307[2554,2554] 308[2555,2555] 309[2556,2556] 311[2557,2557] 312[2558,2558] 313[2559,2559] 314[2560,2560] 315[2561,2561] 316[2562,2562] 317[2563,2563] 318[2564,2564] 319[2565,2565] 320[2566,2566] 321[2567,2567] 322[2568,2568] 323[2569,2569] 324[2570,2570] 329[2571,2580] 330[2581,2581] 331[2582,2582] 332[2583,2583] 334[2584,2584] 335[2585,2585] 336[2586,2586] 337[2587,2587] 338[2588,2588] 340[2589,2589] 344[2590,2590] 348[2591,2591] 349[2592,2592] 350[2593,2593] 351[2594,2594] 353[2595,2595] 354[2596,2596] 355[2597,2597] 357[2598,2598] 358[2599,2599] 359[2600,2600] 360[2601,2601] 361[2602,2602] 362[2603,2603] 363[2604,2604] 364[2605,2605] 366[2606,2606] 367[2607,2607] 368[2608,2608] 369[2609,2609] 370[2610,2610] 372[2611,2611] 374[2612,2612] 376[2613,2613] 377[2614,2614] 378[2615,2615] 380[2616,2616] 382[2617,2617] 384[2618,2618] 385[2619,2619] 386[2620,2620] 387[2621,2621] 389[2622,2622] 391[2623,2623] 392[2624,2624] 394[2625,2625] 396[2626,2626] 397[2627,2627] 398[2628,2628] 399[2629,2629] 403[2630,2630] 404[2631,2631] 407[2632,2632] 409[2633,2633] 410[2634,2634] 412[2635,2635] 416[2636,2636] 420[2637,2637] 422[2638,2638] 423[2639,2639] 424[2640,2640] 427[2641,2641] 428[2642,2642] 430[2643,2643] 431[2644,2644] 432[2645,2645] 434[2646,2646] 436[2647,2647] 437[2648,2648] 439[2649,2649] 441[2650,2650] 442[2651,2651] 443[2652,2652] 446[2653,2653] 448[2654,2654] 450[2655,2655] 451[2656,2656] 452[2657,2657] 453[2658,2658] 454[2659,2659] 455[2660,2660] 456[2661,2661] 457[2662,2662] 458[2663,2663] 459[2664,2664] 460[2665,2665] 461[2666,2666] 462[2667,2667] 463[2668,2668] 464[2669,2669] 465[2670,2670] 466[2671,2671] 467[2672,2672] 468[2673,2673] 469[2674,2674] 470[2675,2675] 471[2676,2676] 472[2677,2677] 478[2678,2678] 479[2679,2679] 480[2680,2680] 486[2681,2681] 488[2682,2682] 490[2683,2683] 492[2684,2684] 493[2685,2685] 494[2686,2686] 495[2687,2687] 496[2688,2688] 497[2689,2689] 498[2690,2690] 499[2691,2691] 500[2692,2692] 501[2693,2693] 502[2694,2694] 503[2695,2695] 504[2696,2696] 505[2697,2697] 506[2698,2698] 507[2699,2699] 508[2700,2700] 509[2701,2701] 510[2702,2702] 511[2703,2703] 512[2704,2704] 513[2705,2705] 515[2706,2706] 517[2707,2707] 518[2708,2708] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d31(0){ }d61(1){ }d91(2){ }d121(3){ }d122(7){ }d181(13){ }d211(14){ }d270(16){ }d300(17){ }d330(18){ }d360(19){ }d390(20){ }d420(21){ }d450(22){ }d480(23){ }d510(24){ }d540(25){ }d570(26){ }d600(27){ }d630(28){ }d660(29){ }d690(30){ }d720(31){ }d2354(102){ }d2355(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[31],1[61],2[91],3[121],7[122],13[181],14[211],16[270],17[300],18[330],19[360],20[390],21[420],22[450],23[480],24[510],25[540],26[570],27[600],28[630],29[660],30[690],31[720],102[2354],103[2355]
;; rd  kill	(636) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],1[32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61],2[62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91],3[92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121],7[122],13[181],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],16[241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270],17[271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300],18[301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330],19[331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360],20[361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390],21[391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420],22[421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450],23[451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480],24[481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510],25[511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540],26[541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570],27[571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600],28[601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630],29[631,632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],30[661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683,684,685,686,687,688,689,690],31[691,692,693,694,695,696,697,698,699,700,701,702,703,704,705,706,707,708,709,710,711,712,713,714,715,716,717,718,719,720],102[2354],103[2355]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[31],7[122],13[181],102[2354],103[2355]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d122(bb 0 insn -1) }u1(13){ d181(bb 0 insn -1) }u2(102){ d2354(bb 0 insn -1) }u3(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 330
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 330
;; live  kill	
;; rd  in  	(5) 0[31],7[122],13[181],102[2354],103[2355]
;; rd  gen 	(2) 100[2324],330[2581]
;; rd  kill	(1) 330[2581]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 9 29 2 30 )->[3]->( 107 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ d122(bb 0 insn -1) }u8(13){ d181(bb 0 insn -1) }u9(102){ d2354(bb 0 insn -1) }u10(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;; rd  gen 	(1) 329[2580]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2580]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 2 )->[4]->( 5 24 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(7){ d122(bb 0 insn -1) }u12(13){ d181(bb 0 insn -1) }u13(102){ d2354(bb 0 insn -1) }u14(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 113 331
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 113 331
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(3) 100[2323],113[2452],331[2582]
;; rd  kill	(11) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452],331[2582]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(7){ d122(bb 0 insn -1) }u20(13){ d181(bb 0 insn -1) }u21(102){ d2354(bb 0 insn -1) }u22(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 305 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 115 116 305 332
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;; rd  gen 	(5) 100[2322],115[2453],116[2454],305[2553],332[2583]
;; rd  kill	(4) 115[2453],116[2454],305[2553],332[2583]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 305 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 305 330
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],113[2452],116[2454],305[2553],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 5 )->[6]->( 8 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(7){ d122(bb 0 insn -1) }u31(13){ d181(bb 0 insn -1) }u32(102){ d2354(bb 0 insn -1) }u33(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc] 334
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 330
;; live  gen 	 100 [cc] 334
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],113[2452],116[2454],305[2553],330[2581]
;; rd  gen 	(2) 100[2321],334[2584]
;; rd  kill	(1) 334[2584]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 5 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d122(bb 0 insn -1) }u38(13){ d181(bb 0 insn -1) }u39(102){ d2354(bb 0 insn -1) }u40(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 305 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 305
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 305 330
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],113[2452],116[2454],305[2553],330[2581]
;; rd  gen 	(1) 100[2320]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 6 7 )->[8]->( 9 24 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ d122(bb 0 insn -1) }u44(13){ d181(bb 0 insn -1) }u45(102){ d2354(bb 0 insn -1) }u46(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 117 335 336
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 117 335 336
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;; rd  gen 	(4) 100[2319],117[2455],335[2585],336[2586]
;; rd  kill	(3) 117[2455],335[2585],336[2586]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 8 )->[9]->( 3 24 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(7){ d122(bb 0 insn -1) }u52(13){ d181(bb 0 insn -1) }u53(102){ d2354(bb 0 insn -1) }u54(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 337
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 337
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;; rd  gen 	(2) 100[2318],337[2587]
;; rd  kill	(1) 337[2587]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 7 6 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(7){ d122(bb 0 insn -1) }u59(13){ d181(bb 0 insn -1) }u60(102){ d2354(bb 0 insn -1) }u61(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 120
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],113[2452],330[2581]
;; rd  gen 	(2) 100[2317],120[2456]
;; rd  kill	(1) 120[2456]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 10 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u65(7){ d122(bb 0 insn -1) }u66(13){ d181(bb 0 insn -1) }u67(102){ d2354(bb 0 insn -1) }u68(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 121 122 338
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;; rd  gen 	(3) 121[2457],122[2458],338[2588]
;; rd  kill	(3) 121[2457],122[2458],338[2588]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u73(7){ d122(bb 0 insn -1) }u74(13){ d181(bb 0 insn -1) }u75(102){ d2354(bb 0 insn -1) }u76(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;; rd  gen 	(1) 100[2316]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u79(7){ d122(bb 0 insn -1) }u80(13){ d181(bb 0 insn -1) }u81(102){ d2354(bb 0 insn -1) }u82(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 123 124 125 126 340
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 123 124 125 126 340
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;; rd  gen 	(5) 123[2459],124[2460],125[2461],126[2462],340[2589]
;; rd  kill	(5) 123[2459],124[2460],125[2461],126[2462],340[2589]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 12 )->[14]->( 15 20 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(7){ d122(bb 0 insn -1) }u92(13){ d181(bb 0 insn -1) }u93(102){ d2354(bb 0 insn -1) }u94(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 127 128 129 130 344
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 330
;; live  gen 	 100 [cc] 127 128 129 130 344
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],120[2456],330[2581]
;; rd  gen 	(6) 100[2315],127[2463],128[2464],129[2465],130[2466],344[2590]
;; rd  kill	(5) 127[2463],128[2464],129[2465],130[2466],344[2590]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 344
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 344
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],330[2581],344[2590]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 13 11 14 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u105(7){ d122(bb 0 insn -1) }u106(13){ d181(bb 0 insn -1) }u107(102){ d2354(bb 0 insn -1) }u108(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 308 349
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 308 349
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],344[2590]
;; rd  gen 	(3) 0[30],308[2555],349[2592]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],308[2555],349[2592]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],308[2555],330[2581],349[2592]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 18 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u112(7){ d122(bb 0 insn -1) }u113(13){ d181(bb 0 insn -1) }u114(102){ d2354(bb 0 insn -1) }u115(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 131 348
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; live  gen 	 0 [r0] 100 [cc] 131 348
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2311],102[2354],103[2355],133[2468],308[2555],330[2581],349[2592],350[2593]
;; rd  gen 	(4) 0[29],100[2312],131[2467],348[2591]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],131[2467],348[2591]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],308[2555],330[2581],349[2592]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 86 89 16 21 34 38 44 48 58 65 69 77 80 92 )->[17]->( 107 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u122(7){ d122(bb 0 insn -1) }u123(13){ d181(bb 0 insn -1) }u124(102){ d2354(bb 0 insn -1) }u125(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(36) 7[122],13[181],102[2354],103[2355],302[2551,2552],307[2554],308[2555],311[2557],312[2558],313[2559],314[2560],316[2562],317[2563],318[2564],319[2565],320[2566],322[2568],323[2569],324[2570],330[2581],344[2590],349[2592],370[2610],380[2616],387[2621],392[2624],403[2630],416[2636],422[2638],432[2645],437[2648],442[2651],479[2679],517[2707],518[2708]
;; rd  gen 	(1) 329[2579]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2579]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 15 16 )->[18]->( 16 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u126(7){ d122(bb 0 insn -1) }u127(13){ d181(bb 0 insn -1) }u128(102){ d2354(bb 0 insn -1) }u129(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 349
;; lr  def 	 100 [cc] 133 350
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; live  gen 	 100 [cc] 133 350
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],308[2555],330[2581],349[2592]
;; rd  gen 	(3) 100[2311],133[2468],350[2593]
;; rd  kill	(2) 133[2468],350[2593]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 308 330 349
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],308[2555],330[2581],349[2592]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 18 )->[19]->( 24 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u134(7){ d122(bb 0 insn -1) }u135(13){ d181(bb 0 insn -1) }u136(102){ d2354(bb 0 insn -1) }u137(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],308[2555],330[2581],349[2592]
;; rd  gen 	(1) 113[2451]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2451],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 14 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u139(7){ d122(bb 0 insn -1) }u140(13){ d181(bb 0 insn -1) }u141(102){ d2354(bb 0 insn -1) }u142(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 344
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 307
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 344
;; live  gen 	 0 [r0] 307
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],344[2590]
;; rd  gen 	(2) 0[28],307[2554]
;; rd  kill	(63) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],307[2554]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],307[2554],330[2581],344[2590]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 22 )->[21]->( 17 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u147(7){ d122(bb 0 insn -1) }u148(13){ d181(bb 0 insn -1) }u149(102){ d2354(bb 0 insn -1) }u150(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135 351
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; live  gen 	 0 [r0] 100 [cc] 135 351
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2307],102[2354],103[2355],137[2470],307[2554],330[2581],344[2590],353[2595]
;; rd  gen 	(4) 0[27],100[2308],135[2469],351[2594]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],135[2469],351[2594]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],307[2554],330[2581],344[2590]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 20 21 )->[22]->( 21 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u157(7){ d122(bb 0 insn -1) }u158(13){ d181(bb 0 insn -1) }u159(102){ d2354(bb 0 insn -1) }u160(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 344
;; lr  def 	 100 [cc] 137 353
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; live  gen 	 100 [cc] 137 353
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],307[2554],330[2581],344[2590]
;; rd  gen 	(3) 100[2307],137[2470],353[2595]
;; rd  kill	(2) 137[2470],353[2595]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 307 330 344
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],307[2554],330[2581],344[2590]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u165(7){ d122(bb 0 insn -1) }u166(13){ d181(bb 0 insn -1) }u167(102){ d2354(bb 0 insn -1) }u168(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],307[2554],330[2581],344[2590]
;; rd  gen 	(1) 113[2450]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2450],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 23 4 8 19 9 )->[24]->( 25 41 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u170(7){ d122(bb 0 insn -1) }u171(13){ d181(bb 0 insn -1) }u172(102){ d2354(bb 0 insn -1) }u173(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 354
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 354
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],113[2450,2451,2452],330[2581]
;; rd  gen 	(2) 100[2306],354[2596]
;; rd  kill	(1) 354[2596]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],113[2450,2451,2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 24 )->[25]->( 26 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u177(7){ d122(bb 0 insn -1) }u178(13){ d181(bb 0 insn -1) }u179(102){ d2354(bb 0 insn -1) }u180(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 140 141 309 355
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 140 141 309 355
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],113[2450,2451,2452],330[2581]
;; rd  gen 	(5) 100[2305],140[2471],141[2472],309[2556],355[2597]
;; rd  kill	(4) 140[2471],141[2472],309[2556],355[2597]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 309 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 309 330
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],141[2472],309[2556],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 25 )->[26]->( 28 32 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u188(7){ d122(bb 0 insn -1) }u189(13){ d181(bb 0 insn -1) }u190(102){ d2354(bb 0 insn -1) }u191(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc] 357
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 330
;; live  gen 	 100 [cc] 357
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],141[2472],309[2556],330[2581]
;; rd  gen 	(2) 100[2304],357[2598]
;; rd  kill	(1) 357[2598]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 25 )->[27]->( 28 32 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u195(7){ d122(bb 0 insn -1) }u196(13){ d181(bb 0 insn -1) }u197(102){ d2354(bb 0 insn -1) }u198(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 309 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 309
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 309 330
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],141[2472],309[2556],330[2581]
;; rd  gen 	(1) 100[2303]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 26 27 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u201(7){ d122(bb 0 insn -1) }u202(13){ d181(bb 0 insn -1) }u203(102){ d2354(bb 0 insn -1) }u204(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142 358 359
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 142 358 359
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(4) 100[2302],142[2473],358[2599],359[2600]
;; rd  kill	(3) 142[2473],358[2599],359[2600]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 28 )->[29]->( 3 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u209(7){ d122(bb 0 insn -1) }u210(13){ d181(bb 0 insn -1) }u211(102){ d2354(bb 0 insn -1) }u212(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 360
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 360
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(2) 100[2301],360[2601]
;; rd  kill	(1) 360[2601]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 28 29 )->[30]->( 3 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u216(7){ d122(bb 0 insn -1) }u217(13){ d181(bb 0 insn -1) }u218(102){ d2354(bb 0 insn -1) }u219(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 145 149 361 362 363 364 366 367 368
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 100 [cc] 145 149 361 362 363 364 366 367 368
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(11) 0[25],100[2231],145[2474],149[2475],361[2602],362[2603],363[2604],364[2605],366[2606],367[2607],368[2608]
;; rd  kill	(71) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],145[2474],149[2475],361[2602],362[2603],363[2604],364[2605],366[2606],367[2607],368[2608]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 30 )->[31]->( 41 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u235(7){ d122(bb 0 insn -1) }u236(13){ d181(bb 0 insn -1) }u237(102){ d2354(bb 0 insn -1) }u238(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(1) 113[2449]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2449],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 27 26 )->[32]->( 33 37 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u240(7){ d122(bb 0 insn -1) }u241(13){ d181(bb 0 insn -1) }u242(102){ d2354(bb 0 insn -1) }u243(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 369
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 369
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(2) 100[2299],369[2609]
;; rd  kill	(1) 369[2609]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u247(7){ d122(bb 0 insn -1) }u248(13){ d181(bb 0 insn -1) }u249(102){ d2354(bb 0 insn -1) }u250(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 153 154 312 370
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 153 154 312 370
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[24],153[2476],154[2477],312[2558],370[2610]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],153[2476],154[2477],312[2558],370[2610]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],312[2558],330[2581],370[2610]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 35 )->[34]->( 17 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u259(7){ d122(bb 0 insn -1) }u260(13){ d181(bb 0 insn -1) }u261(102){ d2354(bb 0 insn -1) }u262(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 155 372
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; live  gen 	 0 [r0] 100 [cc] 155 372
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2295],102[2354],103[2355],157[2479],312[2558],330[2581],370[2610],374[2612]
;; rd  gen 	(4) 0[23],100[2296],155[2478],372[2611]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],155[2478],372[2611]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],312[2558],330[2581],370[2610]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 33 34 )->[35]->( 34 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u269(7){ d122(bb 0 insn -1) }u270(13){ d181(bb 0 insn -1) }u271(102){ d2354(bb 0 insn -1) }u272(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 370
;; lr  def 	 100 [cc] 157 374
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; live  gen 	 100 [cc] 157 374
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],312[2558],330[2581],370[2610]
;; rd  gen 	(3) 100[2295],157[2479],374[2612]
;; rd  kill	(2) 157[2479],374[2612]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 312 330 370
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],312[2558],330[2581],370[2610]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 35 )->[36]->( 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u277(7){ d122(bb 0 insn -1) }u278(13){ d181(bb 0 insn -1) }u279(102){ d2354(bb 0 insn -1) }u280(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 370
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 370
;; lr  def 	 113 159 163 376 377 378
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 370
;; live  gen 	 113 159 163 376 377 378
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],312[2558],330[2581],370[2610]
;; rd  gen 	(6) 113[2448],159[2480],163[2481],376[2613],377[2614],378[2615]
;; rd  kill	(15) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452],159[2480],163[2481],376[2613],377[2614],378[2615]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2448],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 32 )->[37]->( 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u290(7){ d122(bb 0 insn -1) }u291(13){ d181(bb 0 insn -1) }u292(102){ d2354(bb 0 insn -1) }u293(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 164 165 311 380
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 164 165 311 380
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[22],164[2482],165[2483],311[2557],380[2616]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],164[2482],165[2483],311[2557],380[2616]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],311[2557],330[2581],380[2616]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 39 )->[38]->( 17 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u302(7){ d122(bb 0 insn -1) }u303(13){ d181(bb 0 insn -1) }u304(102){ d2354(bb 0 insn -1) }u305(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 166 382
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; live  gen 	 0 [r0] 100 [cc] 166 382
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2291],102[2354],103[2355],168[2485],311[2557],330[2581],380[2616],384[2618]
;; rd  gen 	(4) 0[21],100[2292],166[2484],382[2617]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],166[2484],382[2617]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],311[2557],330[2581],380[2616]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 37 38 )->[39]->( 38 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u312(7){ d122(bb 0 insn -1) }u313(13){ d181(bb 0 insn -1) }u314(102){ d2354(bb 0 insn -1) }u315(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 380
;; lr  def 	 100 [cc] 168 384
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; live  gen 	 100 [cc] 168 384
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],311[2557],330[2581],380[2616]
;; rd  gen 	(3) 100[2291],168[2485],384[2618]
;; rd  kill	(2) 168[2485],384[2618]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 311 330 380
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],311[2557],330[2581],380[2616]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 39 )->[40]->( 41 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u320(7){ d122(bb 0 insn -1) }u321(13){ d181(bb 0 insn -1) }u322(102){ d2354(bb 0 insn -1) }u323(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],311[2557],330[2581],380[2616]
;; rd  gen 	(1) 113[2447]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2447],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 31 40 36 24 )->[41]->( 42 51 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u325(7){ d122(bb 0 insn -1) }u326(13){ d181(bb 0 insn -1) }u327(102){ d2354(bb 0 insn -1) }u328(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 385
;; live  kill	
;; rd  in  	(11) 7[122],13[181],102[2354],103[2355],113[2447,2448,2449,2450,2451,2452],330[2581]
;; rd  gen 	(2) 100[2290],385[2619]
;; rd  kill	(1) 385[2619]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(11) 7[122],13[181],102[2354],103[2355],113[2447,2448,2449,2450,2451,2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 41 )->[42]->( 43 47 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u332(7){ d122(bb 0 insn -1) }u333(13){ d181(bb 0 insn -1) }u334(102){ d2354(bb 0 insn -1) }u335(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 386
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 386
;; live  kill	
;; rd  in  	(11) 7[122],13[181],102[2354],103[2355],113[2447,2448,2449,2450,2451,2452],330[2581]
;; rd  gen 	(2) 100[2289],386[2620]
;; rd  kill	(1) 386[2620]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 42 )->[43]->( 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u339(7){ d122(bb 0 insn -1) }u340(13){ d181(bb 0 insn -1) }u341(102){ d2354(bb 0 insn -1) }u342(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 172 173 314 387
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 172 173 314 387
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[20],172[2486],173[2487],314[2560],387[2621]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],172[2486],173[2487],314[2560],387[2621]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],314[2560],330[2581],387[2621]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 45 )->[44]->( 17 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u351(7){ d122(bb 0 insn -1) }u352(13){ d181(bb 0 insn -1) }u353(102){ d2354(bb 0 insn -1) }u354(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 174 389
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; live  gen 	 0 [r0] 100 [cc] 174 389
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2285],102[2354],103[2355],176[2489],314[2560],330[2581],387[2621],391[2623]
;; rd  gen 	(4) 0[19],100[2286],174[2488],389[2622]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],174[2488],389[2622]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],314[2560],330[2581],387[2621]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 43 44 )->[45]->( 44 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u361(7){ d122(bb 0 insn -1) }u362(13){ d181(bb 0 insn -1) }u363(102){ d2354(bb 0 insn -1) }u364(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 387
;; lr  def 	 100 [cc] 176 391
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; live  gen 	 100 [cc] 176 391
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],314[2560],330[2581],387[2621]
;; rd  gen 	(3) 100[2285],176[2489],391[2623]
;; rd  kill	(2) 176[2489],391[2623]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 314 330 387
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],314[2560],330[2581],387[2621]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 45 )->[46]->( 51 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u369(7){ d122(bb 0 insn -1) }u370(13){ d181(bb 0 insn -1) }u371(102){ d2354(bb 0 insn -1) }u372(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],314[2560],330[2581],387[2621]
;; rd  gen 	(1) 113[2446]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2446],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 42 )->[47]->( 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u374(7){ d122(bb 0 insn -1) }u375(13){ d181(bb 0 insn -1) }u376(102){ d2354(bb 0 insn -1) }u377(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 178 179 313 392
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 178 179 313 392
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[18],178[2490],179[2491],313[2559],392[2624]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],178[2490],179[2491],313[2559],392[2624]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],313[2559],330[2581],392[2624]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 49 )->[48]->( 17 49 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u386(7){ d122(bb 0 insn -1) }u387(13){ d181(bb 0 insn -1) }u388(102){ d2354(bb 0 insn -1) }u389(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 180 394
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; live  gen 	 0 [r0] 100 [cc] 180 394
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2281],102[2354],103[2355],182[2493],313[2559],330[2581],392[2624],396[2626]
;; rd  gen 	(4) 0[17],100[2282],180[2492],394[2625]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],180[2492],394[2625]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],313[2559],330[2581],392[2624]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 47 48 )->[49]->( 48 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u396(7){ d122(bb 0 insn -1) }u397(13){ d181(bb 0 insn -1) }u398(102){ d2354(bb 0 insn -1) }u399(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 392
;; lr  def 	 100 [cc] 182 396
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; live  gen 	 100 [cc] 182 396
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],313[2559],330[2581],392[2624]
;; rd  gen 	(3) 100[2281],182[2493],396[2626]
;; rd  kill	(2) 182[2493],396[2626]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 313 330 392
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],313[2559],330[2581],392[2624]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 49 )->[50]->( 51 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u404(7){ d122(bb 0 insn -1) }u405(13){ d181(bb 0 insn -1) }u406(102){ d2354(bb 0 insn -1) }u407(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],313[2559],330[2581],392[2624]
;; rd  gen 	(1) 113[2445]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2445],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 46 50 41 )->[51]->( 52 73 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u409(7){ d122(bb 0 insn -1) }u410(13){ d181(bb 0 insn -1) }u411(102){ d2354(bb 0 insn -1) }u412(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 397
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 397
;; live  kill	
;; rd  in  	(13) 7[122],13[181],102[2354],103[2355],113[2445,2446,2447,2448,2449,2450,2451,2452],330[2581]
;; rd  gen 	(2) 100[2280],397[2627]
;; rd  kill	(1) 397[2627]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(13) 7[122],13[181],102[2354],103[2355],113[2445,2446,2447,2448,2449,2450,2451,2452],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 51 )->[52]->( 53 54 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u416(7){ d122(bb 0 insn -1) }u417(13){ d181(bb 0 insn -1) }u418(102){ d2354(bb 0 insn -1) }u419(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 185 398 399
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 185 398 399
;; live  kill	
;; rd  in  	(13) 7[122],13[181],102[2354],103[2355],113[2445,2446,2447,2448,2449,2450,2451,2452],330[2581]
;; rd  gen 	(4) 100[2279],185[2494],398[2628],399[2629]
;; rd  kill	(3) 185[2494],398[2628],399[2629]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 398
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 398
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],330[2581],398[2628]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 52 )->[53]->( 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u424(7){ d122(bb 0 insn -1) }u425(13){ d181(bb 0 insn -1) }u426(102){ d2354(bb 0 insn -1) }u427(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 398
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 398
;; lr  def 	 187 188 189 190 302 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 398
;; live  gen 	 187 188 189 190 302 315
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],398[2628]
;; rd  gen 	(6) 187[2495],188[2496],189[2497],190[2498],302[2552],315[2561]
;; rd  kill	(7) 187[2495],188[2496],189[2497],190[2498],302[2551,2552],315[2561]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],302[2552],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 52 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u437(7){ d122(bb 0 insn -1) }u438(13){ d181(bb 0 insn -1) }u439(102){ d2354(bb 0 insn -1) }u440(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 302
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],398[2628]
;; rd  gen 	(1) 302[2551]
;; rd  kill	(2) 302[2551,2552]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],302[2551],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 54 53 )->[55]->( 57 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u441(7){ d122(bb 0 insn -1) }u442(13){ d181(bb 0 insn -1) }u443(102){ d2354(bb 0 insn -1) }u444(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 191 403 404
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 100 [cc] 191 403 404
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581]
;; rd  gen 	(4) 100[2278],191[2499],403[2630],404[2631]
;; rd  kill	(3) 191[2499],403[2630],404[2631]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 403
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 403
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581],403[2630]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 55 59 )->[56]->( 60 61 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u450(7){ d122(bb 0 insn -1) }u451(13){ d181(bb 0 insn -1) }u452(102){ d2354(bb 0 insn -1) }u453(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 100 [cc] 199
;; live  kill	
;; rd  in  	(9) 7[122],13[181],102[2354],103[2355],302[2551,2552],316[2562],330[2581],403[2630]
;; rd  gen 	(2) 100[2277],199[2504]
;; rd  kill	(1) 199[2504]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 55 )->[57]->( 59 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u457(7){ d122(bb 0 insn -1) }u458(13){ d181(bb 0 insn -1) }u459(102){ d2354(bb 0 insn -1) }u460(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 403
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 193 194 316
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 403
;; live  gen 	 0 [r0] 193 194 316
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581],403[2630]
;; rd  gen 	(4) 0[16],193[2500],194[2501],316[2562]
;; rd  kill	(65) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],193[2500],194[2501],316[2562]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; rd  out 	(9) 7[122],13[181],102[2354],103[2355],302[2551,2552],316[2562],330[2581],403[2630]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 59 )->[58]->( 17 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u469(7){ d122(bb 0 insn -1) }u470(13){ d181(bb 0 insn -1) }u471(102){ d2354(bb 0 insn -1) }u472(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 316
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 195 407
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; live  gen 	 0 [r0] 100 [cc] 195 407
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(12) 7[122],13[181],100[2273],102[2354],103[2355],197[2503],302[2551,2552],316[2562],330[2581],403[2630],409[2633]
;; rd  gen 	(4) 0[15],100[2274],195[2502],407[2632]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],195[2502],407[2632]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; rd  out 	(9) 7[122],13[181],102[2354],103[2355],302[2551,2552],316[2562],330[2581],403[2630]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 57 58 )->[59]->( 58 56 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u479(7){ d122(bb 0 insn -1) }u480(13){ d181(bb 0 insn -1) }u481(102){ d2354(bb 0 insn -1) }u482(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 403
;; lr  def 	 100 [cc] 197 409
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; live  gen 	 100 [cc] 197 409
;; live  kill	
;; rd  in  	(9) 7[122],13[181],102[2354],103[2355],302[2551,2552],316[2562],330[2581],403[2630]
;; rd  gen 	(3) 100[2273],197[2503],409[2633]
;; rd  kill	(2) 197[2503],409[2633]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 316 330 403
;; rd  out 	(9) 7[122],13[181],102[2354],103[2355],302[2551,2552],316[2562],330[2581],403[2630]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 56 )->[60]->( 64 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u487(7){ d122(bb 0 insn -1) }u488(13){ d181(bb 0 insn -1) }u489(102){ d2354(bb 0 insn -1) }u490(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 200 201 410
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 200 201 410
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;; rd  gen 	(3) 200[2505],201[2506],410[2634]
;; rd  kill	(3) 200[2505],201[2506],410[2634]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 56 )->[61]->( 62 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u495(7){ d122(bb 0 insn -1) }u496(13){ d181(bb 0 insn -1) }u497(102){ d2354(bb 0 insn -1) }u498(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;; rd  gen 	(1) 100[2272]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 61 )->[62]->( 64 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u501(7){ d122(bb 0 insn -1) }u502(13){ d181(bb 0 insn -1) }u503(102){ d2354(bb 0 insn -1) }u504(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 202 203 204 205 412
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 202 203 204 205 412
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;; rd  gen 	(5) 202[2507],203[2508],204[2509],205[2510],412[2635]
;; rd  kill	(5) 202[2507],203[2508],204[2509],205[2510],412[2635]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 61 )->[63]->( 64 68 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u513(7){ d122(bb 0 insn -1) }u514(13){ d181(bb 0 insn -1) }u515(102){ d2354(bb 0 insn -1) }u516(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc] 206 207 208 209 416
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199 302 330
;; live  gen 	 100 [cc] 206 207 208 209 416
;; live  kill	
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],199[2504],302[2551,2552],330[2581]
;; rd  gen 	(6) 100[2271],206[2511],207[2512],208[2513],209[2514],416[2636]
;; rd  kill	(5) 206[2511],207[2512],208[2513],209[2514],416[2636]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 416
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 416
;; rd  out 	(8) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581],416[2636]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 62 60 63 )->[64]->( 66 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u527(7){ d122(bb 0 insn -1) }u528(13){ d181(bb 0 insn -1) }u529(102){ d2354(bb 0 insn -1) }u530(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 318 422 517
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 0 [r0] 318 422 517
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581],416[2636]
;; rd  gen 	(4) 0[14],318[2564],422[2638],517[2707]
;; rd  kill	(65) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],318[2564],422[2638],517[2707]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],318[2564],330[2581],422[2638],517[2707]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 66 )->[65]->( 17 66 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u534(7){ d122(bb 0 insn -1) }u535(13){ d181(bb 0 insn -1) }u536(102){ d2354(bb 0 insn -1) }u537(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 318 517
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 210 420
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; live  gen 	 0 [r0] 100 [cc] 210 420
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[122],13[181],100[2268],102[2354],103[2355],212[2516],302[2551,2552],318[2564],330[2581],422[2638],423[2639],517[2707]
;; rd  gen 	(4) 0[13],100[2230],210[2515],420[2637]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],210[2515],420[2637]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],318[2564],330[2581],422[2638],517[2707]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 64 65 )->[66]->( 65 67 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u546(7){ d122(bb 0 insn -1) }u547(13){ d181(bb 0 insn -1) }u548(102){ d2354(bb 0 insn -1) }u549(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 422
;; lr  def 	 100 [cc] 212 423
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; live  gen 	 100 [cc] 212 423
;; live  kill	
;; rd  in  	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],318[2564],330[2581],422[2638],517[2707]
;; rd  gen 	(3) 100[2268],212[2516],423[2639]
;; rd  kill	(2) 212[2516],423[2639]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 318 330 422 517
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],318[2564],330[2581],422[2638],517[2707]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 66 70 )->[67]->( 72 71 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u554(7){ d122(bb 0 insn -1) }u555(13){ d181(bb 0 insn -1) }u556(102){ d2354(bb 0 insn -1) }u557(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 7[122],13[181],102[2354],103[2355],302[2551,2552],317[2563],318[2564],330[2581],416[2636],422[2638],517[2707],518[2708]
;; rd  gen 	(1) 100[2267]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 63 )->[68]->( 70 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u560(7){ d122(bb 0 insn -1) }u561(13){ d181(bb 0 insn -1) }u562(102){ d2354(bb 0 insn -1) }u563(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 416
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 317 518
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 330 416
;; live  gen 	 0 [r0] 317 518
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 7[122],13[181],102[2354],103[2355],302[2551,2552],330[2581],416[2636]
;; rd  gen 	(3) 0[12],317[2563],518[2708]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],317[2563],518[2708]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],317[2563],330[2581],416[2636],518[2708]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 70 )->[69]->( 17 70 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u568(7){ d122(bb 0 insn -1) }u569(13){ d181(bb 0 insn -1) }u570(102){ d2354(bb 0 insn -1) }u571(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 317 518
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 214 424
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; live  gen 	 0 [r0] 100 [cc] 214 424
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 7[122],13[181],100[2264],102[2354],103[2355],216[2518],302[2551,2552],317[2563],330[2581],416[2636],427[2641],518[2708]
;; rd  gen 	(4) 0[11],100[2229],214[2517],424[2640]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],214[2517],424[2640]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],317[2563],330[2581],416[2636],518[2708]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 68 69 )->[70]->( 69 67 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u580(7){ d122(bb 0 insn -1) }u581(13){ d181(bb 0 insn -1) }u582(102){ d2354(bb 0 insn -1) }u583(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 416
;; lr  def 	 100 [cc] 216 427
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; live  gen 	 100 [cc] 216 427
;; live  kill	
;; rd  in  	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],317[2563],330[2581],416[2636],518[2708]
;; rd  gen 	(3) 100[2264],216[2518],427[2641]
;; rd  kill	(2) 216[2518],427[2641]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 302 317 330 416 518
;; rd  out 	(10) 7[122],13[181],102[2354],103[2355],302[2551,2552],317[2563],330[2581],416[2636],518[2708]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 67 )->[71]->( 73 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u588(7){ d122(bb 0 insn -1) }u589(13){ d181(bb 0 insn -1) }u590(102){ d2354(bb 0 insn -1) }u591(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(1) 113[2444]
;; rd  kill	(10) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2444],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 67 )->[72]->( 73 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u593(7){ d122(bb 0 insn -1) }u594(13){ d181(bb 0 insn -1) }u595(102){ d2354(bb 0 insn -1) }u596(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 113 218 219 428
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 113 218 219 428
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(4) 113[2443],218[2519],219[2520],428[2642]
;; rd  kill	(13) 113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452],218[2519],219[2520],428[2642]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],113[2443],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 72 71 51 )->[73]->( 75 74 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u602(7){ d122(bb 0 insn -1) }u603(13){ d181(bb 0 insn -1) }u604(102){ d2354(bb 0 insn -1) }u605(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 430
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 330
;; live  gen 	 100 [cc] 430
;; live  kill	
;; rd  in  	(15) 7[122],13[181],102[2354],103[2355],113[2443,2444,2445,2446,2447,2448,2449,2450,2451,2452],330[2581]
;; rd  gen 	(2) 100[2263],430[2643]
;; rd  kill	(1) 430[2643]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 73 78 81 )->[74]->( 83 82 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u609(7){ d122(bb 0 insn -1) }u610(13){ d181(bb 0 insn -1) }u611(102){ d2354(bb 0 insn -1) }u612(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 234
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 234
;; live  kill	
;; rd  in  	(9) 7[122],13[181],102[2354],103[2355],319[2565],320[2566],330[2581],432[2645],437[2648]
;; rd  gen 	(2) 100[2262],234[2529]
;; rd  kill	(1) 234[2529]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],234[2529],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 73 )->[75]->( 76 79 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u616(7){ d122(bb 0 insn -1) }u617(13){ d181(bb 0 insn -1) }u618(102){ d2354(bb 0 insn -1) }u619(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  def 	 100 [cc] 431
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 100 [cc] 431
;; live  kill	
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(2) 100[2261],431[2644]
;; rd  kill	(1) 431[2644]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 75 )->[76]->( 78 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u623(7){ d122(bb 0 insn -1) }u624(13){ d181(bb 0 insn -1) }u625(102){ d2354(bb 0 insn -1) }u626(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 222 223 320 432
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 222 223 320 432
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[10],222[2521],223[2522],320[2566],432[2645]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],222[2521],223[2522],320[2566],432[2645]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],320[2566],330[2581],432[2645]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 78 )->[77]->( 17 78 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u635(7){ d122(bb 0 insn -1) }u636(13){ d181(bb 0 insn -1) }u637(102){ d2354(bb 0 insn -1) }u638(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 224 434
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; live  gen 	 0 [r0] 100 [cc] 224 434
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2257],102[2354],103[2355],226[2524],320[2566],330[2581],432[2645],436[2647]
;; rd  gen 	(4) 0[9],100[2258],224[2523],434[2646]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],224[2523],434[2646]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],320[2566],330[2581],432[2645]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 76 77 )->[78]->( 77 74 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u645(7){ d122(bb 0 insn -1) }u646(13){ d181(bb 0 insn -1) }u647(102){ d2354(bb 0 insn -1) }u648(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 432
;; lr  def 	 100 [cc] 226 436
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; live  gen 	 100 [cc] 226 436
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],320[2566],330[2581],432[2645]
;; rd  gen 	(3) 100[2257],226[2524],436[2647]
;; rd  kill	(2) 226[2524],436[2647]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 320 330 432
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],320[2566],330[2581],432[2645]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 75 )->[79]->( 81 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u653(7){ d122(bb 0 insn -1) }u654(13){ d181(bb 0 insn -1) }u655(102){ d2354(bb 0 insn -1) }u656(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 228 229 319 437
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330
;; live  gen 	 0 [r0] 228 229 319 437
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[122],13[181],102[2354],103[2355],330[2581]
;; rd  gen 	(5) 0[8],228[2525],229[2526],319[2565],437[2648]
;; rd  kill	(66) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],228[2525],229[2526],319[2565],437[2648]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],319[2565],330[2581],437[2648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 81 )->[80]->( 17 81 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u665(7){ d122(bb 0 insn -1) }u666(13){ d181(bb 0 insn -1) }u667(102){ d2354(bb 0 insn -1) }u668(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 230 439
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; live  gen 	 0 [r0] 100 [cc] 230 439
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2253],102[2354],103[2355],232[2528],319[2565],330[2581],437[2648],441[2650]
;; rd  gen 	(4) 0[7],100[2254],230[2527],439[2649]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],230[2527],439[2649]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],319[2565],330[2581],437[2648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 79 80 )->[81]->( 80 74 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u675(7){ d122(bb 0 insn -1) }u676(13){ d181(bb 0 insn -1) }u677(102){ d2354(bb 0 insn -1) }u678(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 437
;; lr  def 	 100 [cc] 232 441
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; live  gen 	 100 [cc] 232 441
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],319[2565],330[2581],437[2648]
;; rd  gen 	(3) 100[2253],232[2528],441[2650]
;; rd  kill	(2) 232[2528],441[2650]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 319 330 437
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],319[2565],330[2581],437[2648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 90 74 93 )->[82]->( 107 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u683(7){ d122(bb 0 insn -1) }u684(13){ d181(bb 0 insn -1) }u685(102){ d2354(bb 0 insn -1) }u686(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(10) 7[122],13[181],102[2354],103[2355],234[2529],322[2568],324[2570],330[2581],442[2651],479[2679]
;; rd  gen 	(1) 329[2578]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2578]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 74 )->[83]->( 84 94 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u687(7){ d122(bb 0 insn -1) }u688(13){ d181(bb 0 insn -1) }u689(102){ d2354(bb 0 insn -1) }u690(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 235 442 443
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330
;; live  gen 	 100 [cc] 235 442 443
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],234[2529],330[2581]
;; rd  gen 	(4) 100[2252],235[2530],442[2651],443[2652]
;; rd  kill	(3) 235[2530],442[2651],443[2652]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 83 )->[84]->( 85 91 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u695(7){ d122(bb 0 insn -1) }u696(13){ d181(bb 0 insn -1) }u697(102){ d2354(bb 0 insn -1) }u698(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;; rd  gen 	(1) 100[2251]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 84 )->[85]->( 87 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u701(7){ d122(bb 0 insn -1) }u702(13){ d181(bb 0 insn -1) }u703(102){ d2354(bb 0 insn -1) }u704(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 237 238 323
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; live  gen 	 0 [r0] 237 238 323
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],442[2651]
;; rd  gen 	(4) 0[6],237[2531],238[2532],323[2569]
;; rd  kill	(65) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],237[2531],238[2532],323[2569]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],323[2569],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 87 )->[86]->( 17 87 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u713(7){ d122(bb 0 insn -1) }u714(13){ d181(bb 0 insn -1) }u715(102){ d2354(bb 0 insn -1) }u716(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 239 446
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; live  gen 	 0 [r0] 100 [cc] 239 446
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 7[122],13[181],100[2247],102[2354],103[2355],241[2534],323[2569],330[2581],442[2651],448[2654]
;; rd  gen 	(4) 0[5],100[2248],239[2533],446[2653]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],239[2533],446[2653]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],323[2569],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 85 86 )->[87]->( 86 88 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u723(7){ d122(bb 0 insn -1) }u724(13){ d181(bb 0 insn -1) }u725(102){ d2354(bb 0 insn -1) }u726(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; lr  def 	 100 [cc] 241 448
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; live  gen 	 100 [cc] 241 448
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],323[2569],330[2581],442[2651]
;; rd  gen 	(3) 100[2247],241[2534],448[2654]
;; rd  kill	(2) 241[2534],448[2654]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 323 330 442
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],323[2569],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 87 )->[88]->( 90 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u731(7){ d122(bb 0 insn -1) }u732(13){ d181(bb 0 insn -1) }u733(102){ d2354(bb 0 insn -1) }u734(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 243 261 262 263 264 265 324 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 479
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; live  gen 	 0 [r0] 243 261 262 263 264 265 324 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 479
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],323[2569],330[2581],442[2651]
;; rd  gen 	(32) 0[4],243[2535],261[2536],262[2537],263[2538],264[2539],265[2540],324[2570],450[2655],451[2656],452[2657],453[2658],454[2659],455[2660],456[2661],457[2662],458[2663],459[2664],460[2665],461[2666],462[2667],463[2668],464[2669],465[2670],466[2671],467[2672],468[2673],469[2674],470[2675],471[2676],472[2677],479[2679]
;; rd  kill	(93) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],243[2535],261[2536],262[2537],263[2538],264[2539],265[2540],324[2570],450[2655],451[2656],452[2657],453[2658],454[2659],455[2660],456[2661],457[2662],458[2663],459[2664],460[2665],461[2666],462[2667],463[2668],464[2669],465[2670],466[2671],467[2672],468[2673],469[2674],470[2675],471[2676],472[2677],479[2679]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],324[2570],479[2679]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 90 )->[89]->( 17 90 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u780(7){ d122(bb 0 insn -1) }u781(13){ d181(bb 0 insn -1) }u782(102){ d2354(bb 0 insn -1) }u783(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 266 478
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; live  gen 	 0 [r0] 100 [cc] 266 478
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[122],13[181],100[2243],102[2354],103[2355],268[2542],324[2570],479[2679],480[2680]
;; rd  gen 	(4) 0[3],100[2244],266[2541],478[2678]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],266[2541],478[2678]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],324[2570],479[2679]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 88 89 )->[90]->( 89 82 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u790(7){ d122(bb 0 insn -1) }u791(13){ d181(bb 0 insn -1) }u792(102){ d2354(bb 0 insn -1) }u793(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 479
;; lr  def 	 100 [cc] 268 480
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; live  gen 	 100 [cc] 268 480
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],324[2570],479[2679]
;; rd  gen 	(3) 100[2243],268[2542],480[2680]
;; rd  kill	(2) 268[2542],480[2680]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 324 479
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],324[2570],479[2679]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 84 )->[91]->( 93 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u798(7){ d122(bb 0 insn -1) }u799(13){ d181(bb 0 insn -1) }u800(102){ d2354(bb 0 insn -1) }u801(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 270 271 272 273 274 275 322 486
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; live  gen 	 0 [r0] 270 271 272 273 274 275 322 486
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],330[2581],442[2651]
;; rd  gen 	(9) 0[2],270[2543],271[2544],272[2545],273[2546],274[2547],275[2548],322[2568],486[2681]
;; rd  kill	(70) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],270[2543],271[2544],272[2545],273[2546],274[2547],275[2548],322[2568],486[2681]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],322[2568],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 93 )->[92]->( 17 93 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u820(7){ d122(bb 0 insn -1) }u821(13){ d181(bb 0 insn -1) }u822(102){ d2354(bb 0 insn -1) }u823(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 276 488
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; live  gen 	 0 [r0] 100 [cc] 276 488
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 7[122],13[181],100[2239],102[2354],103[2355],278[2550],322[2568],442[2651],490[2683]
;; rd  gen 	(4) 0[1],100[2240],276[2549],488[2682]
;; rd  kill	(64) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31],14[182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211],276[2549],488[2682]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],322[2568],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 91 92 )->[93]->( 92 82 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u830(7){ d122(bb 0 insn -1) }u831(13){ d181(bb 0 insn -1) }u832(102){ d2354(bb 0 insn -1) }u833(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 442
;; lr  def 	 100 [cc] 278 490
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; live  gen 	 100 [cc] 278 490
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],322[2568],442[2651]
;; rd  gen 	(3) 100[2239],278[2550],490[2683]
;; rd  kill	(2) 278[2550],490[2683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 322 442
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],322[2568],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 83 )->[94]->( 101 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u838(7){ d122(bb 0 insn -1) }u839(13){ d181(bb 0 insn -1) }u840(102){ d2354(bb 0 insn -1) }u841(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;; rd  gen 	(1) 100[2238]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234 330 442
;; rd  out 	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 94 )->[95]->( 102 96 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u844(7){ d122(bb 0 insn -1) }u845(13){ d181(bb 0 insn -1) }u846(102){ d2354(bb 0 insn -1) }u847(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; lr  def 	 100 [cc] 321 492 493
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 330 442
;; live  gen 	 100 [cc] 321 492 493
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;; rd  gen 	(4) 100[2237],321[2567],492[2684],493[2685]
;; rd  kill	(3) 321[2567],492[2684],493[2685]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 95 )->[96]->( 103 97 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u855(7){ d122(bb 0 insn -1) }u856(13){ d181(bb 0 insn -1) }u857(102){ d2354(bb 0 insn -1) }u858(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  def 	 100 [cc] 494 495 496 497
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  gen 	 100 [cc] 494 495 496 497
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(5) 100[2236],494[2686],495[2687],496[2688],497[2689]
;; rd  kill	(4) 494[2686],495[2687],496[2688],497[2689]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 96 )->[97]->( 104 98 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u866(7){ d122(bb 0 insn -1) }u867(13){ d181(bb 0 insn -1) }u868(102){ d2354(bb 0 insn -1) }u869(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  def 	 100 [cc] 498 499 500
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  gen 	 100 [cc] 498 499 500
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(4) 100[2235],498[2690],499[2691],500[2692]
;; rd  kill	(3) 498[2690],499[2691],500[2692]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 97 )->[98]->( 105 99 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u876(7){ d122(bb 0 insn -1) }u877(13){ d181(bb 0 insn -1) }u878(102){ d2354(bb 0 insn -1) }u879(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  def 	 100 [cc] 501 502 503
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  gen 	 100 [cc] 501 502 503
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(4) 100[2234],501[2693],502[2694],503[2695]
;; rd  kill	(3) 501[2693],502[2694],503[2695]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 98 )->[99]->( 106 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u886(7){ d122(bb 0 insn -1) }u887(13){ d181(bb 0 insn -1) }u888(102){ d2354(bb 0 insn -1) }u889(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  def 	 100 [cc] 504 505 506 507 508
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  gen 	 100 [cc] 504 505 506 507 508
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(6) 100[2233],504[2696],505[2697],506[2698],507[2699],508[2700]
;; rd  kill	(5) 504[2696],505[2697],506[2698],507[2699],508[2700]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; rd  out 	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 99 )->[100]->( 107 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u898(7){ d122(bb 0 insn -1) }u899(13){ d181(bb 0 insn -1) }u900(102){ d2354(bb 0 insn -1) }u901(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; lr  def 	 100 [cc] 329 509 510 511 512 513 515
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 321 330
;; live  gen 	 100 [cc] 329 509 510 511 512 513 515
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(8) 100[2232],329[2572],509[2701],510[2702],511[2703],512[2704],513[2705],515[2706]
;; rd  kill	(16) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580],509[2701],510[2702],511[2703],512[2704],513[2705],515[2706]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2572]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 94 )->[101]->( 107 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u911(7){ d122(bb 0 insn -1) }u912(13){ d181(bb 0 insn -1) }u913(102){ d2354(bb 0 insn -1) }u914(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 234
;; live  gen 	 329
;; live  kill	
;; rd  in  	(7) 7[122],13[181],102[2354],103[2355],234[2529],330[2581],442[2651]
;; rd  gen 	(1) 329[2571]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2571]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 95 )->[102]->( 107 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u916(7){ d122(bb 0 insn -1) }u917(13){ d181(bb 0 insn -1) }u918(102){ d2354(bb 0 insn -1) }u919(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(1) 329[2577]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2577]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 96 )->[103]->( 107 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u920(7){ d122(bb 0 insn -1) }u921(13){ d181(bb 0 insn -1) }u922(102){ d2354(bb 0 insn -1) }u923(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(1) 329[2576]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2576]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 97 )->[104]->( 107 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u924(7){ d122(bb 0 insn -1) }u925(13){ d181(bb 0 insn -1) }u926(102){ d2354(bb 0 insn -1) }u927(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(1) 329[2575]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2575]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 98 )->[105]->( 107 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u928(7){ d122(bb 0 insn -1) }u929(13){ d181(bb 0 insn -1) }u930(102){ d2354(bb 0 insn -1) }u931(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(1) 329[2574]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2574]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 99 )->[106]->( 107 )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u932(7){ d122(bb 0 insn -1) }u933(13){ d181(bb 0 insn -1) }u934(102){ d2354(bb 0 insn -1) }u935(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 329
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 329
;; live  kill	
;; rd  in  	(6) 7[122],13[181],102[2354],103[2355],321[2567],330[2581]
;; rd  gen 	(1) 329[2573]
;; rd  kill	(10) 329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; rd  out 	(5) 7[122],13[181],102[2354],103[2355],329[2573]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 101 82 3 17 100 104 106 103 102 105 )->[107]->( 1 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u936(7){ d122(bb 0 insn -1) }u937(13){ d181(bb 0 insn -1) }u938(102){ d2354(bb 0 insn -1) }u939(103){ d2355(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 329
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(14) 7[122],13[181],102[2354],103[2355],329[2571,2572,2573,2574,2575,2576,2577,2578,2579,2580]
;; rd  gen 	(1) 0[0]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[122],13[181],102[2354],103[2355]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }
;;   reg 103 { d2355(bb 0 insn -1) }

( 107 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u942(0){ d0(bb 107 insn 982) }u943(7){ d122(bb 0 insn -1) }u944(13){ d181(bb 0 insn -1) }u945(102){ d2354(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[122],13[181],102[2354],103[2355]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 107 insn 982) }
;;   reg 7 { d122(bb 0 insn -1) }
;;   reg 13 { d181(bb 0 insn -1) }
;;   reg 102 { d2354(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 33 to worklist
  Adding insn 47 to worklist
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 51 to worklist
  Adding insn 58 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 71 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 97 to worklist
  Adding insn 110 to worklist
  Adding insn 107 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 136 to worklist
  Adding insn 150 to worklist
  Adding insn 144 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 170 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 202 to worklist
  Adding insn 217 to worklist
  Adding insn 213 to worklist
  Adding insn 208 to worklist
  Adding insn 221 to worklist
  Adding insn 228 to worklist
  Adding insn 236 to worklist
  Adding insn 233 to worklist
  Adding insn 240 to worklist
  Adding insn 260 to worklist
  Adding insn 256 to worklist
  Adding insn 251 to worklist
  Adding insn 245 to worklist
  Adding insn 270 to worklist
  Adding insn 279 to worklist
  Adding insn 277 to worklist
  Adding insn 274 to worklist
  Adding insn 293 to worklist
  Adding insn 287 to worklist
  Adding insn 302 to worklist
  Adding insn 298 to worklist
  Adding insn 312 to worklist
  Adding insn 306 to worklist
  Adding insn 325 to worklist
  Adding insn 323 to worklist
  Adding insn 320 to worklist
  Adding insn 339 to worklist
  Adding insn 333 to worklist
  Adding insn 348 to worklist
  Adding insn 344 to worklist
  Adding insn 356 to worklist
  Adding insn 362 to worklist
  Adding insn 371 to worklist
  Adding insn 369 to worklist
  Adding insn 366 to worklist
  Adding insn 385 to worklist
  Adding insn 379 to worklist
  Adding insn 394 to worklist
  Adding insn 390 to worklist
  Adding insn 408 to worklist
  Adding insn 406 to worklist
  Adding insn 403 to worklist
  Adding insn 422 to worklist
  Adding insn 416 to worklist
  Adding insn 431 to worklist
  Adding insn 427 to worklist
  Adding insn 439 to worklist
  Adding insn 449 to worklist
  Adding insn 446 to worklist
  Adding insn 465 to worklist
  Adding insn 463 to worklist
  Adding insn 461 to worklist
  Adding insn 458 to worklist
  Adding insn 455 to worklist
  Adding insn 477 to worklist
  Adding insn 474 to worklist
  Adding insn 483 to worklist
  Adding insn 496 to worklist
  Adding insn 494 to worklist
  Adding insn 491 to worklist
  Adding insn 510 to worklist
  Adding insn 504 to worklist
  Adding insn 519 to worklist
  Adding insn 515 to worklist
  Adding insn 531 to worklist
  Adding insn 528 to worklist
  Adding insn 540 to worklist
  Adding insn 553 to worklist
  Adding insn 550 to worklist
  Adding insn 547 to worklist
  Adding insn 544 to worklist
  Adding insn 575 to worklist
  Adding insn 571 to worklist
  Adding insn 568 to worklist
  Adding insn 565 to worklist
  Adding insn 562 to worklist
  Adding insn 579 to worklist
  Adding insn 594 to worklist
  Adding insn 587 to worklist
  Adding insn 603 to worklist
  Adding insn 599 to worklist
  Adding insn 607 to worklist
  Adding insn 614 to worklist
  Adding insn 629 to worklist
  Adding insn 622 to worklist
  Adding insn 638 to worklist
  Adding insn 634 to worklist
  Adding insn 655 to worklist
  Adding insn 652 to worklist
  Adding insn 662 to worklist
  Adding insn 668 to worklist
  Adding insn 678 to worklist
  Adding insn 687 to worklist
  Adding insn 685 to worklist
  Adding insn 682 to worklist
  Adding insn 701 to worklist
  Adding insn 695 to worklist
  Adding insn 710 to worklist
  Adding insn 706 to worklist
  Adding insn 724 to worklist
  Adding insn 722 to worklist
  Adding insn 719 to worklist
  Adding insn 738 to worklist
  Adding insn 732 to worklist
  Adding insn 747 to worklist
  Adding insn 743 to worklist
  Adding insn 762 to worklist
  Adding insn 759 to worklist
  Adding insn 766 to worklist
  Adding insn 781 to worklist
  Adding insn 779 to worklist
  Adding insn 776 to worklist
  Adding insn 795 to worklist
  Adding insn 789 to worklist
  Adding insn 804 to worklist
  Adding insn 800 to worklist
  Adding insn 848 to worklist
  Adding insn 846 to worklist
  Adding insn 843 to worklist
  Adding insn 840 to worklist
  Adding insn 837 to worklist
  Adding insn 834 to worklist
  Adding insn 808 to worklist
  Adding insn 862 to worklist
  Adding insn 856 to worklist
  Adding insn 871 to worklist
  Adding insn 867 to worklist
  Adding insn 897 to worklist
  Adding insn 895 to worklist
  Adding insn 891 to worklist
  Adding insn 888 to worklist
  Adding insn 885 to worklist
  Adding insn 882 to worklist
  Adding insn 879 to worklist
  Adding insn 911 to worklist
  Adding insn 905 to worklist
  Adding insn 920 to worklist
  Adding insn 916 to worklist
  Adding insn 928 to worklist
  Adding insn 938 to worklist
  Adding insn 932 to worklist
  Adding insn 945 to worklist
  Adding insn 951 to worklist
  Adding insn 957 to worklist
  Adding insn 965 to worklist
  Adding insn 983 to worklist
Finished finding needed instructions:
  Adding insn 982 to worklist
Processing use of (reg 329 [ <retval> ]) in insn 982:
  Adding insn 8 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 14 to worklist
  Adding insn 975 to worklist
  Adding insn 10 to worklist
Processing use of (reg 234 [ _126 ]) in insn 10:
  Adding insn 666 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 666:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (subreg (reg 515) 0) in insn 975:
  Adding insn 973 to worklist
Processing use of (reg 100 cc) in insn 973:
  Adding insn 972 to worklist
Processing use of (reg 512) in insn 972:
  Adding insn 970 to worklist
Processing use of (reg 513) in insn 972:
  Adding insn 971 to worklist
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 971:
Processing use of (reg 511) in insn 970:
  Adding insn 969 to worklist
Processing use of (reg 509) in insn 969:
  Adding insn 968 to worklist
Processing use of (reg 510 [ RCC_OscInitStruct_226(D)->PLL.PLLR ]) in insn 968:
  Adding insn 967 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 967:
Processing use of (reg 0 r0) in insn 983:
Processing use of (reg 100 cc) in insn 965:
  Adding insn 964 to worklist
Processing use of (reg 504) in insn 964:
  Adding insn 959 to worklist
Processing use of (reg 508) in insn 964:
  Adding insn 963 to worklist
Processing use of (reg 507) in insn 963:
  Adding insn 962 to worklist
Processing use of (reg 505) in insn 962:
  Adding insn 961 to worklist
Processing use of (reg 506 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ]) in insn 961:
  Adding insn 960 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 960:
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 959:
Processing use of (reg 100 cc) in insn 957:
  Adding insn 956 to worklist
Processing use of (reg 501) in insn 956:
  Adding insn 953 to worklist
Processing use of (reg 502) in insn 956:
  Adding insn 955 to worklist
Processing use of (reg 503 [ RCC_OscInitStruct_226(D)->PLL.PLLP ]) in insn 955:
  Adding insn 954 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 954:
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 953:
Processing use of (reg 100 cc) in insn 951:
  Adding insn 950 to worklist
Processing use of (reg 498) in insn 950:
  Adding insn 947 to worklist
Processing use of (reg 499) in insn 950:
  Adding insn 949 to worklist
Processing use of (reg 500 [ RCC_OscInitStruct_226(D)->PLL.PLLN ]) in insn 949:
  Adding insn 948 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 948:
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 947:
Processing use of (reg 100 cc) in insn 945:
  Adding insn 944 to worklist
Processing use of (reg 494) in insn 944:
  Adding insn 940 to worklist
Processing use of (reg 497) in insn 944:
  Adding insn 943 to worklist
Processing use of (reg 495) in insn 943:
  Adding insn 942 to worklist
Processing use of (reg 496 [ RCC_OscInitStruct_226(D)->PLL.PLLM ]) in insn 942:
  Adding insn 941 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 941:
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 940:
Processing use of (reg 442) in insn 932:
  Adding insn 758 to worklist
Processing use of (reg 100 cc) in insn 938:
  Adding insn 937 to worklist
Processing use of (reg 492) in insn 937:
  Adding insn 935 to worklist
Processing use of (reg 493 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ]) in insn 937:
  Adding insn 936 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 936:
Processing use of (reg 321 [ temp_pllckcfg ]) in insn 935:
Processing use of (reg 100 cc) in insn 928:
  Adding insn 927 to worklist
Processing use of (reg 234 [ _126 ]) in insn 927:
Processing use of (reg 442) in insn 916:
Processing use of (reg 100 cc) in insn 920:
  Adding insn 919 to worklist
Processing use of (reg 490) in insn 919:
  Adding insn 918 to worklist
Processing use of (reg 278 [ _175 ]) in insn 918:
Processing use of (reg 13 sp) in insn 905:
Processing use of (reg 100 cc) in insn 911:
  Adding insn 910 to worklist
Processing use of (reg 488) in insn 910:
  Adding insn 907 to worklist
Processing use of (reg 276 [ _173 ]) in insn 907:
  Adding insn 906 to worklist
Processing use of (reg 322 [ tickstart ]) in insn 907:
  Adding insn 898 to worklist
Processing use of (reg 0 r0) in insn 898:
Processing use of (reg 0 r0) in insn 906:
Processing use of (reg 442) in insn 879:
Processing use of (reg 271 [ _168 ]) in insn 882:
  Adding insn 880 to worklist
Processing use of (reg 442) in insn 882:
Processing use of (reg 270 [ _167 ]) in insn 880:
Processing use of (reg 442) in insn 885:
Processing use of (reg 273 [ _170 ]) in insn 888:
  Adding insn 886 to worklist
Processing use of (reg 442) in insn 888:
Processing use of (reg 272 [ _169 ]) in insn 886:
Processing use of (reg 442) in insn 891:
Processing use of (reg 275 [ _172 ]) in insn 895:
  Adding insn 893 to worklist
Processing use of (reg 442) in insn 895:
Processing use of (reg 274 [ _171 ]) in insn 893:
Processing use of (reg 486) in insn 893:
  Adding insn 892 to worklist
Processing use of (reg 13 sp) in insn 897:
Processing use of (reg 479) in insn 867:
  Adding insn 866 to worklist
Processing use of (reg 100 cc) in insn 871:
  Adding insn 870 to worklist
Processing use of (reg 480) in insn 870:
  Adding insn 869 to worklist
Processing use of (reg 268 [ _165 ]) in insn 869:
Processing use of (reg 13 sp) in insn 856:
Processing use of (reg 100 cc) in insn 862:
  Adding insn 861 to worklist
Processing use of (reg 478) in insn 861:
  Adding insn 858 to worklist
Processing use of (reg 266 [ _163 ]) in insn 858:
  Adding insn 857 to worklist
Processing use of (reg 324 [ tickstart ]) in insn 858:
  Adding insn 849 to worklist
Processing use of (reg 0 r0) in insn 849:
Processing use of (reg 0 r0) in insn 857:
Processing use of (reg 442) in insn 808:
Processing use of (reg 261 [ _158 ]) in insn 834:
  Adding insn 832 to worklist
Processing use of (reg 442) in insn 834:
Processing use of (reg 468) in insn 832:
  Adding insn 827 to worklist
Processing use of (reg 472) in insn 832:
  Adding insn 831 to worklist
Processing use of (reg 471) in insn 831:
  Adding insn 830 to worklist
Processing use of (reg 469) in insn 830:
  Adding insn 829 to worklist
Processing use of (reg 470 [ RCC_OscInitStruct_226(D)->PLL.PLLR ]) in insn 829:
  Adding insn 828 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 828:
Processing use of (reg 463) in insn 827:
  Adding insn 822 to worklist
Processing use of (reg 467) in insn 827:
  Adding insn 826 to worklist
Processing use of (reg 466) in insn 826:
  Adding insn 825 to worklist
Processing use of (reg 464) in insn 825:
  Adding insn 824 to worklist
Processing use of (reg 465 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ]) in insn 824:
  Adding insn 823 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 823:
Processing use of (reg 459) in insn 822:
  Adding insn 818 to worklist
Processing use of (reg 462) in insn 822:
  Adding insn 821 to worklist
Processing use of (reg 460) in insn 821:
  Adding insn 820 to worklist
Processing use of (reg 461 [ RCC_OscInitStruct_226(D)->PLL.PLLM ]) in insn 820:
  Adding insn 819 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 819:
Processing use of (reg 456) in insn 818:
  Adding insn 815 to worklist
Processing use of (reg 457) in insn 818:
  Adding insn 817 to worklist
Processing use of (reg 458 [ RCC_OscInitStruct_226(D)->PLL.PLLP ]) in insn 817:
  Adding insn 816 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 816:
Processing use of (reg 452) in insn 815:
  Adding insn 812 to worklist
Processing use of (reg 454) in insn 815:
  Adding insn 814 to worklist
Processing use of (reg 455 [ RCC_OscInitStruct_226(D)->PLL.PLLN ]) in insn 814:
  Adding insn 813 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 813:
Processing use of (reg 451) in insn 812:
  Adding insn 810 to worklist
Processing use of (reg 453 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ]) in insn 812:
  Adding insn 811 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 811:
Processing use of (reg 243 [ _135 ]) in insn 810:
Processing use of (reg 450) in insn 810:
  Adding insn 809 to worklist
Processing use of (reg 442) in insn 837:
Processing use of (reg 263 [ _160 ]) in insn 840:
  Adding insn 838 to worklist
Processing use of (reg 442) in insn 840:
Processing use of (reg 262 [ _159 ]) in insn 838:
Processing use of (reg 442) in insn 843:
Processing use of (reg 265 [ _162 ]) in insn 846:
  Adding insn 844 to worklist
Processing use of (reg 442) in insn 846:
Processing use of (reg 264 [ _161 ]) in insn 844:
Processing use of (reg 13 sp) in insn 848:
Processing use of (reg 442) in insn 800:
Processing use of (reg 100 cc) in insn 804:
  Adding insn 803 to worklist
Processing use of (reg 448) in insn 803:
  Adding insn 802 to worklist
Processing use of (reg 241 [ _133 ]) in insn 802:
Processing use of (reg 13 sp) in insn 789:
Processing use of (reg 100 cc) in insn 795:
  Adding insn 794 to worklist
Processing use of (reg 446) in insn 794:
  Adding insn 791 to worklist
Processing use of (reg 239 [ _131 ]) in insn 791:
  Adding insn 790 to worklist
Processing use of (reg 323 [ tickstart ]) in insn 791:
  Adding insn 782 to worklist
Processing use of (reg 0 r0) in insn 782:
Processing use of (reg 0 r0) in insn 790:
Processing use of (reg 442) in insn 776:
Processing use of (reg 238 [ _130 ]) in insn 779:
  Adding insn 777 to worklist
Processing use of (reg 442) in insn 779:
Processing use of (reg 237 [ _129 ]) in insn 777:
Processing use of (reg 13 sp) in insn 781:
Processing use of (reg 100 cc) in insn 766:
  Adding insn 765 to worklist
Processing use of (reg 234 [ _126 ]) in insn 765:
Processing use of (reg 442) in insn 759:
Processing use of (reg 100 cc) in insn 762:
  Adding insn 761 to worklist
Processing use of (reg 443) in insn 761:
  Adding insn 760 to worklist
Processing use of (reg 235 [ _127 ]) in insn 760:
Processing use of (reg 437) in insn 743:
  Adding insn 718 to worklist
Processing use of (reg 100 cc) in insn 747:
  Adding insn 746 to worklist
Processing use of (reg 441) in insn 746:
  Adding insn 745 to worklist
Processing use of (reg 232 [ _124 ]) in insn 745:
Processing use of (reg 13 sp) in insn 732:
Processing use of (reg 100 cc) in insn 738:
  Adding insn 737 to worklist
Processing use of (reg 439) in insn 737:
  Adding insn 734 to worklist
Processing use of (reg 230 [ _122 ]) in insn 734:
  Adding insn 733 to worklist
Processing use of (reg 319 [ tickstart ]) in insn 734:
  Adding insn 725 to worklist
Processing use of (reg 0 r0) in insn 725:
Processing use of (reg 0 r0) in insn 733:
Processing use of (reg 437) in insn 719:
Processing use of (reg 229 [ _121 ]) in insn 722:
  Adding insn 720 to worklist
Processing use of (reg 437) in insn 722:
Processing use of (reg 228 [ _120 ]) in insn 720:
Processing use of (reg 13 sp) in insn 724:
Processing use of (reg 432) in insn 706:
  Adding insn 681 to worklist
Processing use of (reg 100 cc) in insn 710:
  Adding insn 709 to worklist
Processing use of (reg 436) in insn 709:
  Adding insn 708 to worklist
Processing use of (reg 226 [ _118 ]) in insn 708:
Processing use of (reg 13 sp) in insn 695:
Processing use of (reg 100 cc) in insn 701:
  Adding insn 700 to worklist
Processing use of (reg 434) in insn 700:
  Adding insn 697 to worklist
Processing use of (reg 224 [ _116 ]) in insn 697:
  Adding insn 696 to worklist
Processing use of (reg 320 [ tickstart ]) in insn 697:
  Adding insn 688 to worklist
Processing use of (reg 0 r0) in insn 688:
Processing use of (reg 0 r0) in insn 696:
Processing use of (reg 432) in insn 682:
Processing use of (reg 223 [ _115 ]) in insn 685:
  Adding insn 683 to worklist
Processing use of (reg 432) in insn 685:
Processing use of (reg 222 [ _114 ]) in insn 683:
Processing use of (reg 13 sp) in insn 687:
Processing use of (reg 100 cc) in insn 678:
  Adding insn 677 to worklist
Processing use of (reg 431 [ RCC_OscInitStruct_226(D)->HSI48State ]) in insn 677:
  Adding insn 676 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 676:
Processing use of (reg 100 cc) in insn 668:
  Adding insn 667 to worklist
Processing use of (reg 234 [ _126 ]) in insn 667:
Processing use of (reg 100 cc) in insn 662:
  Adding insn 661 to worklist
Processing use of (reg 430) in insn 661:
  Adding insn 660 to worklist
Processing use of (reg 113 [ _1 ]) in insn 660:
  Adding insn 30 to worklist
  Adding insn 164 to worklist
  Adding insn 196 to worklist
  Adding insn 262 to worklist
  Adding insn 313 to worklist
  Adding insn 350 to worklist
  Adding insn 396 to worklist
  Adding insn 433 to worklist
  Adding insn 645 to worklist
  Adding insn 656 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 656:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 645:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 433:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 396:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 350:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 313:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 262:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 196:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 164:
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 30:
Processing use of (reg 428) in insn 652:
  Adding insn 651 to worklist
Processing use of (reg 219 [ _110 ]) in insn 655:
  Adding insn 653 to worklist
Processing use of (reg 428) in insn 655:
Processing use of (reg 218 [ _109 ]) in insn 653:
Processing use of (reg 416) in insn 634:
  Adding insn 561 to worklist
Processing use of (reg 100 cc) in insn 638:
  Adding insn 637 to worklist
Processing use of (reg 427) in insn 637:
  Adding insn 636 to worklist
Processing use of (reg 216 [ _107 ]) in insn 636:
Processing use of (reg 13 sp) in insn 622:
Processing use of (reg 100 cc) in insn 629:
  Adding insn 628 to worklist
Processing use of (reg 424) in insn 628:
  Adding insn 624 to worklist
Processing use of (reg 518) in insn 628:
  Adding insn 627 to worklist
Processing use of (reg 214 [ _105 ]) in insn 624:
  Adding insn 623 to worklist
Processing use of (reg 317 [ tickstart ]) in insn 624:
  Adding insn 615 to worklist
Processing use of (reg 0 r0) in insn 615:
Processing use of (reg 0 r0) in insn 623:
Processing use of (reg 13 sp) in insn 614:
Processing use of (reg 100 cc) in insn 607:
  Adding insn 606 to worklist
Processing use of (reg 302 [ pwrclkchanged ]) in insn 606:
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 422) in insn 599:
  Adding insn 598 to worklist
Processing use of (reg 100 cc) in insn 603:
  Adding insn 602 to worklist
Processing use of (reg 423) in insn 602:
  Adding insn 601 to worklist
Processing use of (reg 212 [ _103 ]) in insn 601:
Processing use of (reg 13 sp) in insn 587:
Processing use of (reg 100 cc) in insn 594:
  Adding insn 593 to worklist
Processing use of (reg 420) in insn 593:
  Adding insn 589 to worklist
Processing use of (reg 517) in insn 593:
  Adding insn 592 to worklist
Processing use of (reg 210 [ _101 ]) in insn 589:
  Adding insn 588 to worklist
Processing use of (reg 318 [ tickstart ]) in insn 589:
  Adding insn 580 to worklist
Processing use of (reg 0 r0) in insn 580:
Processing use of (reg 0 r0) in insn 588:
Processing use of (reg 13 sp) in insn 579:
Processing use of (reg 416) in insn 562:
Processing use of (reg 207 [ _98 ]) in insn 565:
  Adding insn 563 to worklist
Processing use of (reg 416) in insn 565:
Processing use of (reg 206 [ _97 ]) in insn 563:
Processing use of (reg 416) in insn 568:
Processing use of (reg 209 [ _100 ]) in insn 571:
  Adding insn 569 to worklist
Processing use of (reg 416) in insn 571:
Processing use of (reg 208 [ _99 ]) in insn 569:
Processing use of (reg 100 cc) in insn 575:
  Adding insn 574 to worklist
Processing use of (reg 199 [ _90 ]) in insn 574:
  Adding insn 481 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 481:
Processing use of (reg 412) in insn 544:
  Adding insn 543 to worklist
Processing use of (reg 203 [ _94 ]) in insn 547:
  Adding insn 545 to worklist
Processing use of (reg 412) in insn 547:
Processing use of (reg 202 [ _93 ]) in insn 545:
Processing use of (reg 412) in insn 550:
Processing use of (reg 205 [ _96 ]) in insn 553:
  Adding insn 551 to worklist
Processing use of (reg 412) in insn 553:
Processing use of (reg 204 [ _95 ]) in insn 551:
Processing use of (reg 100 cc) in insn 540:
  Adding insn 539 to worklist
Processing use of (reg 199 [ _90 ]) in insn 539:
Processing use of (reg 410) in insn 528:
  Adding insn 527 to worklist
Processing use of (reg 201 [ _92 ]) in insn 531:
  Adding insn 529 to worklist
Processing use of (reg 410) in insn 531:
Processing use of (reg 200 [ _91 ]) in insn 529:
Processing use of (reg 403) in insn 515:
  Adding insn 473 to worklist
Processing use of (reg 100 cc) in insn 519:
  Adding insn 518 to worklist
Processing use of (reg 409) in insn 518:
  Adding insn 517 to worklist
Processing use of (reg 197 [ _88 ]) in insn 517:
Processing use of (reg 13 sp) in insn 504:
Processing use of (reg 100 cc) in insn 510:
  Adding insn 509 to worklist
Processing use of (reg 407) in insn 509:
  Adding insn 506 to worklist
Processing use of (reg 195 [ _86 ]) in insn 506:
  Adding insn 505 to worklist
Processing use of (reg 316 [ tickstart ]) in insn 506:
  Adding insn 497 to worklist
Processing use of (reg 0 r0) in insn 497:
Processing use of (reg 0 r0) in insn 505:
Processing use of (reg 403) in insn 491:
Processing use of (reg 194 [ _85 ]) in insn 494:
  Adding insn 492 to worklist
Processing use of (reg 403) in insn 494:
Processing use of (reg 193 [ _84 ]) in insn 492:
Processing use of (reg 13 sp) in insn 496:
Processing use of (reg 100 cc) in insn 483:
  Adding insn 482 to worklist
Processing use of (reg 199 [ _90 ]) in insn 482:
Processing use of (reg 403) in insn 474:
Processing use of (reg 100 cc) in insn 477:
  Adding insn 476 to worklist
Processing use of (reg 404) in insn 476:
  Adding insn 475 to worklist
Processing use of (reg 191 [ _82 ]) in insn 475:
Processing use of (reg 398) in insn 455:
  Adding insn 445 to worklist
Processing use of (reg 188 [ _79 ]) in insn 458:
  Adding insn 456 to worklist
Processing use of (reg 398) in insn 458:
Processing use of (reg 187 [ _78 ]) in insn 456:
Processing use of (reg 398) in insn 461:
Processing use of (reg 102 sfp) in insn 463:
Processing use of (reg 190 [ _81 ]) in insn 463:
  Adding insn 462 to worklist
Processing use of (reg 189 [ _80 ]) in insn 462:
Processing use of (reg 102 sfp) in insn 465:
Processing use of (reg 398) in insn 446:
Processing use of (reg 100 cc) in insn 449:
  Adding insn 448 to worklist
Processing use of (reg 399) in insn 448:
  Adding insn 447 to worklist
Processing use of (reg 185 [ _76 ]) in insn 447:
Processing use of (reg 100 cc) in insn 439:
  Adding insn 438 to worklist
Processing use of (reg 397) in insn 438:
  Adding insn 437 to worklist
Processing use of (reg 113 [ _1 ]) in insn 437:
Processing use of (reg 392) in insn 427:
  Adding insn 402 to worklist
Processing use of (reg 100 cc) in insn 431:
  Adding insn 430 to worklist
Processing use of (reg 396) in insn 430:
  Adding insn 429 to worklist
Processing use of (reg 182 [ _72 ]) in insn 429:
Processing use of (reg 13 sp) in insn 416:
Processing use of (reg 100 cc) in insn 422:
  Adding insn 421 to worklist
Processing use of (reg 394) in insn 421:
  Adding insn 418 to worklist
Processing use of (reg 180 [ _70 ]) in insn 418:
  Adding insn 417 to worklist
Processing use of (reg 313 [ tickstart ]) in insn 418:
  Adding insn 409 to worklist
Processing use of (reg 0 r0) in insn 409:
Processing use of (reg 0 r0) in insn 417:
Processing use of (reg 392) in insn 403:
Processing use of (reg 179 [ _69 ]) in insn 406:
  Adding insn 404 to worklist
Processing use of (reg 392) in insn 406:
Processing use of (reg 178 [ _68 ]) in insn 404:
Processing use of (reg 13 sp) in insn 408:
Processing use of (reg 387) in insn 390:
  Adding insn 365 to worklist
Processing use of (reg 100 cc) in insn 394:
  Adding insn 393 to worklist
Processing use of (reg 391) in insn 393:
  Adding insn 392 to worklist
Processing use of (reg 176 [ _66 ]) in insn 392:
Processing use of (reg 13 sp) in insn 379:
Processing use of (reg 100 cc) in insn 385:
  Adding insn 384 to worklist
Processing use of (reg 389) in insn 384:
  Adding insn 381 to worklist
Processing use of (reg 174 [ _64 ]) in insn 381:
  Adding insn 380 to worklist
Processing use of (reg 314 [ tickstart ]) in insn 381:
  Adding insn 372 to worklist
Processing use of (reg 0 r0) in insn 372:
Processing use of (reg 0 r0) in insn 380:
Processing use of (reg 387) in insn 366:
Processing use of (reg 173 [ _63 ]) in insn 369:
  Adding insn 367 to worklist
Processing use of (reg 387) in insn 369:
Processing use of (reg 172 [ _62 ]) in insn 367:
Processing use of (reg 13 sp) in insn 371:
Processing use of (reg 100 cc) in insn 362:
  Adding insn 361 to worklist
Processing use of (reg 386 [ RCC_OscInitStruct_226(D)->LSIState ]) in insn 361:
  Adding insn 360 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 360:
Processing use of (reg 100 cc) in insn 356:
  Adding insn 355 to worklist
Processing use of (reg 385) in insn 355:
  Adding insn 354 to worklist
Processing use of (reg 113 [ _1 ]) in insn 354:
Processing use of (reg 380) in insn 344:
  Adding insn 319 to worklist
Processing use of (reg 100 cc) in insn 348:
  Adding insn 347 to worklist
Processing use of (reg 384) in insn 347:
  Adding insn 346 to worklist
Processing use of (reg 168 [ _57 ]) in insn 346:
Processing use of (reg 13 sp) in insn 333:
Processing use of (reg 100 cc) in insn 339:
  Adding insn 338 to worklist
Processing use of (reg 382) in insn 338:
  Adding insn 335 to worklist
Processing use of (reg 166 [ _55 ]) in insn 335:
  Adding insn 334 to worklist
Processing use of (reg 311 [ tickstart ]) in insn 335:
  Adding insn 326 to worklist
Processing use of (reg 0 r0) in insn 326:
Processing use of (reg 0 r0) in insn 334:
Processing use of (reg 380) in insn 320:
Processing use of (reg 165 [ _54 ]) in insn 323:
  Adding insn 321 to worklist
Processing use of (reg 380) in insn 323:
Processing use of (reg 164 [ _53 ]) in insn 321:
Processing use of (reg 13 sp) in insn 325:
Processing use of (reg 370) in insn 306:
  Adding insn 273 to worklist
Processing use of (reg 163 [ _52 ]) in insn 312:
  Adding insn 310 to worklist
Processing use of (reg 370) in insn 312:
Processing use of (reg 376) in insn 310:
  Adding insn 308 to worklist
Processing use of (reg 378) in insn 310:
  Adding insn 309 to worklist
Processing use of (reg 159 [ _48 ]) in insn 309:
Processing use of (reg 377 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ]) in insn 308:
  Adding insn 307 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 307:
Processing use of (reg 370) in insn 298:
Processing use of (reg 100 cc) in insn 302:
  Adding insn 301 to worklist
Processing use of (reg 374) in insn 301:
  Adding insn 300 to worklist
Processing use of (reg 157 [ _46 ]) in insn 300:
Processing use of (reg 13 sp) in insn 287:
Processing use of (reg 100 cc) in insn 293:
  Adding insn 292 to worklist
Processing use of (reg 372) in insn 292:
  Adding insn 289 to worklist
Processing use of (reg 155 [ _44 ]) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 312 [ tickstart ]) in insn 289:
  Adding insn 280 to worklist
Processing use of (reg 0 r0) in insn 280:
Processing use of (reg 0 r0) in insn 288:
Processing use of (reg 370) in insn 274:
Processing use of (reg 154 [ _43 ]) in insn 277:
  Adding insn 275 to worklist
Processing use of (reg 370) in insn 277:
Processing use of (reg 153 [ _42 ]) in insn 275:
Processing use of (reg 13 sp) in insn 279:
Processing use of (reg 100 cc) in insn 270:
  Adding insn 269 to worklist
Processing use of (reg 369 [ RCC_OscInitStruct_226(D)->HSIState ]) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 268:
Processing use of (reg 361) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 149 [ _38 ]) in insn 251:
  Adding insn 249 to worklist
Processing use of (reg 361) in insn 251:
Processing use of (reg 362) in insn 249:
  Adding insn 247 to worklist
Processing use of (reg 364) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 145 [ _34 ]) in insn 248:
Processing use of (reg 363 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ]) in insn 247:
  Adding insn 246 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 246:
Processing use of (reg 13 sp) in insn 256:
Processing use of (reg 0 r0) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 367 [ uwTickPrio ]) in insn 255:
  Adding insn 254 to worklist
Processing use of (reg 366) in insn 254:
  Adding insn 253 to worklist
Processing use of (reg 100 cc) in insn 260:
  Adding insn 259 to worklist
Processing use of (reg 368) in insn 259:
  Adding insn 257 to worklist
Processing use of (reg 0 r0) in insn 257:
Processing use of (reg 100 cc) in insn 240:
  Adding insn 239 to worklist
Processing use of (reg 360 [ RCC_OscInitStruct_226(D)->HSIState ]) in insn 239:
  Adding insn 238 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 238:
Processing use of (reg 358) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 100 cc) in insn 236:
  Adding insn 235 to worklist
Processing use of (reg 359) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 142 [ _31 ]) in insn 234:
Processing use of (reg 100 cc) in insn 228:
  Adding insn 227 to worklist
Processing use of (reg 309 [ temp_sysclksrc ]) in insn 227:
  Adding insn 209 to worklist
Processing use of (reg 140 [ _29 ]) in insn 209:
Processing use of (reg 100 cc) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 357 [ temp_pllckcfg ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 141 [ _30 ]) in insn 219:
Processing use of (reg 355) in insn 208:
  Adding insn 207 to worklist
Processing use of (reg 355) in insn 213:
Processing use of (reg 100 cc) in insn 217:
  Adding insn 216 to worklist
Processing use of (reg 309 [ temp_sysclksrc ]) in insn 216:
Processing use of (reg 100 cc) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 354) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 113 [ _1 ]) in insn 200:
Processing use of (reg 344) in insn 190:
  Adding insn 118 to worklist
Processing use of (reg 100 cc) in insn 194:
  Adding insn 193 to worklist
Processing use of (reg 353) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 137 [ _25 ]) in insn 192:
Processing use of (reg 13 sp) in insn 178:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 351) in insn 184:
  Adding insn 181 to worklist
Processing use of (reg 135 [ _23 ]) in insn 181:
  Adding insn 179 to worklist
Processing use of (reg 307 [ tickstart ]) in insn 181:
  Adding insn 171 to worklist
Processing use of (reg 0 r0) in insn 171:
Processing use of (reg 0 r0) in insn 179:
Processing use of (reg 13 sp) in insn 170:
Processing use of (reg 349) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 100 cc) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 350) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 133 [ _21 ]) in insn 160:
Processing use of (reg 13 sp) in insn 144:
Processing use of (reg 100 cc) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 348) in insn 149:
  Adding insn 146 to worklist
Processing use of (reg 131 [ _19 ]) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 308 [ tickstart ]) in insn 146:
  Adding insn 137 to worklist
Processing use of (reg 0 r0) in insn 137:
Processing use of (reg 0 r0) in insn 145:
Processing use of (reg 13 sp) in insn 136:
Processing use of (reg 344) in insn 119:
Processing use of (reg 128 [ _16 ]) in insn 122:
  Adding insn 120 to worklist
Processing use of (reg 344) in insn 122:
Processing use of (reg 127 [ _15 ]) in insn 120:
Processing use of (reg 344) in insn 125:
Processing use of (reg 130 [ _18 ]) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 344) in insn 128:
Processing use of (reg 129 [ _17 ]) in insn 126:
Processing use of (reg 100 cc) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 120 [ _8 ]) in insn 131:
  Adding insn 79 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 79:
Processing use of (reg 340) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 124 [ _12 ]) in insn 104:
  Adding insn 102 to worklist
Processing use of (reg 340) in insn 104:
Processing use of (reg 123 [ _11 ]) in insn 102:
Processing use of (reg 340) in insn 107:
Processing use of (reg 126 [ _14 ]) in insn 110:
  Adding insn 108 to worklist
Processing use of (reg 340) in insn 110:
Processing use of (reg 125 [ _13 ]) in insn 108:
Processing use of (reg 100 cc) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 120 [ _8 ]) in insn 96:
Processing use of (reg 338) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 122 [ _10 ]) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 338) in insn 88:
Processing use of (reg 121 [ _9 ]) in insn 86:
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 120 [ _8 ]) in insn 80:
Processing use of (reg 100 cc) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 337 [ RCC_OscInitStruct_226(D)->HSEState ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 69:
Processing use of (reg 335) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 100 cc) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 336) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 117 [ _5 ]) in insn 64:
Processing use of (reg 100 cc) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 305 [ temp_sysclksrc ]) in insn 57:
  Adding insn 39 to worklist
Processing use of (reg 115 [ _3 ]) in insn 39:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 334 [ temp_pllckcfg ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 116 [ _4 ]) in insn 49:
Processing use of (reg 332) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 332) in insn 43:
Processing use of (reg 100 cc) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 305 [ temp_sysclksrc ]) in insn 46:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 331) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 113 [ _1 ]) in insn 31:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 330 [ RCC_OscInitStruct ]) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_OscConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={32d,33u} r1={30d} r2={30d} r3={30d} r7={1d,107u} r12={58d} r13={1d,136u} r14={30d} r15={29d} r16={30d} r17={30d} r18={30d} r19={30d} r20={30d} r21={30d} r22={30d} r23={30d} r24={30d} r25={30d} r26={30d} r27={30d} r28={30d} r29={30d} r30={30d} r31={30d} r48={29d} r49={29d} r50={29d} r51={29d} r52={29d} r53={29d} r54={29d} r55={29d} r56={29d} r57={29d} r58={29d} r59={29d} r60={29d} r61={29d} r62={29d} r63={29d} r64={29d} r65={29d} r66={29d} r67={29d} r68={29d} r69={29d} r70={29d} r71={29d} r72={29d} r73={29d} r74={29d} r75={29d} r76={29d} r77={29d} r78={29d} r79={29d} r80={29d} r81={29d} r82={29d} r83={29d} r84={29d} r85={29d} r86={29d} r87={29d} r88={29d} r89={29d} r90={29d} r91={29d} r92={29d} r93={29d} r94={29d} r95={29d} r96={29d} r97={29d} r98={29d} r99={29d} r100={96d,67u} r101={29d} r102={1d,109u} r103={1d,106u} r104={29d} r105={29d} r106={29d} r113={10d,5u} r115={1d,1u} r116={1d,2u} r117={1d,1u} r120={1d,3u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r135={1d,1u} r137={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r145={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r197={1d,1u} r199={1d,3u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r234={1d,4u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r243={1d,1u,1e} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r268={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u,1e} r275={1d,1u} r276={1d,1u} r278={1d,1u} r302={2d,2u} r305={1d,3u} r307={1d,2u} r308={1d,2u} r309={1d,3u} r311={1d,2u} r312={1d,2u} r313={1d,2u} r314={1d,2u} r315={1d} r316={1d,2u} r317={1d,2u} r318={1d,2u} r319={1d,2u} r320={1d,2u} r321={1d,7u} r322={1d,2u} r323={1d,2u} r324={1d,2u} r329={10d,1u} r330={1d,33u} r331={1d,1u} r332={1d,2u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,2u} r340={1d,4u} r344={1d,5u} r348={1d,1u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,2u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,2u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r368={1d,1u} r369={1d,1u} r370={1d,5u} r372={1d,1u} r374={1d,1u} r376={1d,1u} r377={1d,1u} r378={1d,1u} r380={1d,3u} r382={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,3u} r389={1d,1u} r391={1d,1u} r392={1d,3u} r394={1d,1u} r396={1d,1u} r397={1d,1u} r398={1d,4u} r399={1d,1u} r403={1d,4u} r404={1d,1u} r407={1d,1u} r409={1d,1u} r410={1d,2u} r412={1d,4u} r416={1d,5u} r420={1d,1u,1e} r422={1d,1u} r423={1d,1u} r424={1d,1u,1e} r427={1d,1u} r428={1d,2u} r430={1d,1u} r431={1d,1u} r432={1d,3u} r434={1d,1u} r436={1d,1u} r437={1d,3u} r439={1d,1u} r441={1d,1u} r442={1d,18u} r443={1d,1u} r446={1d,1u} r448={1d,1u} r450={1d,1u} r451={1d,1u} r452={1d,1u} r453={1d,1u} r454={1d,1u} r455={1d,1u} r456={1d,1u} r457={1d,1u} r458={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r462={1d,1u} r463={1d,1u} r464={1d,1u} r465={1d,1u} r466={1d,1u} r467={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r471={1d,1u} r472={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r486={1d,1u} r488={1d,1u} r490={1d,1u} r492={1d,1u} r493={1d,1u} r494={1d,1u} r495={1d,1u} r496={1d,1u} r497={1d,1u} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,1u} r509={1d,1u} r510={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r515={1d,1u} r517={1d,1u} r518={1d,1u} 
;;    total ref usage 3644{2709d,931u,4e} in 635{606 regular + 29 call} insns.
(note 15 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 15 3 2 (set (reg/v/f:SI 330 [ RCC_OscInitStruct ])
        (reg:SI 0 r0 [ RCC_OscInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":313:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_OscInitStruct ])
        (nil)))
(note 3 2 17 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 17 3 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":314:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":315:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":316:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":319:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 330 [ RCC_OscInitStruct ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":319:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 68 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":319:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 26)
(code_label 68 22 23 3 24 (nil) [3 uses])
(note 23 68 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 23 26 3 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":321:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 26 8 27 4 18 (nil) [1 uses])
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":325:3 -1
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":328:3 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":328:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 331)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":328:44 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 331)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":328:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 331)
        (nil)))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":328:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 197)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":331:5 -1
     (nil))
(debug_insn 36 35 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":333:5 -1
     (nil))
(insn 37 36 38 5 (set (reg/f:SI 332)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":333:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 5 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 332)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":333:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg/v:SI 305 [ temp_sysclksrc ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":333:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 40 39 41 5 (var_location:SI temp_sysclksrc (reg/v:SI 305 [ temp_sysclksrc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":333:20 -1
     (nil))
(debug_insn 41 40 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":334:5 -1
     (nil))
(insn 43 41 44 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 332)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":334:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 332)
        (nil)))
(debug_insn 44 43 45 5 (var_location:SI temp_pllckcfg (and:SI (reg:SI 116 [ _4 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":334:19 -1
     (nil))
(debug_insn 45 44 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:5 -1
     (nil))
(insn 46 45 47 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 305 [ temp_sysclksrc ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 47 46 48 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 55)
(note 48 47 49 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 6 (set (reg:SI 334 [ temp_pllckcfg ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":334:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 50 49 51 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 334 [ temp_pllckcfg ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:47 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 334 [ temp_pllckcfg ])
        (nil)))
(jump_insn 51 50 55 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 59)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 59)
      ; pc falls through to BB 10
(code_label 55 51 56 7 21 (nil) [1 uses])
(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 305 [ temp_sysclksrc ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:88 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 305 [ temp_sysclksrc ])
        (nil)))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":337:88 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 584545052 (nil)))
 -> 75)
(code_label 59 58 60 8 22 (nil) [1 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:7 -1
     (nil))
(insn 62 61 63 8 (set (reg/f:SI 335)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 8 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 335) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 335)
        (nil)))
(insn 64 63 65 8 (set (reg:SI 336)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 65 64 66 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 336)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 336)
        (nil)))
(jump_insn 66 65 67 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 197)
(note 67 66 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 69 67 70 9 (set (reg:SI 337 [ RCC_OscInitStruct_226(D)->HSEState ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 4 [0x4])) [1 RCC_OscInitStruct_226(D)->HSEState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 337 [ RCC_OscInitStruct_226(D)->HSEState ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:52 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 337 [ RCC_OscInitStruct_226(D)->HSEState ])
        (nil)))
(jump_insn 71 70 75 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":339:52 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 68)
      ; pc falls through to BB 24
(code_label 75 71 76 10 23 (nil) [1 uses])
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(debug_insn 78 77 79 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 79 78 80 10 (set (reg:SI 120 [ _8 ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 4 [0x4])) [1 RCC_OscInitStruct_226(D)->HSEState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _8 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 93)
(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 84 83 85 11 (set (reg/f:SI 338)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 86 11 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 338) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 88 11 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 88 86 89 11 (set (mem/v:SI (reg/f:SI 338) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 338)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(debug_insn 89 88 90 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(debug_insn 90 89 93 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":350:7 -1
     (nil))
      ; pc falls through to BB 15
(code_label 93 90 94 12 25 (nil) [1 uses])
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _8 ])
            (const_int 327680 [0x50000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 115)
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 100 99 101 13 (set (reg/f:SI 340)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 13 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 340) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 13 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 104 102 105 13 (set (mem/v:SI (reg/f:SI 340) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(debug_insn 105 104 107 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 107 105 108 13 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 340) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 110 13 (set (reg:SI 126 [ _14 ])
        (ior:SI (reg:SI 125 [ _13 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 110 108 111 13 (set (mem/v:SI (reg/f:SI 340) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 340)
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(debug_insn 111 110 112 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(debug_insn 112 111 115 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":350:7 -1
     (nil))
      ; pc falls through to BB 15
(code_label 115 112 116 14 27 (nil) [1 uses])
(note 116 115 117 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 118 117 119 14 (set (reg/f:SI 344)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 118 120 14 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 14 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 122 120 123 14 (set (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(debug_insn 123 122 125 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(insn 125 123 126 14 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 14 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 128 126 129 14 (set (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(debug_insn 129 128 130 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":347:7 -1
     (nil))
(debug_insn 130 129 131 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":350:7 -1
     (nil))
(insn 131 130 132 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _8 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":350:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(jump_insn 132 131 133 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":350:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 167)
(code_label 133 132 134 15 26 (nil) [0 uses])
(note 134 133 135 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 135 134 136 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":353:9 -1
     (nil))
(call_insn 136 135 137 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":353:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 137 136 138 15 (set (reg/v:SI 308 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":353:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 138 137 139 15 (var_location:SI tickstart (reg/v:SI 308 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":353:21 -1
     (nil))
(debug_insn 139 138 157 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:9 -1
     (nil))
(insn 157 139 159 15 (set (reg/f:SI 349)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 18
(code_label 159 157 142 16 30 (nil) [1 uses])
(note 142 159 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 143 142 144 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:11 -1
     (nil))
(call_insn 144 143 145 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 145 144 146 16 (set (reg:SI 131 [ _19 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 146 145 149 16 (set (reg:SI 348)
        (minus:SI (reg:SI 131 [ _19 ])
            (reg/v:SI 308 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 149 146 150 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 348)
            (const_int 100 [0x64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 348)
        (nil)))
(jump_insn 150 149 180 16 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 154)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":358:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 154)
(code_label 180 150 151 17 32 (nil) [13 uses])
(note 151 180 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 151 154 17 (set (reg:SI 329 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":360:20 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 154 9 155 18 29 (nil) [1 uses])
(note 155 154 156 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 156 155 158 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:15 -1
     (nil))
(insn 158 156 160 18 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (reg/f:SI 349) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 158 161 18 (set (reg:SI 350)
        (and:SI (reg:SI 133 [ _21 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 161 160 162 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 350)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 350)
        (nil)))
(jump_insn 162 161 163 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":356:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 159)
(note 163 162 164 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 164 163 167 19 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 24
(code_label 167 164 168 20 28 (nil) [1 uses])
(note 168 167 169 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 170 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":367:9 -1
     (nil))
(call_insn 170 169 171 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":367:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 171 170 172 20 (set (reg/v:SI 307 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":367:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 172 171 173 20 (var_location:SI tickstart (reg/v:SI 307 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":367:21 -1
     (nil))
(debug_insn 173 172 191 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:9 -1
     (nil))
      ; pc falls through to BB 22
(code_label 191 173 176 21 33 (nil) [1 uses])
(note 176 191 177 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 177 176 178 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:11 -1
     (nil))
(call_insn 178 177 179 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 179 178 181 21 (set (reg:SI 135 [ _23 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 181 179 184 21 (set (reg:SI 351)
        (minus:SI (reg:SI 135 [ _23 ])
            (reg/v:SI 307 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 184 181 185 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 351)
            (const_int 100 [0x64]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 351)
        (nil)))
(jump_insn 185 184 186 21 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":372:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 186 185 187 22 31 (nil) [0 uses])
(note 187 186 188 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 190 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:15 -1
     (nil))
(insn 190 188 192 22 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (reg/f:SI 344) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 190 193 22 (set (reg:SI 353)
        (and:SI (reg:SI 137 [ _25 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 193 192 194 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 353)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 353)
        (nil)))
(jump_insn 194 193 195 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":370:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 191)
(note 195 194 196 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 23 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 197 196 198 24 20 (nil) [2 uses])
(note 198 197 199 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 199 198 200 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:3 -1
     (nil))
(insn 200 199 201 24 (set (reg:SI 354)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:44 90 {*arm_andsi3_insn}
     (nil))
(insn 201 200 202 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 354)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 354)
        (nil)))
(jump_insn 202 201 203 24 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 351)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":381:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 351)
(note 203 202 204 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 204 203 205 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":384:5 -1
     (nil))
(debug_insn 205 204 206 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":385:5 -1
     (nil))
(debug_insn 206 205 207 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":388:5 -1
     (nil))
(insn 207 206 208 25 (set (reg/f:SI 355)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":388:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 207 209 25 (set (reg:SI 140 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 355)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":388:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 25 (set (reg/v:SI 309 [ temp_sysclksrc ])
        (and:SI (reg:SI 140 [ _29 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":388:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _29 ])
        (nil)))
(debug_insn 210 209 211 25 (var_location:SI temp_sysclksrc (reg/v:SI 309 [ temp_sysclksrc ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":388:20 -1
     (nil))
(debug_insn 211 210 213 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":389:5 -1
     (nil))
(insn 213 211 214 25 (set (reg:SI 141 [ _30 ])
        (mem/v:SI (plus:SI (reg/f:SI 355)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":389:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 355)
        (nil)))
(debug_insn 214 213 215 25 (var_location:SI temp_pllckcfg (and:SI (reg:SI 141 [ _30 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":389:19 -1
     (nil))
(debug_insn 215 214 216 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:5 -1
     (nil))
(insn 216 215 217 25 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 309 [ temp_sysclksrc ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 217 216 218 25 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 225)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 225)
(note 218 217 219 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 219 218 220 26 (set (reg:SI 357 [ temp_pllckcfg ])
        (and:SI (reg:SI 141 [ _30 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":389:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
        (nil)))
(insn 220 219 221 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 357 [ temp_pllckcfg ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:47 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 357 [ temp_pllckcfg ])
        (nil)))
(jump_insn 221 220 225 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 229)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 229)
      ; pc falls through to BB 32
(code_label 225 221 226 27 35 (nil) [1 uses])
(note 226 225 227 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 309 [ temp_sysclksrc ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:88 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 309 [ temp_sysclksrc ])
        (nil)))
(jump_insn 228 227 229 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":390:88 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 584545044 (nil)))
 -> 265)
(code_label 229 228 230 28 36 (nil) [1 uses])
(note 230 229 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:7 -1
     (nil))
(insn 232 231 233 28 (set (reg/f:SI 358)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 28 (set (reg:SI 142 [ _31 ])
        (mem/v:SI (reg/f:SI 358) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 358)
        (nil)))
(insn 234 233 235 28 (set (reg:SI 359)
        (and:SI (reg:SI 142 [ _31 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _31 ])
        (nil)))
(insn 235 234 236 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 359)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 359)
        (nil)))
(jump_insn 236 235 237 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 241)
(note 237 236 238 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 238 237 239 29 (set (reg:SI 360 [ RCC_OscInitStruct_226(D)->HSIState ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 12 [0xc])) [1 RCC_OscInitStruct_226(D)->HSIState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:52 728 {*thumb2_movsi_vfp}
     (nil))
(insn 239 238 240 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 360 [ RCC_OscInitStruct_226(D)->HSIState ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:52 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 360 [ RCC_OscInitStruct_226(D)->HSIState ])
        (nil)))
(jump_insn 240 239 241 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":393:52 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 68)
(code_label 241 240 242 30 38 (nil) [1 uses])
(note 242 241 243 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 243 242 244 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 -1
     (nil))
(insn 244 243 245 30 (set (reg/f:SI 361)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 245 244 246 30 (set (reg:SI 145 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 361)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 30 (set (reg:SI 363 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 16 [0x10])) [1 RCC_OscInitStruct_226(D)->HSICalibrationValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 246 248 30 (set (reg:SI 362)
        (ashift:SI (reg:SI 363 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 363 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
        (nil)))
(insn 248 247 249 30 (set (reg:SI 364)
        (and:SI (reg:SI 145 [ _34 ])
            (const_int -2130706433 [0xffffffff80ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _34 ])
        (nil)))
(insn 249 248 251 30 (set (reg:SI 149 [ _38 ])
        (ior:SI (reg:SI 362)
            (reg:SI 364))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_DEAD (reg:SI 362)
            (nil))))
(insn 251 249 252 30 (set (mem/v:SI (plus:SI (reg/f:SI 361)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])
        (reg:SI 149 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":401:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 361)
        (expr_list:REG_DEAD (reg:SI 149 [ _38 ])
            (nil))))
(debug_insn 252 251 253 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:9 -1
     (nil))
(insn 253 252 254 30 (set (reg/f:SI 366)
        (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 254 253 255 30 (set (reg:SI 367 [ uwTickPrio ])
        (mem/c:SI (reg/f:SI 366) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 366)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>) [1 uwTickPrio+0 S4 A32])
            (nil))))
(insn 255 254 256 30 (set (reg:SI 0 r0)
        (reg:SI 367 [ uwTickPrio ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 367 [ uwTickPrio ])
        (nil)))
(call_insn 256 255 257 30 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 257 256 259 30 (set (reg:SI 368)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 259 257 260 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 368)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 368)
        (nil)))
(jump_insn 260 259 261 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":404:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 68)
(note 261 260 262 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 262 261 265 31 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 41
(code_label 265 262 266 32 37 (nil) [1 uses])
(note 266 265 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":413:7 -1
     (nil))
(insn 268 267 269 32 (set (reg:SI 369 [ RCC_OscInitStruct_226(D)->HSIState ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 12 [0xc])) [1 RCC_OscInitStruct_226(D)->HSIState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":413:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 268 270 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 369 [ RCC_OscInitStruct_226(D)->HSIState ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":413:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 369 [ RCC_OscInitStruct_226(D)->HSIState ])
        (nil)))
(jump_insn 270 269 271 32 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 316)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":413:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 316)
(note 271 270 272 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 273 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":416:9 -1
     (nil))
(insn 273 272 274 33 (set (reg/f:SI 370)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":416:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 274 273 275 33 (set (reg:SI 153 [ _42 ])
        (mem/v:SI (reg/f:SI 370) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":416:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 274 277 33 (set (reg:SI 154 [ _43 ])
        (ior:SI (reg:SI 153 [ _42 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":416:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _42 ])
        (nil)))
(insn 277 275 278 33 (set (mem/v:SI (reg/f:SI 370) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 154 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":416:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ _43 ])
        (nil)))
(debug_insn 278 277 279 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":419:9 -1
     (nil))
(call_insn 279 278 280 33 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":419:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 280 279 281 33 (set (reg/v:SI 312 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":419:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 281 280 282 33 (var_location:SI tickstart (reg/v:SI 312 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":419:21 -1
     (nil))
(debug_insn 282 281 299 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:9 -1
     (nil))
      ; pc falls through to BB 35
(code_label 299 282 285 34 41 (nil) [1 uses])
(note 285 299 286 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 286 285 287 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:11 -1
     (nil))
(call_insn 287 286 288 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 288 287 289 34 (set (reg:SI 155 [ _44 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 289 288 292 34 (set (reg:SI 372)
        (minus:SI (reg:SI 155 [ _44 ])
            (reg/v:SI 312 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _44 ])
        (nil)))
(insn 292 289 293 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 372)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 372)
        (nil)))
(jump_insn 293 292 294 34 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":424:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 294 293 295 35 40 (nil) [0 uses])
(note 295 294 296 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 296 295 298 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:15 -1
     (nil))
(insn 298 296 300 35 (set (reg:SI 157 [ _46 ])
        (mem/v:SI (reg/f:SI 370) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 298 301 35 (set (reg:SI 374)
        (and:SI (reg:SI 157 [ _46 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _46 ])
        (nil)))
(insn 301 300 302 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 374)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 374)
        (nil)))
(jump_insn 302 301 303 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 299)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":422:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 299)
(note 303 302 304 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 306 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 -1
     (nil))
(insn 306 304 307 36 (set (reg:SI 159 [ _48 ])
        (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 308 36 (set (reg:SI 377 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 16 [0x10])) [1 RCC_OscInitStruct_226(D)->HSICalibrationValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 307 309 36 (set (reg:SI 376)
        (ashift:SI (reg:SI 377 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 377 [ RCC_OscInitStruct_226(D)->HSICalibrationValue ])
        (nil)))
(insn 309 308 310 36 (set (reg:SI 378)
        (and:SI (reg:SI 159 [ _48 ])
            (const_int -2130706433 [0xffffffff80ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _48 ])
        (nil)))
(insn 310 309 312 36 (set (reg:SI 163 [ _52 ])
        (ior:SI (reg:SI 376)
            (reg:SI 378))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 378)
        (expr_list:REG_DEAD (reg:SI 376)
            (nil))))
(insn 312 310 313 36 (set (mem/v:SI (plus:SI (reg/f:SI 370)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])
        (reg:SI 163 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":431:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 370)
        (expr_list:REG_DEAD (reg:SI 163 [ _52 ])
            (nil))))
(insn 313 312 316 36 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 41
(code_label 316 313 317 37 39 (nil) [1 uses])
(note 317 316 318 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 317 319 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":436:9 -1
     (nil))
(insn 319 318 320 37 (set (reg/f:SI 380)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":436:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 320 319 321 37 (set (reg:SI 164 [ _53 ])
        (mem/v:SI (reg/f:SI 380) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":436:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 321 320 323 37 (set (reg:SI 165 [ _54 ])
        (and:SI (reg:SI 164 [ _53 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":436:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _53 ])
        (nil)))
(insn 323 321 324 37 (set (mem/v:SI (reg/f:SI 380) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 165 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":436:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _54 ])
        (nil)))
(debug_insn 324 323 325 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":439:9 -1
     (nil))
(call_insn 325 324 326 37 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":439:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 326 325 327 37 (set (reg/v:SI 311 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":439:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 327 326 328 37 (var_location:SI tickstart (reg/v:SI 311 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":439:21 -1
     (nil))
(debug_insn 328 327 345 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:9 -1
     (nil))
      ; pc falls through to BB 39
(code_label 345 328 331 38 43 (nil) [1 uses])
(note 331 345 332 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 332 331 333 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:11 -1
     (nil))
(call_insn 333 332 334 38 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 334 333 335 38 (set (reg:SI 166 [ _55 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 335 334 338 38 (set (reg:SI 382)
        (minus:SI (reg:SI 166 [ _55 ])
            (reg/v:SI 311 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _55 ])
        (nil)))
(insn 338 335 339 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 382)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 382)
        (nil)))
(jump_insn 339 338 340 38 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":444:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 340 339 341 39 42 (nil) [0 uses])
(note 341 340 342 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 342 341 344 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:15 -1
     (nil))
(insn 344 342 346 39 (set (reg:SI 168 [ _57 ])
        (mem/v:SI (reg/f:SI 380) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 346 344 347 39 (set (reg:SI 384)
        (and:SI (reg:SI 168 [ _57 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ _57 ])
        (nil)))
(insn 347 346 348 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 384)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 384)
        (nil)))
(jump_insn 348 347 349 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 345)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":442:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 345)
(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 350 349 351 40 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 351 350 352 41 34 (nil) [1 uses])
(note 352 351 353 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 353 352 354 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:3 -1
     (nil))
(insn 354 353 355 41 (set (reg:SI 385)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:44 90 {*arm_andsi3_insn}
     (nil))
(insn 355 354 356 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 385)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 385)
        (nil)))
(jump_insn 356 355 357 41 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 434)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":453:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 434)
(note 357 356 358 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 358 357 359 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":456:5 -1
     (nil))
(debug_insn 359 358 360 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":459:5 -1
     (nil))
(insn 360 359 361 42 (set (reg:SI 386 [ RCC_OscInitStruct_226(D)->LSIState ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 20 [0x14])) [1 RCC_OscInitStruct_226(D)->LSIState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":459:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 361 360 362 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 386 [ RCC_OscInitStruct_226(D)->LSIState ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":459:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 386 [ RCC_OscInitStruct_226(D)->LSIState ])
        (nil)))
(jump_insn 362 361 363 42 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 399)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":459:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 399)
(note 363 362 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 364 363 365 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":462:7 -1
     (nil))
(insn 365 364 366 43 (set (reg/f:SI 387)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 43 (set (reg:SI 172 [ _62 ])
        (mem/v:SI (plus:SI (reg/f:SI 387)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":462:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 367 366 369 43 (set (reg:SI 173 [ _63 ])
        (ior:SI (reg:SI 172 [ _62 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":462:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _62 ])
        (nil)))
(insn 369 367 370 43 (set (mem/v:SI (plus:SI (reg/f:SI 387)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])
        (reg:SI 173 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":462:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _63 ])
        (nil)))
(debug_insn 370 369 371 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":465:7 -1
     (nil))
(call_insn 371 370 372 43 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":465:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 372 371 373 43 (set (reg/v:SI 314 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":465:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 373 372 374 43 (var_location:SI tickstart (reg/v:SI 314 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":465:19 -1
     (nil))
(debug_insn 374 373 391 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:7 -1
     (nil))
      ; pc falls through to BB 45
(code_label 391 374 377 44 47 (nil) [1 uses])
(note 377 391 378 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 378 377 379 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:9 -1
     (nil))
(call_insn 379 378 380 44 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 380 379 381 44 (set (reg:SI 174 [ _64 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 381 380 384 44 (set (reg:SI 389)
        (minus:SI (reg:SI 174 [ _64 ])
            (reg/v:SI 314 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:28 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174 [ _64 ])
        (nil)))
(insn 384 381 385 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 389)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 389)
        (nil)))
(jump_insn 385 384 386 44 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":470:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 386 385 387 45 46 (nil) [0 uses])
(note 387 386 388 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 388 387 390 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:13 -1
     (nil))
(insn 390 388 392 45 (set (reg:SI 176 [ _66 ])
        (mem/v:SI (plus:SI (reg/f:SI 387)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 392 390 393 45 (set (reg:SI 391)
        (and:SI (reg:SI 176 [ _66 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 176 [ _66 ])
        (nil)))
(insn 393 392 394 45 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 391)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 391)
        (nil)))
(jump_insn 394 393 395 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 391)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":468:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 391)
(note 395 394 396 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 396 395 399 46 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:26 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 51
(code_label 399 396 400 47 45 (nil) [1 uses])
(note 400 399 401 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 401 400 402 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":479:7 -1
     (nil))
(insn 402 401 403 47 (set (reg/f:SI 392)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":479:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 403 402 404 47 (set (reg:SI 178 [ _68 ])
        (mem/v:SI (plus:SI (reg/f:SI 392)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":479:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 404 403 406 47 (set (reg:SI 179 [ _69 ])
        (and:SI (reg:SI 178 [ _68 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":479:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ _68 ])
        (nil)))
(insn 406 404 407 47 (set (mem/v:SI (plus:SI (reg/f:SI 392)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])
        (reg:SI 179 [ _69 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":479:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 179 [ _69 ])
        (nil)))
(debug_insn 407 406 408 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":482:7 -1
     (nil))
(call_insn 408 407 409 47 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":482:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 409 408 410 47 (set (reg/v:SI 313 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":482:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 410 409 411 47 (var_location:SI tickstart (reg/v:SI 313 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":482:19 -1
     (nil))
(debug_insn 411 410 428 47 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:7 -1
     (nil))
      ; pc falls through to BB 49
(code_label 428 411 414 48 49 (nil) [1 uses])
(note 414 428 415 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 415 414 416 48 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:9 -1
     (nil))
(call_insn 416 415 417 48 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 417 416 418 48 (set (reg:SI 180 [ _70 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 418 417 421 48 (set (reg:SI 394)
        (minus:SI (reg:SI 180 [ _70 ])
            (reg/v:SI 313 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ _70 ])
        (nil)))
(insn 421 418 422 48 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 394)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 394)
        (nil)))
(jump_insn 422 421 423 48 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":487:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 423 422 424 49 48 (nil) [0 uses])
(note 424 423 425 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(debug_insn 425 424 427 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:12 -1
     (nil))
(insn 427 425 429 49 (set (reg:SI 182 [ _72 ])
        (mem/v:SI (plus:SI (reg/f:SI 392)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 429 427 430 49 (set (reg:SI 396)
        (and:SI (reg:SI 182 [ _72 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ _72 ])
        (nil)))
(insn 430 429 431 49 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 396)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 396)
        (nil)))
(jump_insn 431 430 432 49 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 428)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":485:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 428)
(note 432 431 433 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 433 432 434 50 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 434 433 435 51 44 (nil) [1 uses])
(note 435 434 436 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 436 435 437 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:3 -1
     (nil))
(insn 437 436 438 51 (set (reg:SI 397)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:44 90 {*arm_andsi3_insn}
     (nil))
(insn 438 437 439 51 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 397)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 397)
        (nil)))
(jump_insn 439 438 440 51 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 657)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":495:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 657)
(note 440 439 441 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(debug_insn 441 440 442 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":497:5 -1
     (nil))
(debug_insn 442 441 443 52 (var_location:QI pwrclkchanged (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":497:22 -1
     (nil))
(debug_insn 443 442 444 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":500:5 -1
     (nil))
(debug_insn 444 443 445 52 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:5 -1
     (nil))
(insn 445 444 446 52 (set (reg/f:SI 398)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 447 52 (set (reg:SI 185 [ _76 ])
        (mem/v:SI (plus:SI (reg/f:SI 398)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 447 446 448 52 (set (reg:SI 399)
        (and:SI (reg:SI 185 [ _76 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ _76 ])
        (nil)))
(insn 448 447 449 52 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 399)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:41 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 399)
        (nil)))
(jump_insn 449 448 450 52 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 988)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":504:41 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 988)
(note 450 449 451 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 451 450 452 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(debug_insn 452 451 453 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(debug_insn 453 452 455 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(insn 455 453 456 53 (set (reg:SI 187 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 398)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 456 455 458 53 (set (reg:SI 188 [ _79 ])
        (ior:SI (reg:SI 187 [ _78 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ _78 ])
        (nil)))
(insn 458 456 459 53 (set (mem/v:SI (plus:SI (reg/f:SI 398)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 188 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188 [ _79 ])
        (nil)))
(debug_insn 459 458 461 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(insn 461 459 462 53 (set (reg:SI 189 [ _80 ])
        (mem/v:SI (plus:SI (reg/f:SI 398)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 398)
        (nil)))
(insn 462 461 463 53 (set (reg:SI 190 [ _81 ])
        (and:SI (reg:SI 189 [ _80 ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ _80 ])
        (nil)))
(insn 463 462 464 53 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 190 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190 [ _81 ])
        (nil)))
(debug_insn 464 463 465 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(insn 465 464 466 53 (set (reg:SI 315 [ vol.3_264 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 315 [ vol.3_264 ])
        (nil)))
(debug_insn 466 465 467 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":506:7 -1
     (nil))
(debug_insn 467 466 468 53 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":507:7 -1
     (nil))
(debug_insn 468 467 4 53 (var_location:QI pwrclkchanged (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":507:21 -1
     (nil))
(insn 4 468 988 53 (set (reg/v:SI 302 [ pwrclkchanged ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":507:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 55
(code_label 988 4 987 54 85 (nil) [1 uses])
(note 987 988 5 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 5 987 469 54 (set (reg/v:SI 302 [ pwrclkchanged ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":497:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 469 5 470 55 51 (nil) [0 uses])
(note 470 469 471 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(debug_insn 471 470 472 55 (var_location:QI pwrclkchanged (subreg:QI (reg/v:SI 302 [ pwrclkchanged ]) 0)) -1
     (nil))
(debug_insn 472 471 473 55 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:5 -1
     (nil))
(insn 473 472 474 55 (set (reg/f:SI 403)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 474 473 475 55 (set (reg:SI 191 [ _82 ])
        (mem/v:SI (reg/f:SI 403) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 475 474 476 55 (set (reg:SI 404)
        (and:SI (reg:SI 191 [ _82 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ _82 ])
        (nil)))
(insn 476 475 477 55 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 404)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 404)
        (nil)))
(jump_insn 477 476 520 55 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 487)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":510:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 487)
(code_label 520 477 478 56 57 (nil) [0 uses])
(note 478 520 479 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 479 478 480 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(debug_insn 480 479 481 56 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 481 480 482 56 (set (reg:SI 199 [ _90 ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 8 [0x8])) [1 RCC_OscInitStruct_226(D)->LSEState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 482 481 483 56 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199 [ _90 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 483 482 487 56 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 524)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 524)
      ; pc falls through to BB 61
(code_label 487 483 488 57 52 (nil) [1 uses])
(note 488 487 489 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 489 488 491 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":513:7 -1
     (nil))
(insn 491 489 492 57 (set (reg:SI 193 [ _84 ])
        (mem/v:SI (reg/f:SI 403) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":513:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 492 491 494 57 (set (reg:SI 194 [ _85 ])
        (ior:SI (reg:SI 193 [ _84 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":513:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ _84 ])
        (nil)))
(insn 494 492 495 57 (set (mem/v:SI (reg/f:SI 403) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 194 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":513:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194 [ _85 ])
        (nil)))
(debug_insn 495 494 496 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":516:7 -1
     (nil))
(call_insn 496 495 497 57 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":516:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 497 496 498 57 (set (reg/v:SI 316 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":516:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 498 497 499 57 (var_location:SI tickstart (reg/v:SI 316 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":516:19 -1
     (nil))
(debug_insn 499 498 516 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:7 -1
     (nil))
      ; pc falls through to BB 59
(code_label 516 499 502 58 56 (nil) [1 uses])
(note 502 516 503 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 503 502 504 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:9 -1
     (nil))
(call_insn 504 503 505 58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 505 504 506 58 (set (reg:SI 195 [ _86 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 506 505 509 58 (set (reg:SI 407)
        (minus:SI (reg:SI 195 [ _86 ])
            (reg/v:SI 316 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:28 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ _86 ])
        (nil)))
(insn 509 506 510 58 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 407)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 407)
        (nil)))
(jump_insn 510 509 511 58 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":520:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 511 510 512 59 55 (nil) [0 uses])
(note 512 511 513 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 513 512 515 59 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:13 -1
     (nil))
(insn 515 513 517 59 (set (reg:SI 197 [ _88 ])
        (mem/v:SI (reg/f:SI 403) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 517 515 518 59 (set (reg:SI 409)
        (and:SI (reg:SI 197 [ _88 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197 [ _88 ])
        (nil)))
(insn 518 517 519 59 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 409)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 409)
        (nil)))
(jump_insn 519 518 524 59 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 516)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":518:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 516)
      ; pc falls through to BB 56
(code_label 524 519 525 60 53 (nil) [1 uses])
(note 525 524 526 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 526 525 527 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 527 526 528 60 (set (reg/f:SI 410)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 528 527 529 60 (set (reg:SI 200 [ _91 ])
        (mem/v:SI (plus:SI (reg/f:SI 410)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 529 528 531 60 (set (reg:SI 201 [ _92 ])
        (ior:SI (reg:SI 200 [ _91 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ _91 ])
        (nil)))
(insn 531 529 532 60 (set (mem/v:SI (plus:SI (reg/f:SI 410)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 201 [ _92 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 410)
        (expr_list:REG_DEAD (reg:SI 201 [ _92 ])
            (nil))))
(debug_insn 532 531 533 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(debug_insn 533 532 537 60 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":531:5 -1
     (nil))
      ; pc falls through to BB 64
(note 537 533 538 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(debug_insn 538 537 539 61 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 539 538 540 61 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199 [ _90 ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 540 539 541 61 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 558)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 558)
(note 541 540 542 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 542 541 543 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 543 542 544 62 (set (reg/f:SI 412)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 544 543 545 62 (set (reg:SI 202 [ _93 ])
        (mem/v:SI (plus:SI (reg/f:SI 412)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 545 544 547 62 (set (reg:SI 203 [ _94 ])
        (ior:SI (reg:SI 202 [ _93 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ _93 ])
        (nil)))
(insn 547 545 548 62 (set (mem/v:SI (plus:SI (reg/f:SI 412)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 203 [ _94 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203 [ _94 ])
        (nil)))
(debug_insn 548 547 550 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 550 548 551 62 (set (reg:SI 204 [ _95 ])
        (mem/v:SI (plus:SI (reg/f:SI 412)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 551 550 553 62 (set (reg:SI 205 [ _96 ])
        (ior:SI (reg:SI 204 [ _95 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ _95 ])
        (nil)))
(insn 553 551 554 62 (set (mem/v:SI (plus:SI (reg/f:SI 412)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 205 [ _96 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 412)
        (expr_list:REG_DEAD (reg:SI 205 [ _96 ])
            (nil))))
(debug_insn 554 553 555 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(debug_insn 555 554 558 62 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":531:5 -1
     (nil))
      ; pc falls through to BB 64
(code_label 558 555 559 63 59 (nil) [1 uses])
(note 559 558 560 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 560 559 561 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 561 560 562 63 (set (reg/f:SI 416)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 562 561 563 63 (set (reg:SI 206 [ _97 ])
        (mem/v:SI (plus:SI (reg/f:SI 416)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 563 562 565 63 (set (reg:SI 207 [ _98 ])
        (and:SI (reg:SI 206 [ _97 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206 [ _97 ])
        (nil)))
(insn 565 563 566 63 (set (mem/v:SI (plus:SI (reg/f:SI 416)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 207 [ _98 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 207 [ _98 ])
        (nil)))
(debug_insn 566 565 568 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(insn 568 566 569 63 (set (reg:SI 208 [ _99 ])
        (mem/v:SI (plus:SI (reg/f:SI 416)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 569 568 571 63 (set (reg:SI 209 [ _100 ])
        (and:SI (reg:SI 208 [ _99 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ _99 ])
        (nil)))
(insn 571 569 572 63 (set (mem/v:SI (plus:SI (reg/f:SI 416)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 209 [ _100 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 209 [ _100 ])
        (nil)))
(debug_insn 572 571 573 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":528:5 -1
     (nil))
(debug_insn 573 572 574 63 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":531:5 -1
     (nil))
(insn 574 573 575 63 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199 [ _90 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":531:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ _90 ])
        (nil)))
(jump_insn 575 574 576 63 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 611)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":531:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 611)
(code_label 576 575 577 64 58 (nil) [0 uses])
(note 577 576 578 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(debug_insn 578 577 579 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":534:7 -1
     (nil))
(call_insn 579 578 580 64 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":534:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 580 579 581 64 (set (reg/v:SI 318 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":534:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 581 580 582 64 (var_location:SI tickstart (reg/v:SI 318 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":534:19 -1
     (nil))
(debug_insn 582 581 598 64 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:7 -1
     (nil))
(insn 598 582 592 64 (set (reg/f:SI 422)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 592 598 600 64 (set (reg:SI 517)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 66
(code_label 600 592 585 65 62 (nil) [1 uses])
(note 585 600 586 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 586 585 587 65 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:9 -1
     (nil))
(call_insn 587 586 588 65 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 588 587 589 65 (set (reg:SI 210 [ _101 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 589 588 593 65 (set (reg:SI 420)
        (minus:SI (reg:SI 210 [ _101 ])
            (reg/v:SI 318 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 210 [ _101 ])
        (nil)))
(insn 593 589 594 65 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 420)
            (reg:SI 517))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 420)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 420)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 594 593 595 65 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":539:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 595 594 596 66 61 (nil) [0 uses])
(note 596 595 597 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 597 596 599 66 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:13 -1
     (nil))
(insn 599 597 601 66 (set (reg:SI 212 [ _103 ])
        (mem/v:SI (plus:SI (reg/f:SI 422)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 601 599 602 66 (set (reg:SI 423)
        (and:SI (reg:SI 212 [ _103 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ _103 ])
        (nil)))
(insn 602 601 603 66 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 423)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(jump_insn 603 602 639 66 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 600)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":537:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 600)
(code_label 639 603 604 67 67 (nil) [0 uses])
(note 604 639 605 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 605 604 606 67 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":561:5 -1
     (nil))
(insn 606 605 607 67 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 302 [ pwrclkchanged ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":561:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 302 [ pwrclkchanged ])
        (nil)))
(jump_insn 607 606 611 67 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 648)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":561:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 648)
      ; pc falls through to BB 71
(code_label 611 607 612 68 60 (nil) [1 uses])
(note 612 611 613 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 613 612 614 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":548:7 -1
     (nil))
(call_insn 614 613 615 68 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":548:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 615 614 616 68 (set (reg/v:SI 317 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":548:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 616 615 617 68 (var_location:SI tickstart (reg/v:SI 317 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":548:19 -1
     (nil))
(debug_insn 617 616 627 68 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:7 -1
     (nil))
(insn 627 617 635 68 (set (reg:SI 518)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:11 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 70
(code_label 635 627 620 69 66 (nil) [1 uses])
(note 620 635 621 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 621 620 622 69 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:9 -1
     (nil))
(call_insn 622 621 623 69 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 623 622 624 69 (set (reg:SI 214 [ _105 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 624 623 628 69 (set (reg:SI 424)
        (minus:SI (reg:SI 214 [ _105 ])
            (reg/v:SI 317 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ _105 ])
        (nil)))
(insn 628 624 629 69 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 424)
            (reg:SI 518))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 424)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 424)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 629 628 630 69 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":553:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 630 629 631 70 65 (nil) [0 uses])
(note 631 630 632 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(debug_insn 632 631 634 70 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:13 -1
     (nil))
(insn 634 632 636 70 (set (reg:SI 216 [ _107 ])
        (mem/v:SI (plus:SI (reg/f:SI 416)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 636 634 637 70 (set (reg:SI 427)
        (and:SI (reg:SI 216 [ _107 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ _107 ])
        (nil)))
(insn 637 636 638 70 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 427)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:13 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 427)
        (nil)))
(jump_insn 638 637 644 70 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 635)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":551:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 635)
      ; pc falls through to BB 67
(note 644 638 645 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 645 644 648 71 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:25 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 73
(code_label 648 645 649 72 63 (nil) [1 uses])
(note 649 648 650 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(debug_insn 650 649 651 72 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":563:7 -1
     (nil))
(insn 651 650 652 72 (set (reg/f:SI 428)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":563:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 652 651 653 72 (set (reg:SI 218 [ _109 ])
        (mem/v:SI (plus:SI (reg/f:SI 428)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":563:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 653 652 655 72 (set (reg:SI 219 [ _110 ])
        (and:SI (reg:SI 218 [ _109 ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":563:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ _109 ])
        (nil)))
(insn 655 653 656 72 (set (mem/v:SI (plus:SI (reg/f:SI 428)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 219 [ _110 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":563:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 428)
        (expr_list:REG_DEAD (reg:SI 219 [ _110 ])
            (nil))))
(insn 656 655 657 72 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_226(D)->OscillatorType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:25 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 657 656 658 73 50 (nil) [1 uses])
(note 658 657 659 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(debug_insn 659 658 660 73 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:3 -1
     (nil))
(insn 660 659 661 73 (set (reg:SI 430)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 661 660 662 73 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 430)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 430)
        (nil)))
(jump_insn 662 661 711 73 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 672)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":568:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 672)
(code_label 711 662 663 74 74 (nil) [0 uses])
(note 663 711 664 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(debug_insn 664 663 665 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":612:3 -1
     (nil))
(debug_insn 665 664 666 74 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":614:3 -1
     (nil))
(insn 666 665 667 74 (set (reg:SI 234 [ _126 ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 28 [0x1c])) [1 RCC_OscInitStruct_226(D)->PLL.PLLState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":614:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 667 666 668 74 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 234 [ _126 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":614:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 668 667 672 74 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 755)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":614:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 755)
      ; pc falls through to BB 82
(code_label 672 668 673 75 68 (nil) [1 uses])
(note 673 672 674 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(debug_insn 674 673 675 75 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":571:5 -1
     (nil))
(debug_insn 675 674 676 75 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":574:5 -1
     (nil))
(insn 676 675 677 75 (set (reg:SI 431 [ RCC_OscInitStruct_226(D)->HSI48State ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 24 [0x18])) [1 RCC_OscInitStruct_226(D)->HSI48State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":574:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 677 676 678 75 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 431 [ RCC_OscInitStruct_226(D)->HSI48State ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":574:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 431 [ RCC_OscInitStruct_226(D)->HSI48State ])
        (nil)))
(jump_insn 678 677 679 75 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 715)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":574:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 715)
(note 679 678 680 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(debug_insn 680 679 681 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":577:7 -1
     (nil))
(insn 681 680 682 76 (set (reg/f:SI 432)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":577:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 682 681 683 76 (set (reg:SI 222 [ _114 ])
        (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":577:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 683 682 685 76 (set (reg:SI 223 [ _115 ])
        (ior:SI (reg:SI 222 [ _114 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":577:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ _114 ])
        (nil)))
(insn 685 683 686 76 (set (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])
        (reg:SI 223 [ _115 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":577:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 223 [ _115 ])
        (nil)))
(debug_insn 686 685 687 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":580:7 -1
     (nil))
(call_insn 687 686 688 76 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":580:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 688 687 689 76 (set (reg/v:SI 320 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":580:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 689 688 690 76 (var_location:SI tickstart (reg/v:SI 320 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":580:19 -1
     (nil))
(debug_insn 690 689 707 76 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:7 -1
     (nil))
      ; pc falls through to BB 78
(code_label 707 690 693 77 73 (nil) [1 uses])
(note 693 707 694 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(debug_insn 694 693 695 77 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:9 -1
     (nil))
(call_insn 695 694 696 77 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 696 695 697 77 (set (reg:SI 224 [ _116 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 697 696 700 77 (set (reg:SI 434)
        (minus:SI (reg:SI 224 [ _116 ])
            (reg/v:SI 320 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ _116 ])
        (nil)))
(insn 700 697 701 77 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 434)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 434)
        (nil)))
(jump_insn 701 700 702 77 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":585:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 702 701 703 78 72 (nil) [0 uses])
(note 703 702 704 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(debug_insn 704 703 706 78 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:12 -1
     (nil))
(insn 706 704 708 78 (set (reg:SI 226 [ _118 ])
        (mem/v:SI (plus:SI (reg/f:SI 432)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 708 706 709 78 (set (reg:SI 436)
        (and:SI (reg:SI 226 [ _118 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ _118 ])
        (nil)))
(insn 709 708 710 78 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 436)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 436)
        (nil)))
(jump_insn 710 709 715 78 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 707)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":583:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 707)
      ; pc falls through to BB 74
(code_label 715 710 716 79 71 (nil) [1 uses])
(note 716 715 717 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(debug_insn 717 716 718 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":594:7 -1
     (nil))
(insn 718 717 719 79 (set (reg/f:SI 437)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 719 718 720 79 (set (reg:SI 228 [ _120 ])
        (mem/v:SI (plus:SI (reg/f:SI 437)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":594:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 720 719 722 79 (set (reg:SI 229 [ _121 ])
        (and:SI (reg:SI 228 [ _120 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":594:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 228 [ _120 ])
        (nil)))
(insn 722 720 723 79 (set (mem/v:SI (plus:SI (reg/f:SI 437)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])
        (reg:SI 229 [ _121 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":594:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229 [ _121 ])
        (nil)))
(debug_insn 723 722 724 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":597:7 -1
     (nil))
(call_insn 724 723 725 79 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":597:19 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 725 724 726 79 (set (reg/v:SI 319 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":597:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 726 725 727 79 (var_location:SI tickstart (reg/v:SI 319 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":597:19 -1
     (nil))
(debug_insn 727 726 744 79 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:7 -1
     (nil))
      ; pc falls through to BB 81
(code_label 744 727 730 80 76 (nil) [1 uses])
(note 730 744 731 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(debug_insn 731 730 732 80 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:9 -1
     (nil))
(call_insn 732 731 733 80 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 733 732 734 80 (set (reg:SI 230 [ _122 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 734 733 737 80 (set (reg:SI 439)
        (minus:SI (reg:SI 230 [ _122 ])
            (reg/v:SI 319 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230 [ _122 ])
        (nil)))
(insn 737 734 738 80 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 439)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 439)
        (nil)))
(jump_insn 738 737 739 80 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":602:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 739 738 740 81 75 (nil) [0 uses])
(note 740 739 741 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(debug_insn 741 740 743 81 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:12 -1
     (nil))
(insn 743 741 745 81 (set (reg:SI 232 [ _124 ])
        (mem/v:SI (plus:SI (reg/f:SI 437)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 745 743 746 81 (set (reg:SI 441)
        (and:SI (reg:SI 232 [ _124 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232 [ _124 ])
        (nil)))
(insn 746 745 747 81 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 441)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 441)
        (nil)))
(jump_insn 747 746 751 81 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 744)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":600:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 744)
      ; pc falls through to BB 74
(code_label 751 747 752 82 70 (nil) [0 uses])
(note 752 751 7 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 7 752 755 82 (set (reg:SI 329 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":716:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 755 7 756 83 69 (nil) [1 uses])
(note 756 755 757 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(debug_insn 757 756 758 83 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:5 -1
     (nil))
(insn 758 757 759 83 (set (reg/f:SI 442)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 759 758 760 83 (set (reg:SI 235 [ _127 ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 760 759 761 83 (set (reg:SI 443)
        (and:SI (reg:SI 235 [ _127 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ _127 ])
        (nil)))
(insn 761 760 762 83 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 443)
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 443)
        (nil)))
(jump_insn 762 761 763 83 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 924)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":617:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 924)
(note 763 762 764 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(debug_insn 764 763 765 84 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":619:7 -1
     (nil))
(insn 765 764 766 84 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 234 [ _126 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":619:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 234 [ _126 ])
        (nil)))
(jump_insn 766 765 767 84 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 875)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":619:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 875)
(note 767 766 768 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(debug_insn 768 767 769 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":622:9 -1
     (nil))
(debug_insn 769 768 770 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":623:9 -1
     (nil))
(debug_insn 770 769 771 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":624:9 -1
     (nil))
(debug_insn 771 770 772 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":625:9 -1
     (nil))
(debug_insn 772 771 773 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":626:9 -1
     (nil))
(debug_insn 773 772 774 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":627:9 -1
     (nil))
(debug_insn 774 773 776 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":630:9 -1
     (nil))
(insn 776 774 777 85 (set (reg:SI 237 [ _129 ])
        (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":630:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 777 776 779 85 (set (reg:SI 238 [ _130 ])
        (and:SI (reg:SI 237 [ _129 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":630:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ _129 ])
        (nil)))
(insn 779 777 780 85 (set (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 238 [ _130 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":630:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 238 [ _130 ])
        (nil)))
(debug_insn 780 779 781 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":633:9 -1
     (nil))
(call_insn 781 780 782 85 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":633:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 782 781 783 85 (set (reg/v:SI 323 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":633:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 783 782 784 85 (var_location:SI tickstart (reg/v:SI 323 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":633:21 -1
     (nil))
(debug_insn 784 783 801 85 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:9 -1
     (nil))
      ; pc falls through to BB 87
(code_label 801 784 787 86 80 (nil) [1 uses])
(note 787 801 788 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(debug_insn 788 787 789 86 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:11 -1
     (nil))
(call_insn 789 788 790 86 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 790 789 791 86 (set (reg:SI 239 [ _131 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 791 790 794 86 (set (reg:SI 446)
        (minus:SI (reg:SI 239 [ _131 ])
            (reg/v:SI 323 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239 [ _131 ])
        (nil)))
(insn 794 791 795 86 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 446)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 446)
        (nil)))
(jump_insn 795 794 796 86 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":638:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 796 795 797 87 79 (nil) [0 uses])
(note 797 796 798 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(debug_insn 798 797 800 87 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:15 -1
     (nil))
(insn 800 798 802 87 (set (reg:SI 241 [ _133 ])
        (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 802 800 803 87 (set (reg:SI 448)
        (and:SI (reg:SI 241 [ _133 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241 [ _133 ])
        (nil)))
(insn 803 802 804 87 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 448)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 448)
        (nil)))
(jump_insn 804 803 805 87 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 801)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":636:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 801)
(note 805 804 806 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(debug_insn 806 805 808 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 -1
     (nil))
(insn 808 806 809 88 (set (reg:SI 243 [ _135 ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 809 808 810 88 (set (reg:SI 450)
        (const_int 27230220 [0x19f800c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 810 809 811 88 (set (reg:SI 451)
        (and:SI (reg:SI 243 [ _135 ])
            (reg:SI 450))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 450)
        (expr_list:REG_DEAD (reg:SI 243 [ _135 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 243 [ _135 ])
                    (const_int 27230220 [0x19f800c]))
                (nil)))))
(insn 811 810 812 88 (set (reg:SI 453 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 32 [0x20])) [1 RCC_OscInitStruct_226(D)->PLL.PLLSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 812 811 813 88 (set (reg:SI 452)
        (ior:SI (reg:SI 451)
            (reg:SI 453 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 453 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ])
        (expr_list:REG_DEAD (reg:SI 451)
            (nil))))
(insn 813 812 814 88 (set (reg:SI 455 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 40 [0x28])) [1 RCC_OscInitStruct_226(D)->PLL.PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 814 813 815 88 (set (reg:SI 454)
        (ashift:SI (reg:SI 455 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 455 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
        (nil)))
(insn 815 814 816 88 (set (reg:SI 456)
        (ior:SI (reg:SI 452)
            (reg:SI 454))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 454)
        (expr_list:REG_DEAD (reg:SI 452)
            (nil))))
(insn 816 815 817 88 (set (reg:SI 458 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 44 [0x2c])) [1 RCC_OscInitStruct_226(D)->PLL.PLLP+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 817 816 818 88 (set (reg:SI 457)
        (ashift:SI (reg:SI 458 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
            (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 458 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
        (nil)))
(insn 818 817 819 88 (set (reg:SI 459)
        (ior:SI (reg:SI 456)
            (reg:SI 457))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 457)
        (expr_list:REG_DEAD (reg:SI 456)
            (nil))))
(insn 819 818 820 88 (set (reg:SI 461 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 36 [0x24])) [1 RCC_OscInitStruct_226(D)->PLL.PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 820 819 821 88 (set (reg:SI 460)
        (plus:SI (reg:SI 461 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 461 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
        (nil)))
(insn 821 820 822 88 (set (reg:SI 462)
        (ashift:SI (reg:SI 460)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 460)
        (nil)))
(insn 822 821 823 88 (set (reg:SI 463)
        (ior:SI (reg:SI 459)
            (reg:SI 462))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 462)
        (expr_list:REG_DEAD (reg:SI 459)
            (nil))))
(insn 823 822 824 88 (set (reg:SI 465 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 48 [0x30])) [1 RCC_OscInitStruct_226(D)->PLL.PLLQ+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 824 823 825 88 (set (reg:SI 464)
        (lshiftrt:SI (reg:SI 465 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 465 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
        (nil)))
(insn 825 824 826 88 (set (reg:SI 466)
        (plus:SI (reg:SI 464)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 464)
        (nil)))
(insn 826 825 827 88 (set (reg:SI 467)
        (ashift:SI (reg:SI 466)
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 466)
        (nil)))
(insn 827 826 828 88 (set (reg:SI 468)
        (ior:SI (reg:SI 463)
            (reg:SI 467))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 467)
        (expr_list:REG_DEAD (reg:SI 463)
            (nil))))
(insn 828 827 829 88 (set (reg:SI 470 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 52 [0x34])) [1 RCC_OscInitStruct_226(D)->PLL.PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 330 [ RCC_OscInitStruct ])
        (nil)))
(insn 829 828 830 88 (set (reg:SI 469)
        (lshiftrt:SI (reg:SI 470 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 470 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
        (nil)))
(insn 830 829 831 88 (set (reg:SI 471)
        (plus:SI (reg:SI 469)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 469)
        (nil)))
(insn 831 830 832 88 (set (reg:SI 472)
        (ashift:SI (reg:SI 471)
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 471)
        (nil)))
(insn 832 831 834 88 (set (reg:SI 261 [ _158 ])
        (ior:SI (reg:SI 468)
            (reg:SI 472))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 472)
        (expr_list:REG_DEAD (reg:SI 468)
            (nil))))
(insn 834 832 835 88 (set (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 261 [ _158 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":645:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 261 [ _158 ])
        (nil)))
(debug_insn 835 834 837 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":653:9 -1
     (nil))
(insn 837 835 838 88 (set (reg:SI 262 [ _159 ])
        (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":653:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 838 837 840 88 (set (reg:SI 263 [ _160 ])
        (ior:SI (reg:SI 262 [ _159 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":653:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 262 [ _159 ])
        (nil)))
(insn 840 838 841 88 (set (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 263 [ _160 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":653:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 263 [ _160 ])
        (nil)))
(debug_insn 841 840 843 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":656:10 -1
     (nil))
(insn 843 841 844 88 (set (reg:SI 264 [ _161 ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":656:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 844 843 846 88 (set (reg:SI 265 [ _162 ])
        (ior:SI (reg:SI 264 [ _161 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":656:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 264 [ _161 ])
        (nil)))
(insn 846 844 847 88 (set (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 265 [ _162 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":656:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 442)
        (expr_list:REG_DEAD (reg:SI 265 [ _162 ])
            (nil))))
(debug_insn 847 846 848 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":659:9 -1
     (nil))
(call_insn 848 847 849 88 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":659:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 849 848 850 88 (set (reg/v:SI 324 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":659:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 850 849 851 88 (var_location:SI tickstart (reg/v:SI 324 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":659:21 -1
     (nil))
(debug_insn 851 850 866 88 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:9 -1
     (nil))
(insn 866 851 868 88 (set (reg/f:SI 479)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 90
(code_label 868 866 854 89 82 (nil) [1 uses])
(note 854 868 855 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(debug_insn 855 854 856 89 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:11 -1
     (nil))
(call_insn 856 855 857 89 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 857 856 858 89 (set (reg:SI 266 [ _163 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 858 857 861 89 (set (reg:SI 478)
        (minus:SI (reg:SI 266 [ _163 ])
            (reg/v:SI 324 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 266 [ _163 ])
        (nil)))
(insn 861 858 862 89 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 478)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 478)
        (nil)))
(jump_insn 862 861 863 89 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":664:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 863 862 864 90 81 (nil) [0 uses])
(note 864 863 865 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(debug_insn 865 864 867 90 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:15 -1
     (nil))
(insn 867 865 869 90 (set (reg:SI 268 [ _165 ])
        (mem/v:SI (reg/f:SI 479) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 869 867 870 90 (set (reg:SI 480)
        (and:SI (reg:SI 268 [ _165 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 268 [ _165 ])
        (nil)))
(insn 870 869 871 90 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 480)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 480)
        (nil)))
(jump_insn 871 870 875 90 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 868)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":662:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 868)
      ; pc falls through to BB 82
(code_label 875 871 876 91 78 (nil) [1 uses])
(note 876 875 877 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(debug_insn 877 876 879 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":673:9 -1
     (nil))
(insn 879 877 880 91 (set (reg:SI 270 [ _167 ])
        (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":673:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 880 879 882 91 (set (reg:SI 271 [ _168 ])
        (and:SI (reg:SI 270 [ _167 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":673:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 270 [ _167 ])
        (nil)))
(insn 882 880 883 91 (set (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 271 [ _168 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":673:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 271 [ _168 ])
        (nil)))
(debug_insn 883 882 885 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":676:11 -1
     (nil))
(insn 885 883 886 91 (set (reg:SI 272 [ _169 ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":676:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 886 885 888 91 (set (reg:SI 273 [ _170 ])
        (and:SI (reg:SI 272 [ _169 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":676:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 272 [ _169 ])
        (nil)))
(insn 888 886 889 91 (set (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 273 [ _170 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":676:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 273 [ _170 ])
        (nil)))
(debug_insn 889 888 891 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":677:9 -1
     (nil))
(insn 891 889 892 91 (set (reg:SI 274 [ _171 ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":677:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 892 891 893 91 (set (reg:SI 486)
        (const_int -17891329 [0xfffffffffeeeffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":677:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 893 892 895 91 (set (reg:SI 275 [ _172 ])
        (and:SI (reg:SI 274 [ _171 ])
            (reg:SI 486))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":677:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 486)
        (expr_list:REG_DEAD (reg:SI 274 [ _171 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 274 [ _171 ])
                    (const_int -17891329 [0xfffffffffeeeffff]))
                (nil)))))
(insn 895 893 896 91 (set (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])
        (reg:SI 275 [ _172 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":677:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 275 [ _172 ])
        (nil)))
(debug_insn 896 895 897 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":680:9 -1
     (nil))
(call_insn 897 896 898 91 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":680:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 898 897 899 91 (set (reg/v:SI 322 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":680:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 899 898 900 91 (var_location:SI tickstart (reg/v:SI 322 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":680:21 -1
     (nil))
(debug_insn 900 899 917 91 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:9 -1
     (nil))
      ; pc falls through to BB 93
(code_label 917 900 903 92 84 (nil) [1 uses])
(note 903 917 904 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(debug_insn 904 903 905 92 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:11 -1
     (nil))
(call_insn 905 904 906 92 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:16 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 906 905 907 92 (set (reg:SI 276 [ _173 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 907 906 910 92 (set (reg:SI 488)
        (minus:SI (reg:SI 276 [ _173 ])
            (reg/v:SI 322 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:30 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 276 [ _173 ])
        (nil)))
(insn 910 907 911 92 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 488)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:14 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 488)
        (nil)))
(jump_insn 911 910 912 92 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":685:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 180)
(code_label 912 911 913 93 83 (nil) [0 uses])
(note 913 912 914 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(debug_insn 914 913 916 93 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:15 -1
     (nil))
(insn 916 914 918 93 (set (reg:SI 278 [ _175 ])
        (mem/v:SI (reg/f:SI 442) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 918 916 919 93 (set (reg:SI 490)
        (and:SI (reg:SI 278 [ _175 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 278 [ _175 ])
        (nil)))
(insn 919 918 920 93 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 490)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:15 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 490)
        (nil)))
(jump_insn 920 919 924 93 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 917)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":683:15 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 917)
      ; pc falls through to BB 82
(code_label 924 920 925 94 77 (nil) [1 uses])
(note 925 924 926 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(debug_insn 926 925 927 94 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":695:7 -1
     (nil))
(insn 927 926 928 94 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 234 [ _126 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":695:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 928 927 929 94 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 992)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":695:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 225163668 (nil)))
 -> 992)
(note 929 928 930 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(debug_insn 930 929 932 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":702:7 -1
     (nil))
(insn 932 930 933 95 (set (reg/v:SI 321 [ temp_pllckcfg ])
        (mem/v:SI (plus:SI (reg/f:SI 442)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":702:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 442)
        (nil)))
(debug_insn 933 932 934 95 (var_location:SI temp_pllckcfg (reg/v:SI 321 [ temp_pllckcfg ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":702:21 -1
     (nil))
(debug_insn 934 933 935 95 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:7 -1
     (nil))
(insn 935 934 936 95 (set (reg:SI 492)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:11 90 {*arm_andsi3_insn}
     (nil))
(insn 936 935 937 95 (set (reg:SI 493 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 32 [0x20])) [1 RCC_OscInitStruct_226(D)->PLL.PLLSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 937 936 938 95 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 492)
            (reg:SI 493 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 493 [ RCC_OscInitStruct_226(D)->PLL.PLLSource ])
        (expr_list:REG_DEAD (reg:SI 492)
            (nil))))
(jump_insn 938 937 939 95 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 996)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 996)
(note 939 938 940 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 940 939 941 96 (set (reg:SI 494)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int 240 [0xf0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:11 90 {*arm_andsi3_insn}
     (nil))
(insn 941 940 942 96 (set (reg:SI 496 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 36 [0x24])) [1 RCC_OscInitStruct_226(D)->PLL.PLLM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:88 728 {*thumb2_movsi_vfp}
     (nil))
(insn 942 941 943 96 (set (reg:SI 495)
        (plus:SI (reg:SI 496 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:88 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 496 [ RCC_OscInitStruct_226(D)->PLL.PLLM ])
        (nil)))
(insn 943 942 944 96 (set (reg:SI 497)
        (ashift:SI (reg:SI 495)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:94 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 495)
        (nil)))
(insn 944 943 945 96 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 494)
            (reg:SI 497))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:92 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 497)
        (expr_list:REG_DEAD (reg:SI 494)
            (nil))))
(jump_insn 945 944 946 96 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1000)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":703:92 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1000)
(note 946 945 947 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 947 946 948 97 (set (reg:SI 498)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int 32512 [0x7f00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":705:11 90 {*arm_andsi3_insn}
     (nil))
(insn 948 947 949 97 (set (reg:SI 500 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 40 [0x28])) [1 RCC_OscInitStruct_226(D)->PLL.PLLN+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":705:87 728 {*thumb2_movsi_vfp}
     (nil))
(insn 949 948 950 97 (set (reg:SI 499)
        (ashift:SI (reg:SI 500 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":705:87 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 500 [ RCC_OscInitStruct_226(D)->PLL.PLLN ])
        (nil)))
(insn 950 949 951 97 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 498)
            (reg:SI 499))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:120 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 499)
        (expr_list:REG_DEAD (reg:SI 498)
            (nil))))
(jump_insn 951 950 952 97 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1004)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":704:120 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1004)
(note 952 951 953 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 953 952 954 98 (set (reg:SI 501)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":706:11 90 {*arm_andsi3_insn}
     (nil))
(insn 954 953 955 98 (set (reg:SI 503 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 44 [0x2c])) [1 RCC_OscInitStruct_226(D)->PLL.PLLP+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":706:90 728 {*thumb2_movsi_vfp}
     (nil))
(insn 955 954 956 98 (set (reg:SI 502)
        (ashift:SI (reg:SI 503 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
            (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":706:90 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 503 [ RCC_OscInitStruct_226(D)->PLL.PLLP ])
        (nil)))
(insn 956 955 957 98 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 501)
            (reg:SI 502))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":705:113 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 502)
        (expr_list:REG_DEAD (reg:SI 501)
            (nil))))
(jump_insn 957 956 958 98 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1008)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":705:113 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1008)
(note 958 957 959 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 959 958 960 99 (set (reg:SI 504)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int 6291456 [0x600000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:11 90 {*arm_andsi3_insn}
     (nil))
(insn 960 959 961 99 (set (reg:SI 506 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 48 [0x30])) [1 RCC_OscInitStruct_226(D)->PLL.PLLQ+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:89 728 {*thumb2_movsi_vfp}
     (nil))
(insn 961 960 962 99 (set (reg:SI 505)
        (lshiftrt:SI (reg:SI 506 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:89 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 506 [ RCC_OscInitStruct_226(D)->PLL.PLLQ ])
        (nil)))
(insn 962 961 963 99 (set (reg:SI 507)
        (plus:SI (reg:SI 505)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:96 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 505)
        (nil)))
(insn 963 962 964 99 (set (reg:SI 508)
        (ashift:SI (reg:SI 507)
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:102 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 507)
        (nil)))
(insn 964 963 965 99 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 504)
            (reg:SI 508))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":706:119 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 508)
        (expr_list:REG_DEAD (reg:SI 504)
            (nil))))
(jump_insn 965 964 966 99 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 1012)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":706:119 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 1012)
(note 966 965 967 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 967 966 968 100 (set (reg:SI 510 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
        (mem:SI (plus:SI (reg/v/f:SI 330 [ RCC_OscInitStruct ])
                (const_int 52 [0x34])) [1 RCC_OscInitStruct_226(D)->PLL.PLLR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":708:89 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 330 [ RCC_OscInitStruct ])
        (nil)))
(insn 968 967 969 100 (set (reg:SI 509)
        (lshiftrt:SI (reg:SI 510 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":708:89 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 510 [ RCC_OscInitStruct_226(D)->PLL.PLLR ])
        (nil)))
(insn 969 968 970 100 (set (reg:SI 511)
        (plus:SI (reg:SI 509)
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":708:96 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 509)
        (nil)))
(insn 970 969 971 100 (set (reg:SI 512)
        (ashift:SI (reg:SI 511)
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":708:102 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 511)
        (nil)))
(insn 971 970 972 100 (set (reg:SI 513)
        (and:SI (reg/v:SI 321 [ temp_pllckcfg ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":708:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 321 [ temp_pllckcfg ])
        (nil)))
(insn 972 971 973 100 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 512)
            (reg:SI 513))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:128 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 513)
        (expr_list:REG_DEAD (reg:SI 512)
            (nil))))
(insn 973 972 975 100 (set (reg:SI 515)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":707:128 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 975 973 992 100 (set (reg:SI 329 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 515) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 515)
        (nil)))
      ; pc falls through to BB 107
(code_label 992 975 991 101 86 (nil) [1 uses])
(note 991 992 10 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 10 991 996 101 (set (reg:SI 329 [ <retval> ])
        (reg:SI 234 [ _126 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 234 [ _126 ])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
      ; pc falls through to BB 107
(code_label 996 10 995 102 87 (nil) [1 uses])
(note 995 996 6 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 6 995 1000 102 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 1000 6 999 103 88 (nil) [1 uses])
(note 999 1000 13 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 13 999 1004 103 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 1004 13 1003 104 89 (nil) [1 uses])
(note 1003 1004 12 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 12 1003 1008 104 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 1008 12 1007 105 90 (nil) [1 uses])
(note 1007 1008 11 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 11 1007 1012 105 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 107
(code_label 1012 11 1011 106 91 (nil) [1 uses])
(note 1011 1012 14 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 14 1011 976 106 (set (reg:SI 329 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":697:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 976 14 977 107 19 (nil) [0 uses])
(note 977 976 982 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 982 977 983 107 (set (reg/i:SI 0 r0)
        (reg:SI 329 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":717:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 329 [ <retval> ])
        (nil)))
(insn 983 982 0 107 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":717:1 -1
     (nil))

;; Function HAL_RCC_MCOConfig (HAL_RCC_MCOConfig, funcdef_no=332, decl_uid=7473, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_RCC_MCOConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d,1u} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,4u,1e} r117={1d,1u} r119={1d,1u} r123={1d,1u} r125={1d,1u} r129={1d,5u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 197{133d,62u,2e} in 58{57 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 106, 107, 108
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,7] 3[8,9] 7[10,10] 12[11,12] 13[13,13] 14[14,15] 15[16,16] 16[17,18] 17[19,20] 18[21,22] 19[23,24] 20[25,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,44] 30[45,46] 31[47,48] 48[49,49] 49[50,50] 50[51,51] 51[52,52] 52[53,53] 53[54,54] 54[55,55] 55[56,56] 56[57,57] 57[58,58] 58[59,59] 59[60,60] 60[61,61] 61[62,62] 62[63,63] 63[64,64] 64[65,65] 65[66,66] 66[67,67] 67[68,68] 68[69,69] 69[70,70] 70[71,71] 71[72,72] 72[73,73] 73[74,74] 74[75,75] 75[76,76] 76[77,77] 77[78,78] 78[79,79] 79[80,80] 80[81,81] 81[82,82] 82[83,83] 83[84,84] 84[85,85] 85[86,86] 86[87,87] 87[88,88] 88[89,89] 89[90,90] 90[91,91] 91[92,92] 92[93,93] 93[94,94] 94[95,95] 95[96,96] 96[97,97] 97[98,98] 98[99,99] 99[100,100] 100[101,102] 101[103,103] 102[104,104] 103[105,105] 104[106,106] 105[107,107] 106[108,108] 114[109,109] 117[110,110] 119[111,111] 123[112,112] 125[113,113] 129[114,114] 130[115,115] 131[116,116] 132[117,117] 133[118,118] 134[119,119] 135[120,120] 136[121,121] 137[122,122] 138[123,123] 140[124,124] 142[125,125] 143[126,126] 144[127,127] 145[128,128] 146[129,129] 147[130,130] 149[131,131] 150[132,132] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d104(102){ }d105(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[2],1[5],2[7],3[9],7[10],13[13],14[15],16[18],17[20],18[22],19[24],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],29[44],30[46],31[48],102[104],103[105]
;; rd  kill	(48) 0[0,1,2],1[3,4,5],2[6,7],3[8,9],7[10],13[13],14[14,15],16[17,18],17[19,20],18[21,22],19[23,24],20[25,26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],29[43,44],30[45,46],31[47,48],102[104],103[105]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[2],1[5],2[7],7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d10(bb 0 insn -1) }u1(13){ d13(bb 0 insn -1) }u2(102){ d104(bb 0 insn -1) }u3(103){ d105(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 114 117 119 129 130 131 132 133 134 135 136 137 138 140 142 143 144 145 146 147
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 114 117 119 129 130 131 132 133 134 135 136 137 138 140 142 143 144 145 146 147
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 0[2],1[5],2[7],7[10],13[13],102[104],103[105]
;; rd  gen 	(21) 100[101],114[109],117[110],119[111],129[114],130[115],131[116],132[117],133[118],134[119],135[120],136[121],137[122],138[123],140[124],142[125],143[126],144[127],145[128],146[129],147[130]
;; rd  kill	(24) 14[14,15],100[101,102],114[109],117[110],119[111],129[114],130[115],131[116],132[117],133[118],134[119],135[120],136[121],137[122],138[123],140[124],142[125],143[126],144[127],145[128],146[129],147[130]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 136
;; rd  out 	(7) 7[10],13[13],102[104],103[105],130[115],131[116],136[121]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u45(7){ d10(bb 0 insn -1) }u46(13){ d13(bb 0 insn -1) }u47(102){ d104(bb 0 insn -1) }u48(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 136
;; lr  def 	 123 125 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 136
;; live  gen 	 123 125 149 150
;; live  kill	
;; rd  in  	(7) 7[10],13[13],102[104],103[105],130[115],131[116],136[121]
;; rd  gen 	(4) 123[112],125[113],149[131],150[132]
;; rd  kill	(4) 123[112],125[113],149[131],150[132]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u57(7){ d10(bb 0 insn -1) }u58(13){ d13(bb 0 insn -1) }u59(102){ d104(bb 0 insn -1) }u60(103){ d105(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 7[10],13[13],102[104],103[105],130[115],131[116],136[121]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[10],13[13],102[104],103[105]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }
;;   reg 103 { d105(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(7){ d10(bb 0 insn -1) }u62(13){ d13(bb 0 insn -1) }u63(102){ d104(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[10],13[13],102[104],103[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d10(bb 0 insn -1) }
;;   reg 13 { d13(bb 0 insn -1) }
;;   reg 102 { d104(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 32 to worklist
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 67 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
Processing use of (reg 136) in insn 62:
  Adding insn 31 to worklist
Processing use of (reg 125 [ _14 ]) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 136) in insn 67:
Processing use of (reg 130 [ RCC_MCOSource ]) in insn 65:
  Adding insn 3 to worklist
Processing use of (reg 150) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 131 [ RCC_MCODiv ]) in insn 64:
  Adding insn 4 to worklist
Processing use of (reg 149) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 123 [ _11 ]) in insn 63:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 102 sfp) in insn 15:
Processing use of (reg 132) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 102 sfp) in insn 18:
Processing use of (reg 133) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 102 sfp) in insn 21:
Processing use of (reg 134) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 136) in insn 32:
Processing use of (reg 119 [ _7 ]) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 136) in insn 37:
Processing use of (reg 117 [ _5 ]) in insn 35:
Processing use of (reg 137) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 114 [ _2 ]) in insn 34:
  Adding insn 26 to worklist
Processing use of (reg 138) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 135) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 129 [ RCC_MCOx ]) in insn 25:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 102 sfp) in insn 41:
Processing use of (reg 140) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 129 [ RCC_MCOx ]) in insn 40:
Processing use of (reg 102 sfp) in insn 45:
Processing use of (reg 143) in insn 45:
  Adding insn 44 to worklist
Processing use of (subreg (reg 142) 0) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 129 [ RCC_MCOx ]) in insn 43:
Processing use of (reg 13 sp) in insn 52:
Processing use of (reg 0 r0) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 1 r1) in insn 52:
  Adding insn 50 to worklist
Processing use of (reg 144) in insn 50:
  Adding insn 47 to worklist
Processing use of (reg 102 sfp) in insn 47:
Processing use of (reg 146 [ mco_gpio_port ]) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 145) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 114 [ _2 ]) in insn 48:
Processing use of (reg 100 cc) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 147 [ mcoindex ]) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 129 [ RCC_MCOx ]) in insn 54:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_MCOConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d,1u} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,4u,1e} r117={1d,1u} r119={1d,1u} r123={1d,1u} r125={1d,1u} r129={1d,5u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 197{133d,62u,2e} in 58{57 regular + 1 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v:SI 129 [ RCC_MCOx ])
        (reg:SI 0 r0 [ RCC_MCOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":996:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_MCOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 130 [ RCC_MCOSource ])
        (reg:SI 1 r1 [ RCC_MCOSource ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":996:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ RCC_MCOSource ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 131 [ RCC_MCODiv ])
        (reg:SI 2 r2 [ RCC_MCODiv ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":996:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ RCC_MCODiv ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":997:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":998:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":999:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1000:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1003:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1006:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 132)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1006:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 gpio_initstruct.Mode+0 S4 A32])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1006:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1007:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 133)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1007:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 gpio_initstruct.Speed+0 S4 A32])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1007:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1008:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 134)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1008:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 gpio_initstruct.Pull+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1008:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1011:3 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI mcoindex (and:SI (reg/v:SI 129 [ RCC_MCOx ])
        (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1011:12 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 135)
        (lshiftrt:SI (reg/v:SI 129 [ RCC_MCOx ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:36 147 {*arm_shiftsi3}
     (nil))
(insn 26 25 27 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 135)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 27 26 28 2 (var_location:SI mco_gpio_port (ashift:SI (plus:SI (reg:SI 114 [ _2 ])
            (const_int 1179648 [0x120000]))
        (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:17 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1017:3 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI mco_gpio_index (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1017:18 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 -1
     (nil))
(insn 31 30 32 2 (set (reg/f:SI 136)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 2 (set (reg:SI 138)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 2 (set (reg:SI 137)
        (ashift:SI (reg:SI 138)
            (reg:SI 114 [ _2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 114 [ _2 ]))
            (nil))))
(insn 35 34 37 2 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 137)
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 37 35 38 2 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1018:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 38 37 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1021:3 -1
     (nil))
(insn 40 38 41 2 (set (reg:SI 140)
        (and:SI (reg/v:SI 129 [ RCC_MCOx ])
            (const_int 65535 [0xffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1021:25 90 {*arm_andsi3_insn}
     (nil))
(insn 41 40 42 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec])) [1 gpio_initstruct.Pin+0 S4 A32])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1021:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1022:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 142)
        (lshiftrt:SI (reg/v:SI 129 [ RCC_MCOx ])
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1022:31 147 {*arm_shiftsi3}
     (nil))
(insn 44 43 45 2 (set (reg:SI 143)
        (zero_extend:SI (subreg:QI (reg:SI 142) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1022:31 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(insn 45 44 46 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 gpio_initstruct.Alternate+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1022:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 46 45 47 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1023:3 -1
     (nil))
(insn 47 46 48 2 (set (reg/f:SI 144)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -20 [0xffffffffffffffec]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1023:3 7 {*arm_addsi3}
     (nil))
(insn 48 47 49 2 (set (reg:SI 145)
        (plus:SI (reg:SI 114 [ _2 ])
            (const_int 1179648 [0x120000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:36 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 49 48 50 2 (set (reg:SI 146 [ mco_gpio_port ])
        (ashift:SI (reg:SI 145)
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1014:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(insn 50 49 51 2 (set (reg:SI 1 r1)
        (reg/f:SI 144)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1023:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -20 [0xffffffffffffffec]))
            (nil))))
(insn 51 50 52 2 (set (reg:SI 0 r0)
        (reg:SI 146 [ mco_gpio_port ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1023:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ mco_gpio_port ])
        (nil)))
(call_insn 52 51 53 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068fc500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1023:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 00000000068fc500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1025:4 -1
     (nil))
(insn 54 53 55 2 (set (reg:SI 147 [ mcoindex ])
        (and:SI (reg/v:SI 129 [ RCC_MCOx ])
            (const_int 268435456 [0x10000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1011:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 129 [ RCC_MCOx ])
        (nil)))
(insn 55 54 56 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ mcoindex ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1025:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ mcoindex ])
        (nil)))
(jump_insn 56 55 57 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1025:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 70)
(note 57 56 58 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1027:5 -1
     (nil))
(debug_insn 59 58 60 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1028:5 -1
     (nil))
(debug_insn 60 59 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 -1
     (nil))
(insn 62 60 63 3 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 3 (set (reg:SI 149)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int -2130706433 [0xffffffff80ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 64 63 65 3 (set (reg:SI 150)
        (ior:SI (reg:SI 149)
            (reg/v:SI 131 [ RCC_MCODiv ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v:SI 131 [ RCC_MCODiv ])
            (nil))))
(insn 65 64 67 3 (set (reg:SI 125 [ _14 ])
        (ior:SI (reg:SI 150)
            (reg/v:SI 130 [ RCC_MCOSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 130 [ RCC_MCOSource ])
            (nil))))
(insn 67 65 70 3 (set (mem/v:SI (plus:SI (reg/f:SI 136)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (nil))))
(code_label 70 67 71 4 145 (nil) [1 uses])
(note 71 70 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_RCC_GetSysClockFreq (HAL_RCC_GetSysClockFreq, funcdef_no=333, decl_uid=7481, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_RCC_GetSysClockFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,2u} r121={1d,1u} r124={1d,3u,2e} r126={1d,1u} r130={1d,1u} r133={2d,4u} r134={1d,2u} r139={4d,2u} r140={1d,7u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 165{65d,98u,2e} in 75{75 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,27] 102[28,28] 103[29,29] 113[30,30] 115[31,31] 117[32,32] 119[33,33] 121[34,34] 124[35,35] 126[36,36] 130[37,37] 133[38,39] 134[40,40] 139[41,44] 140[45,45] 141[46,46] 143[47,47] 145[48,48] 148[49,49] 149[50,50] 150[51,51] 152[52,52] 153[53,53] 155[54,54] 156[55,55] 161[56,56] 162[57,57] 164[58,58] 165[59,59] 169[60,60] 170[61,61] 171[62,62] 172[63,63] 173[64,64] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[28],103[29]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d28(bb 0 insn -1) }u3(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 140 141
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[28],103[29]
;; rd  gen 	(4) 100[27],113[30],140[45],141[46]
;; rd  kill	(7) 100[24,25,26,27],113[30],140[45],141[46]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; rd  out 	(5) 7[5],13[6],102[28],103[29],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[3]->( 10 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d28(bb 0 insn -1) }u11(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 115 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 115 143
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(3) 100[26],115[31],143[47]
;; rd  kill	(6) 100[24,25,26,27],115[31],143[47]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; rd  out 	(5) 7[5],13[6],102[28],103[29],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[4]->( 5 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ d5(bb 0 insn -1) }u17(13){ d6(bb 0 insn -1) }u18(102){ d28(bb 0 insn -1) }u19(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 117 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 117 145
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(3) 100[25],117[32],145[48]
;; rd  kill	(6) 100[24,25,26,27],117[32],145[48]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; rd  out 	(5) 7[5],13[6],102[28],103[29],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[5]->( 7 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ d5(bb 0 insn -1) }u25(13){ d6(bb 0 insn -1) }u26(102){ d28(bb 0 insn -1) }u27(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 100 [cc] 119 121 124 148 149 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 100 [cc] 119 121 124 148 149 150
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(7) 100[24],119[33],121[34],124[35],148[49],149[50],150[51]
;; rd  kill	(10) 100[24,25,26,27],119[33],121[34],124[35],148[49],149[50],150[51]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; rd  out 	(6) 7[5],13[6],102[28],103[29],124[35],140[45]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d5(bb 0 insn -1) }u39(13){ d6(bb 0 insn -1) }u40(102){ d28(bb 0 insn -1) }u41(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; lr  def 	 126 133 152 153 155 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; live  gen 	 126 133 152 153 155 156
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],124[35],140[45]
;; rd  gen 	(6) 126[36],133[39],152[52],153[53],155[54],156[55]
;; rd  kill	(7) 126[36],133[38,39],152[52],153[53],155[54],156[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[28],103[29],133[39]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(7){ d5(bb 0 insn -1) }u52(13){ d6(bb 0 insn -1) }u53(102){ d28(bb 0 insn -1) }u54(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; lr  def 	 130 133 161 162 164 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 140
;; live  gen 	 130 133 161 162 164 165
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],124[35],140[45]
;; rd  gen 	(6) 130[37],133[38],161[56],162[57],164[58],165[59]
;; rd  kill	(7) 130[37],133[38,39],161[56],162[57],164[58],165[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; rd  out 	(5) 7[5],13[6],102[28],103[29],133[38]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 6 7 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(7){ d5(bb 0 insn -1) }u65(13){ d6(bb 0 insn -1) }u66(102){ d28(bb 0 insn -1) }u67(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 134 139 169 170 171 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 134 139 169 170 171 172 173
;; live  kill	
;; rd  in  	(6) 7[5],13[6],102[28],103[29],133[38,39]
;; rd  gen 	(7) 134[40],139[44],169[60],170[61],171[62],172[63],173[64]
;; rd  kill	(10) 134[40],139[41,42,43,44],169[60],170[61],171[62],172[63],173[64]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; rd  out 	(5) 7[5],13[6],102[28],103[29],139[44]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u78(7){ d5(bb 0 insn -1) }u79(13){ d6(bb 0 insn -1) }u80(102){ d28(bb 0 insn -1) }u81(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(1) 139[43]
;; rd  kill	(4) 139[41,42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; rd  out 	(5) 7[5],13[6],102[28],103[29],139[43]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(7){ d5(bb 0 insn -1) }u83(13){ d6(bb 0 insn -1) }u84(102){ d28(bb 0 insn -1) }u85(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(1) 139[42]
;; rd  kill	(4) 139[41,42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; rd  out 	(5) 7[5],13[6],102[28],103[29],139[42]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 4 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(7){ d5(bb 0 insn -1) }u87(13){ d6(bb 0 insn -1) }u88(102){ d28(bb 0 insn -1) }u89(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139
;; live  kill	
;; rd  in  	(5) 7[5],13[6],102[28],103[29],140[45]
;; rd  gen 	(1) 139[41]
;; rd  kill	(4) 139[41,42,43,44]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; rd  out 	(5) 7[5],13[6],102[28],103[29],139[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 11 8 9 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u90(7){ d5(bb 0 insn -1) }u91(13){ d6(bb 0 insn -1) }u92(102){ d28(bb 0 insn -1) }u93(103){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(8) 7[5],13[6],102[28],103[29],139[41,42,43,44]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[28],103[29]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }
;;   reg 103 { d29(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u96(0){ d0(bb 12 insn 104) }u97(7){ d5(bb 0 insn -1) }u98(13){ d6(bb 0 insn -1) }u99(102){ d28(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[28],103[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 12 insn 104) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d28(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 46 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 50 to worklist
  Adding insn 66 to worklist
  Adding insn 81 to worklist
  Adding insn 105 to worklist
Finished finding needed instructions:
  Adding insn 104 to worklist
Processing use of (reg 139 [ <retval> ]) in insn 104:
  Adding insn 88 to worklist
  Adding insn 3 to worklist
  Adding insn 4 to worklist
  Adding insn 5 to worklist
Processing use of (reg 133 [ pllvco ]) in insn 88:
  Adding insn 57 to worklist
  Adding insn 73 to worklist
Processing use of (reg 173 [ pllr ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 172) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 171) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 170) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 134 [ _28 ]) in insn 84:
Processing use of (reg 162) in insn 73:
  Adding insn 68 to worklist
Processing use of (reg 164) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 124 [ pllm ]) in insn 70:
  Adding insn 41 to worklist
Processing use of (reg 165) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 149) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 148) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 121 [ _14 ]) in insn 39:
Processing use of (reg 161) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 130 [ _24 ]) in insn 67:
Processing use of (reg 153) in insn 57:
  Adding insn 52 to worklist
Processing use of (reg 155) in insn 57:
  Adding insn 54 to worklist
Processing use of (reg 124 [ pllm ]) in insn 54:
Processing use of (reg 156) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 152) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 126 [ _19 ]) in insn 51:
Processing use of (reg 0 r0) in insn 105:
Processing use of (reg 169) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 140) in insn 66:
  Adding insn 11 to worklist
Processing use of (reg 140) in insn 50:
Processing use of (reg 140) in insn 34:
Processing use of (reg 140) in insn 38:
Processing use of (reg 100 cc) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 150 [ pllsource ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 119 [ _12 ]) in insn 44:
Processing use of (reg 140) in insn 26:
Processing use of (reg 100 cc) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 145) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 117 [ _8 ]) in insn 27:
Processing use of (reg 140) in insn 19:
Processing use of (reg 100 cc) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 143) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 115 [ _5 ]) in insn 20:
Processing use of (reg 140) in insn 12:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 141) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _2 ]) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetSysClockFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,4u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,2u} r121={1d,1u} r124={1d,3u,2e} r126={1d,1u} r130={1d,1u} r133={2d,4u} r134={1d,2u} r139={4d,2u} r140={1d,7u} r141={1d,1u} r143={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 165{65d,98u,2e} in 75{75 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1066:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1067:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:3 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 140)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 113 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 141)
        (and:SI (reg:SI 113 [ _2 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _2 ])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1069:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 110)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1074:8 -1
     (nil))
(insn 19 17 20 3 (set (reg:SI 115 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1074:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 143)
        (and:SI (reg:SI 115 [ _5 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1074:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
        (nil)))
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 143)
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1074:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 114)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1074:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 114)
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1079:8 -1
     (nil))
(insn 26 24 27 4 (set (reg:SI 117 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1079:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 4 (set (reg:SI 145)
        (and:SI (reg:SI 117 [ _8 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1079:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _8 ])
        (nil)))
(insn 28 27 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145)
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1079:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1079:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 118)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1064:10 -1
     (nil))
(debug_insn 32 31 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1086:5 -1
     (nil))
(insn 34 32 35 5 (set (reg:SI 119 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1086:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 36 5 (var_location:SI pllsource (and:SI (reg:SI 119 [ _12 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1086:15 -1
     (nil))
(debug_insn 36 35 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:5 -1
     (nil))
(insn 38 36 39 5 (set (reg:SI 121 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg:SI 148)
        (lshiftrt:SI (reg:SI 121 [ _14 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 121 [ _14 ])
        (nil)))
(insn 40 39 41 5 (set (reg:SI 149)
        (and:SI (reg:SI 148)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:54 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 41 40 42 5 (set (reg/v:SI 124 [ pllm ])
        (plus:SI (reg:SI 149)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 42 41 43 5 (var_location:SI pllm (reg/v:SI 124 [ pllm ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1087:10 -1
     (nil))
(debug_insn 43 42 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1089:5 -1
     (nil))
(insn 44 43 45 5 (set (reg:SI 150 [ pllsource ])
        (and:SI (reg:SI 119 [ _12 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1086:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _12 ])
        (nil)))
(insn 45 44 46 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 150 [ pllsource ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1089:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ pllsource ])
        (nil)))
(jump_insn 46 45 47 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1089:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 62)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:7 -1
     (nil))
(insn 50 48 51 6 (set (reg:SI 126 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(insn 51 50 52 6 (set (reg:SI 152)
        (lshiftrt:SI (reg:SI 126 [ _19 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:79 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ _19 ])
        (nil)))
(insn 52 51 53 6 (set (reg:SI 153)
        (and:SI (reg:SI 152)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:79 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 53 52 54 6 (set (reg:SI 156)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 57 6 (set (reg:SI 155)
        (udiv:SI (reg:SI 156)
            (reg/v:SI 124 [ pllm ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 124 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 8000000 [0x7a1200])
                    (reg/v:SI 124 [ pllm ]))
                (nil)))))
(insn 57 54 58 6 (set (reg/v:SI 133 [ pllvco ])
        (mult:SI (reg:SI 155)
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:14 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg:SI 153)
            (nil))))
(debug_insn 58 57 59 6 (var_location:SI pllvco (reg/v:SI 133 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1092:14 -1
     (nil))
(debug_insn 59 58 62 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1093:7 -1
     (nil))
      ; pc falls through to BB 8
(code_label 62 59 63 7 152 (nil) [1 uses])
(note 63 62 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 66 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:7 -1
     (nil))
(insn 66 64 67 7 (set (reg:SI 130 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (nil)))
(insn 67 66 68 7 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 130 [ _24 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:79 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130 [ _24 ])
        (nil)))
(insn 68 67 69 7 (set (reg:SI 162)
        (and:SI (reg:SI 161)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:79 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 69 68 70 7 (set (reg:SI 165)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 73 7 (set (reg:SI 164)
        (udiv:SI (reg:SI 165)
            (reg/v:SI 124 [ pllm ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:27 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/v:SI 124 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 16000000 [0xf42400])
                    (reg/v:SI 124 [ pllm ]))
                (nil)))))
(insn 73 70 74 7 (set (reg/v:SI 133 [ pllvco ])
        (mult:SI (reg:SI 164)
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:14 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(debug_insn 74 73 75 7 (var_location:SI pllvco (reg/v:SI 133 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1097:14 -1
     (nil))
(debug_insn 75 74 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1098:7 -1
     (nil))
(code_label 76 75 77 8 153 (nil) [0 uses])
(note 77 76 78 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 8 (var_location:SI pllvco (reg/v:SI 133 [ pllvco ])) -1
     (nil))
(debug_insn 79 78 80 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:5 -1
     (nil))
(insn 80 79 81 8 (set (reg/f:SI 169)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 8 (set (reg:SI 134 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (nil)))
(debug_insn 82 81 83 8 (var_location:SI pllr (ashift:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 134 [ _28 ])
                    (const_int 25 [0x19]))
                (const_int 3 [0x3]))
            (const_int 1 [0x1]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:10 -1
     (nil))
(debug_insn 83 82 84 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1101:5 -1
     (nil))
(insn 84 83 85 8 (set (reg:SI 170)
        (lshiftrt:SI (reg:SI 134 [ _28 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:55 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ _28 ])
        (nil)))
(insn 85 84 86 8 (set (reg:SI 171)
        (and:SI (reg:SI 170)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:55 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 86 85 87 8 (set (reg:SI 172)
        (plus:SI (reg:SI 171)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:80 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 87 86 88 8 (set (reg:SI 173 [ pllr ])
        (ashift:SI (reg:SI 172)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1100:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 88 87 90 8 (set (reg/v:SI 139 [ <retval> ])
        (udiv:SI (reg/v:SI 133 [ pllvco ])
            (reg:SI 173 [ pllr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1101:18 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 173 [ pllr ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ pllvco ])
            (nil))))
(debug_insn 90 88 91 8 (var_location:SI sysclockfreq (reg/v:SI 139 [ <retval> ])) -1
     (nil))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1108:3 -1
     (nil))
(debug_insn 92 91 93 8 (var_location:SI pllvco (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 93 92 94 8 (var_location:SI pllsource (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 94 93 95 8 (var_location:SI pllr (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 95 94 96 8 (var_location:SI pllm (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 96 95 110 8 (var_location:SI sysclockfreq (clobber (const_int 0 [0]))) -1
     (nil))
      ; pc falls through to BB 12
(code_label 110 96 109 9 154 (nil) [1 uses])
(note 109 110 3 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 3 109 114 9 (set (reg/v:SI 139 [ <retval> ])
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1072:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 114 3 113 10 155 (nil) [1 uses])
(note 113 114 4 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 4 113 118 10 (set (reg/v:SI 139 [ <retval> ])
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1077:18 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 12
(code_label 118 4 117 11 156 (nil) [1 uses])
(note 117 118 5 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 5 117 99 11 (set (reg/v:SI 139 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1105:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 99 5 100 11 (var_location:SI sysclockfreq (const_int 0 [0])) -1
     (nil))
(debug_insn 100 99 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1108:3 -1
     (nil))
(code_label 103 100 106 12 150 (nil) [0 uses])
(note 106 103 104 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 104 106 105 12 (set (reg/i:SI 0 r0)
        (reg/v:SI 139 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1109:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 139 [ <retval> ])
        (nil)))
(insn 105 104 0 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1109:1 -1
     (nil))

;; Function HAL_RCC_ClockConfig (HAL_RCC_ClockConfig, funcdef_no=331, decl_uid=7469, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 48 n_edges 74 count 54 (  1.1)


HAL_RCC_ClockConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,10u} r1={8d,1u} r2={8d} r3={8d} r7={1d,47u} r12={12d} r13={1d,54u} r14={8d} r15={7d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={34d,27u} r101={7d} r102={1d,47u} r103={1d,46u} r104={7d} r105={7d} r106={7d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r120={2d,6u} r122={3d,3u} r123={1d,1u} r125={1d,1u} r127={6d,4u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,2u} r173={1d,1u} r176={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r192={1d,2u,1e} r194={1d,2u} r195={1d,2u} r196={1d,2u} r198={1d,1u} r201={1d,3u,2e} r203={1d,1u} r207={1d,1u} r210={2d,6u} r211={1d,4u} r217={2d,1u} r218={1d,12u} r219={1d,6u} r220={1d,4u} r221={1d,1u} r222={1d,1u} r224={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,5u} r230={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r241={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r250={1d,1u} r254={1d,2u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r260={1d,1u,1e} r263={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,2u} r268={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,2u} r276={1d,1u} r278={1d,5u} r279={1d,1u} r281={1d,1u,1e} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,2u} r291={1d,1u} r292={1d,2u} r293={1d,1u} r295={1d,2u} r296={1d,1u} r297={1d,1u} r301={1d,4u} r302={1d,1u} r303={1d,1u} r305={1d,1u} r307={1d,1u,1e} r310={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r315={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u,1e} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r335={1d,1u} r336={1d,1u} 
;;    total ref usage 1161{728d,426u,7e} in 308{301 regular + 7 call} insns.
;; Reaching defs:
;;  sparse invalidated 	100
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 557, 558, 559, 560, 561, 562, 563, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586
;;  reg->defs[] map:	0[0,9] 1[10,17] 2[18,25] 3[26,33] 7[34,34] 12[35,46] 13[47,47] 14[48,55] 15[56,62] 16[63,68] 17[69,74] 18[75,80] 19[81,86] 20[87,92] 21[93,98] 22[99,104] 23[105,110] 24[111,116] 25[117,122] 26[123,128] 27[129,134] 28[135,140] 29[141,146] 30[147,152] 31[153,158] 48[159,165] 49[166,172] 50[173,179] 51[180,186] 52[187,193] 53[194,200] 54[201,207] 55[208,214] 56[215,221] 57[222,228] 58[229,235] 59[236,242] 60[243,249] 61[250,256] 62[257,263] 63[264,270] 64[271,277] 65[278,284] 66[285,291] 67[292,298] 68[299,305] 69[306,312] 70[313,319] 71[320,326] 72[327,333] 73[334,340] 74[341,347] 75[348,354] 76[355,361] 77[362,368] 78[369,375] 79[376,382] 80[383,389] 81[390,396] 82[397,403] 83[404,410] 84[411,417] 85[418,424] 86[425,431] 87[432,438] 88[439,445] 89[446,452] 90[453,459] 91[460,466] 92[467,473] 93[474,480] 94[481,487] 95[488,494] 96[495,501] 97[502,508] 98[509,515] 99[516,522] 100[523,556] 101[557,563] 102[564,564] 103[565,565] 104[566,572] 105[573,579] 106[580,586] 113[587,587] 115[588,588] 117[589,589] 118[590,590] 120[591,592] 122[593,595] 123[596,596] 125[597,597] 127[598,603] 129[604,604] 131[605,605] 132[606,606] 134[607,607] 136[608,608] 138[609,609] 139[610,610] 141[611,611] 142[612,612] 144[613,613] 150[614,614] 151[615,615] 153[616,616] 155[617,617] 156[618,618] 159[619,619] 160[620,620] 161[621,621] 162[622,622] 164[623,623] 166[624,624] 167[625,625] 169[626,626] 171[627,627] 173[628,628] 176[629,629] 178[630,630] 182[631,631] 183[632,632] 184[633,633] 192[634,634] 194[635,635] 195[636,636] 196[637,637] 198[638,638] 201[639,639] 203[640,640] 207[641,641] 210[642,643] 211[644,644] 217[645,646] 218[647,647] 219[648,648] 220[649,649] 221[650,650] 222[651,651] 224[652,652] 227[653,653] 228[654,654] 229[655,655] 230[656,656] 233[657,657] 234[658,658] 235[659,659] 237[660,660] 238[661,661] 240[662,662] 241[663,663] 246[664,664] 247[665,665] 249[666,666] 250[667,667] 254[668,668] 255[669,669] 256[670,670] 257[671,671] 258[672,672] 260[673,673] 263[674,674] 265[675,675] 266[676,676] 267[677,677] 268[678,678] 270[679,679] 271[680,680] 272[681,681] 273[682,682] 274[683,683] 275[684,684] 276[685,685] 278[686,686] 279[687,687] 281[688,688] 284[689,689] 285[690,690] 286[691,691] 287[692,692] 288[693,693] 289[694,694] 291[695,695] 292[696,696] 293[697,697] 295[698,698] 296[699,699] 297[700,700] 301[701,701] 302[702,702] 303[703,703] 305[704,704] 307[705,705] 310[706,706] 311[707,707] 312[708,708] 313[709,709] 315[710,710] 316[711,711] 317[712,712] 318[713,713] 319[714,714] 321[715,715] 322[716,716] 323[717,717] 324[718,718] 325[719,719] 327[720,720] 328[721,721] 329[722,722] 330[723,723] 331[724,724] 332[725,725] 335[726,726] 336[727,727] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d9(0){ }d17(1){ }d25(2){ }d33(3){ }d34(7){ }d47(13){ }d55(14){ }d68(16){ }d74(17){ }d80(18){ }d86(19){ }d92(20){ }d98(21){ }d104(22){ }d110(23){ }d116(24){ }d122(25){ }d128(26){ }d134(27){ }d140(28){ }d146(29){ }d152(30){ }d158(31){ }d564(102){ }d565(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[9],1[17],2[25],3[33],7[34],13[47],14[55],16[68],17[74],18[80],19[86],20[92],21[98],22[104],23[110],24[116],25[122],26[128],27[134],28[140],29[146],30[152],31[158],102[564],103[565]
;; rd  kill	(142) 0[0,1,2,3,4,5,6,7,8,9],1[10,11,12,13,14,15,16,17],2[18,19,20,21,22,23,24,25],3[26,27,28,29,30,31,32,33],7[34],13[47],14[48,49,50,51,52,53,54,55],16[63,64,65,66,67,68],17[69,70,71,72,73,74],18[75,76,77,78,79,80],19[81,82,83,84,85,86],20[87,88,89,90,91,92],21[93,94,95,96,97,98],22[99,100,101,102,103,104],23[105,106,107,108,109,110],24[111,112,113,114,115,116],25[117,118,119,120,121,122],26[123,124,125,126,127,128],27[129,130,131,132,133,134],28[135,136,137,138,139,140],29[141,142,143,144,145,146],30[147,148,149,150,151,152],31[153,154,155,156,157,158],102[564],103[565]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[9],1[17],7[34],13[47],102[564],103[565]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d34(bb 0 insn -1) }u1(13){ d47(bb 0 insn -1) }u2(102){ d564(bb 0 insn -1) }u3(103){ d565(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 218 219
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 218 219
;; live  kill	
;; rd  in  	(6) 0[9],1[17],7[34],13[47],102[564],103[565]
;; rd  gen 	(3) 100[556],218[647],219[648]
;; rd  kill	(2) 218[647],219[648]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 9 19 2 6 20 )->[3]->( 47 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d34(bb 0 insn -1) }u9(13){ d47(bb 0 insn -1) }u10(102){ d564(bb 0 insn -1) }u11(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 217
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],229[655]
;; rd  gen 	(1) 217[646]
;; rd  kill	(2) 217[645,646]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; rd  out 	(5) 7[34],13[47],102[564],103[565],217[646]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ d34(bb 0 insn -1) }u13(13){ d47(bb 0 insn -1) }u14(102){ d564(bb 0 insn -1) }u15(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 100 [cc] 113 220 221
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 100 [cc] 113 220 221
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(4) 100[555],113[587],220[649],221[650]
;; rd  kill	(3) 113[587],220[649],221[650]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 220
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 220
;; rd  out 	(7) 7[34],13[47],102[564],103[565],218[647],219[648],220[649]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 4 6 )->[5]->( 8 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ d34(bb 0 insn -1) }u22(13){ d47(bb 0 insn -1) }u23(102){ d564(bb 0 insn -1) }u24(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 100 [cc] 120 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 100 [cc] 120 222
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],218[647],219[648],220[649]
;; rd  gen 	(3) 100[554],120[592],222[651]
;; rd  kill	(3) 120[591,592],222[651]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; rd  out 	(7) 7[34],13[47],102[564],103[565],120[592],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 4 )->[6]->( 3 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(7){ d34(bb 0 insn -1) }u30(13){ d47(bb 0 insn -1) }u31(102){ d564(bb 0 insn -1) }u32(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 220
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 220
;; lr  def 	 100 [cc] 115 117 118 224 227
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 220
;; live  gen 	 100 [cc] 115 117 118 224 227
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],218[647],219[648],220[649]
;; rd  gen 	(6) 100[553],115[588],117[589],118[590],224[652],227[653]
;; rd  kill	(5) 115[588],117[589],118[590],224[652],227[653]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 5 )->[7]->( 31 38 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(7){ d34(bb 0 insn -1) }u45(13){ d47(bb 0 insn -1) }u46(102){ d564(bb 0 insn -1) }u47(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  gen 	 100 [cc] 228
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],120[592],218[647],219[648]
;; rd  gen 	(2) 100[552],228[654]
;; rd  kill	(1) 228[654]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; rd  out 	(7) 7[34],13[47],102[564],103[565],120[592],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 5 )->[8]->( 9 18 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(7){ d34(bb 0 insn -1) }u52(13){ d47(bb 0 insn -1) }u53(102){ d564(bb 0 insn -1) }u54(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 100 [cc] 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  gen 	 100 [cc] 122
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],120[592],218[647],219[648]
;; rd  gen 	(2) 100[551],122[595]
;; rd  kill	(3) 122[593,594,595]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 8 )->[9]->( 3 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ d34(bb 0 insn -1) }u59(13){ d47(bb 0 insn -1) }u60(102){ d564(bb 0 insn -1) }u61(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 123 229 230
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; live  gen 	 100 [cc] 123 229 230
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;; rd  gen 	(4) 100[550],123[596],229[655],230[656]
;; rd  kill	(3) 123[596],229[655],230[656]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 229
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 229
;; rd  out 	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],229[655]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ d34(bb 0 insn -1) }u67(13){ d47(bb 0 insn -1) }u68(102){ d564(bb 0 insn -1) }u69(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 229
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 229
;; lr  def 	 100 [cc] 196 198 201 233 234 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 229
;; live  gen 	 100 [cc] 196 198 201 233 234 235
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],229[655]
;; rd  gen 	(7) 100[549],196[637],198[638],201[639],233[657],234[658],235[659]
;; rd  kill	(6) 196[637],198[638],201[639],233[657],234[658],235[659]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; rd  out 	(10) 7[34],13[47],102[564],103[565],120[592],122[595],201[639],218[647],219[648],229[655]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u80(7){ d34(bb 0 insn -1) }u81(13){ d47(bb 0 insn -1) }u82(102){ d564(bb 0 insn -1) }u83(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 201 229
;; lr  def 	 203 210 237 238 240 241
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; live  gen 	 203 210 237 238 240 241
;; live  kill	
;; rd  in  	(10) 7[34],13[47],102[564],103[565],120[592],122[595],201[639],218[647],219[648],229[655]
;; rd  gen 	(6) 203[640],210[643],237[660],238[661],240[662],241[663]
;; rd  kill	(7) 203[640],210[642,643],237[660],238[661],240[662],241[663]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; rd  out 	(9) 7[34],13[47],102[564],103[565],120[592],122[595],210[643],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u93(7){ d34(bb 0 insn -1) }u94(13){ d47(bb 0 insn -1) }u95(102){ d564(bb 0 insn -1) }u96(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 201 229
;; lr  def 	 207 210 246 247 249 250
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 201 218 219 229
;; live  gen 	 207 210 246 247 249 250
;; live  kill	
;; rd  in  	(10) 7[34],13[47],102[564],103[565],120[592],122[595],201[639],218[647],219[648],229[655]
;; rd  gen 	(6) 207[641],210[642],246[664],247[665],249[666],250[667]
;; rd  kill	(7) 207[641],210[642,643],246[664],247[665],249[666],250[667]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; rd  out 	(9) 7[34],13[47],102[564],103[565],120[592],122[595],210[642],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 11 12 )->[13]->( 14 24 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ d34(bb 0 insn -1) }u107(13){ d47(bb 0 insn -1) }u108(102){ d564(bb 0 insn -1) }u109(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 210
;; lr  def 	 100 [cc] 211 254 255 256 257 258 260 263
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 210 218 219
;; live  gen 	 100 [cc] 211 254 255 256 257 258 260 263
;; live  kill	
;; rd  in  	(10) 7[34],13[47],102[564],103[565],120[592],122[595],210[642,643],218[647],219[648]
;; rd  gen 	(9) 100[548],211[644],254[668],255[669],256[670],257[671],258[672],260[673],263[674]
;; rd  kill	(8) 211[644],254[668],255[669],256[670],257[671],258[672],260[673],263[674]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 254
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 254
;; rd  out 	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],254[668]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(7){ d34(bb 0 insn -1) }u128(13){ d47(bb 0 insn -1) }u129(102){ d564(bb 0 insn -1) }u130(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 254
;; lr  def 	 100 [cc] 125 265
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219 254
;; live  gen 	 100 [cc] 125 265
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],254[668]
;; rd  gen 	(3) 100[547],125[597],265[675]
;; rd  kill	(2) 125[597],265[675]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 14 )->[15]->( 16 26 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u135(7){ d34(bb 0 insn -1) }u136(13){ d47(bb 0 insn -1) }u137(102){ d564(bb 0 insn -1) }u138(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 122 218 219
;; live  gen 	 100 [cc] 127
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;; rd  gen 	(2) 100[546],127[603]
;; rd  kill	(6) 127[598,599,600,601,602,603]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[595],127[603],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 15 )->[16]->( 17 25 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(7){ d34(bb 0 insn -1) }u143(13){ d47(bb 0 insn -1) }u144(102){ d564(bb 0 insn -1) }u145(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 100 [cc] 266
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  gen 	 100 [cc] 266
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],122[595],127[603],218[647],219[648]
;; rd  gen 	(2) 100[545],266[676]
;; rd  kill	(1) 266[676]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; rd  out 	(7) 7[34],13[47],102[564],103[565],122[595],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 14 16 )->[17]->( 26 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u149(7){ d34(bb 0 insn -1) }u150(13){ d47(bb 0 insn -1) }u151(102){ d564(bb 0 insn -1) }u152(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 129 131 267 268
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  gen 	 127 129 131 267 268
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;; rd  gen 	(5) 127[602],129[604],131[605],267[677],268[678]
;; rd  kill	(10) 127[598,599,600,601,602,603],129[604],131[605],267[677],268[678]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[595],127[602],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 8 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u158(7){ d34(bb 0 insn -1) }u159(13){ d47(bb 0 insn -1) }u160(102){ d564(bb 0 insn -1) }u161(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648]
;; rd  gen 	(1) 100[544]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 18 )->[19]->( 3 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u164(7){ d34(bb 0 insn -1) }u165(13){ d47(bb 0 insn -1) }u166(102){ d564(bb 0 insn -1) }u167(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 270 271
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 100 [cc] 132 270 271
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(4) 100[543],132[606],270[679],271[680]
;; rd  kill	(3) 132[606],270[679],271[680]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 18 )->[20]->( 3 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u172(7){ d34(bb 0 insn -1) }u173(13){ d47(bb 0 insn -1) }u174(102){ d564(bb 0 insn -1) }u175(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 272 273
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 100 [cc] 134 272 273
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(4) 100[542],134[607],272[681],273[682]
;; rd  kill	(3) 134[607],272[681],273[682]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 20 19 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u180(7){ d34(bb 0 insn -1) }u181(13){ d47(bb 0 insn -1) }u182(102){ d564(bb 0 insn -1) }u183(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 192 274
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 0 [r0] 100 [cc] 192 274
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(4) 0[8],100[540],192[634],274[683]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9],12[35,36,37,38,39,40,41,42,43,44,45,46],14[48,49,50,51,52,53,54,55],192[634],274[683]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 21 )->[22]->( 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u191(7){ d34(bb 0 insn -1) }u192(13){ d47(bb 0 insn -1) }u193(102){ d564(bb 0 insn -1) }u194(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 122 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 122 127
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(2) 122[594],127[601]
;; rd  kill	(9) 122[593,594,595],127[598,599,600,601,602,603]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[594],127[601],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 21 )->[23]->( 26 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u196(7){ d34(bb 0 insn -1) }u197(13){ d47(bb 0 insn -1) }u198(102){ d564(bb 0 insn -1) }u199(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 122 127 136 138 275 276
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 122 127 136 138 275 276
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(6) 122[593],127[600],136[608],138[609],275[684],276[685]
;; rd  kill	(13) 122[593,594,595],127[598,599,600,601,602,603],136[608],138[609],275[684],276[685]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[593],127[600],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 13 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u206(7){ d34(bb 0 insn -1) }u207(13){ d47(bb 0 insn -1) }u208(102){ d564(bb 0 insn -1) }u209(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  gen 	 127
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],120[592],122[595],218[647],219[648],254[668]
;; rd  gen 	(1) 127[599]
;; rd  kill	(6) 127[598,599,600,601,602,603]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[595],127[599],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 16 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u210(7){ d34(bb 0 insn -1) }u211(13){ d47(bb 0 insn -1) }u212(102){ d564(bb 0 insn -1) }u213(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 218 219
;; live  gen 	 127
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],122[595],218[647],219[648]
;; rd  gen 	(1) 127[598]
;; rd  kill	(6) 127[598,599,600,601,602,603]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],122[595],127[598],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 22 23 25 15 17 24 )->[26]->( 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u214(7){ d34(bb 0 insn -1) }u215(13){ d47(bb 0 insn -1) }u216(102){ d564(bb 0 insn -1) }u217(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 139 141 194 278 279 336
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 127 218 219
;; live  gen 	 0 [r0] 139 141 194 278 279 336
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(15) 7[34],13[47],102[564],103[565],122[593,594,595],127[598,599,600,601,602,603],218[647],219[648]
;; rd  gen 	(7) 0[7],139[610],141[611],194[635],278[686],279[687],336[727]
;; rd  kill	(24) 0[0,1,2,3,4,5,6,7,8,9],14[48,49,50,51,52,53,54,55],139[610],141[611],194[635],278[686],279[687],336[727]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; rd  out 	(15) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],218[647],219[648],278[686],336[727]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 29 )->[27]->( 28 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u229(7){ d34(bb 0 insn -1) }u230(13){ d47(bb 0 insn -1) }u231(102){ d564(bb 0 insn -1) }u232(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 194 336
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 142 281
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; live  gen 	 0 [r0] 100 [cc] 142 281
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(20) 7[34],13[47],100[537],102[564],103[565],127[598,599,600,601,602,603],144[613],194[635],218[647],219[648],278[686],284[689],285[690],286[691],336[727]
;; rd  gen 	(4) 0[6],100[523],142[612],281[688]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9],14[48,49,50,51,52,53,54,55],142[612],281[688]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; rd  out 	(15) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],218[647],219[648],278[686],336[727]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 27 41 )->[28]->( 47 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u241(7){ d34(bb 0 insn -1) }u242(13){ d47(bb 0 insn -1) }u243(102){ d564(bb 0 insn -1) }u244(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 217
;; live  kill	
;; rd  in  	(18) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],195[636],218[647],219[648],278[686],301[701],335[726],336[727]
;; rd  gen 	(1) 217[645]
;; rd  kill	(2) 217[645,646]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; rd  out 	(5) 7[34],13[47],102[564],103[565],217[645]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 26 27 )->[29]->( 27 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u245(7){ d34(bb 0 insn -1) }u246(13){ d47(bb 0 insn -1) }u247(102){ d564(bb 0 insn -1) }u248(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 278
;; lr  def 	 100 [cc] 144 284 285 286
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; live  gen 	 100 [cc] 144 284 285 286
;; live  kill	
;; rd  in  	(15) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],218[647],219[648],278[686],336[727]
;; rd  gen 	(5) 100[537],144[613],284[689],285[690],286[691]
;; rd  kill	(4) 144[613],284[689],285[690],286[691]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 194 218 219 278 336
;; rd  out 	(15) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],218[647],219[648],278[686],336[727]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 29 )->[30]->( 31 36 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u256(7){ d34(bb 0 insn -1) }u257(13){ d47(bb 0 insn -1) }u258(102){ d564(bb 0 insn -1) }u259(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 218 219 278
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 100 [cc] 120 287
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 218 219 278
;; live  gen 	 100 [cc] 120 287
;; live  kill	
;; rd  in  	(15) 7[34],13[47],102[564],103[565],127[598,599,600,601,602,603],194[635],218[647],219[648],278[686],336[727]
;; rd  gen 	(3) 100[536],120[591],287[692]
;; rd  kill	(3) 120[591,592],287[692]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 127 218 219 278
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 127 218 219 278
;; rd  out 	(14) 7[34],13[47],102[564],103[565],120[591],127[598,599,600,601,602,603],218[647],219[648],278[686]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 7 30 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u265(7){ d34(bb 0 insn -1) }u266(13){ d47(bb 0 insn -1) }u267(102){ d564(bb 0 insn -1) }u268(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 288
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  gen 	 100 [cc] 288
;; live  kill	
;; rd  in  	(15) 7[34],13[47],102[564],103[565],120[591,592],127[598,599,600,601,602,603],218[647],219[648],278[686]
;; rd  gen 	(2) 100[535],288[693]
;; rd  kill	(1) 288[693]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],120[591,592],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u272(7){ d34(bb 0 insn -1) }u273(13){ d47(bb 0 insn -1) }u274(102){ d564(bb 0 insn -1) }u275(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 150 151 289
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  gen 	 150 151 289
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[591,592],218[647],219[648]
;; rd  gen 	(3) 150[614],151[615],289[694]
;; rd  kill	(3) 150[614],151[615],289[694]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; rd  out 	(8) 7[34],13[47],102[564],103[565],120[591,592],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 32 31 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u280(7){ d34(bb 0 insn -1) }u281(13){ d47(bb 0 insn -1) }u282(102){ d564(bb 0 insn -1) }u283(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120
;; lr  def 	 100 [cc] 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 218 219
;; live  gen 	 100 [cc] 291
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[591,592],218[647],219[648]
;; rd  gen 	(2) 100[534],291[695]
;; rd  kill	(1) 291[695]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u287(7){ d34(bb 0 insn -1) }u288(13){ d47(bb 0 insn -1) }u289(102){ d564(bb 0 insn -1) }u290(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 153 155 292 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 153 155 292 293
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(4) 153[616],155[617],292[696],293[697]
;; rd  kill	(4) 153[616],155[617],292[696],293[697]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 34 33 )->[35]->( 38 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u296(7){ d34(bb 0 insn -1) }u297(13){ d47(bb 0 insn -1) }u298(102){ d564(bb 0 insn -1) }u299(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 156 159 295 296 297
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 156 159 295 296 297
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;; rd  gen 	(5) 156[618],159[619],295[698],296[699],297[700]
;; rd  kill	(5) 156[618],159[619],295[698],296[699],297[700]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 30 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u307(7){ d34(bb 0 insn -1) }u308(13){ d47(bb 0 insn -1) }u309(102){ d564(bb 0 insn -1) }u310(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 218 219 278
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127 218 219 278
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(14) 7[34],13[47],102[564],103[565],120[591],127[598,599,600,601,602,603],218[647],219[648],278[686]
;; rd  gen 	(1) 100[533]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 278
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 278
;; rd  out 	(7) 7[34],13[47],102[564],103[565],218[647],219[648],278[686]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u313(7){ d34(bb 0 insn -1) }u314(13){ d47(bb 0 insn -1) }u315(102){ d564(bb 0 insn -1) }u316(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 278
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 278
;; lr  def 	 160 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 278
;; live  gen 	 160 161
;; live  kill	
;; rd  in  	(7) 7[34],13[47],102[564],103[565],218[647],219[648],278[686]
;; rd  gen 	(2) 160[620],161[621]
;; rd  kill	(2) 160[620],161[621]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; rd  out 	(6) 7[34],13[47],102[564],103[565],218[647],219[648]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 35 7 37 36 )->[38]->( 40 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u321(7){ d34(bb 0 insn -1) }u322(13){ d47(bb 0 insn -1) }u323(102){ d564(bb 0 insn -1) }u324(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219
;; lr  def 	 100 [cc] 162 301 302
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219
;; live  gen 	 100 [cc] 162 301 302
;; live  kill	
;; rd  in  	(8) 7[34],13[47],102[564],103[565],120[592],218[647],219[648],278[686]
;; rd  gen 	(4) 100[532],162[622],301[701],302[702]
;; rd  kill	(3) 162[622],301[701],302[702]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 301
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 301
;; rd  out 	(7) 7[34],13[47],102[564],103[565],218[647],219[648],301[701]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 38 42 )->[39]->( 43 44 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u330(7){ d34(bb 0 insn -1) }u331(13){ d47(bb 0 insn -1) }u332(102){ d564(bb 0 insn -1) }u333(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 100 [cc] 171 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; live  gen 	 100 [cc] 171 303
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],195[636],218[647],219[648],301[701],335[726]
;; rd  gen 	(3) 100[531],171[627],303[703]
;; rd  kill	(2) 171[627],303[703]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; rd  out 	(6) 7[34],13[47],102[564],103[565],171[627],218[647]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 38 )->[40]->( 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u338(7){ d34(bb 0 insn -1) }u339(13){ d47(bb 0 insn -1) }u340(102){ d564(bb 0 insn -1) }u341(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 301
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 301
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 164 166 195 305 335
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218 219 301
;; live  gen 	 0 [r0] 164 166 195 305 335
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 7[34],13[47],102[564],103[565],218[647],219[648],301[701]
;; rd  gen 	(6) 0[5],164[623],166[624],195[636],305[704],335[726]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9],14[48,49,50,51,52,53,54,55],164[623],166[624],195[636],305[704],335[726]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; rd  out 	(9) 7[34],13[47],102[564],103[565],195[636],218[647],219[648],301[701],335[726]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 42 )->[41]->( 28 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u352(7){ d34(bb 0 insn -1) }u353(13){ d47(bb 0 insn -1) }u354(102){ d564(bb 0 insn -1) }u355(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 335
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 167 307
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; live  gen 	 0 [r0] 100 [cc] 167 307
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(12) 7[34],13[47],100[528],102[564],103[565],169[626],195[636],218[647],219[648],301[701],310[706],335[726]
;; rd  gen 	(4) 0[4],100[524],167[625],307[705]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9],14[48,49,50,51,52,53,54,55],167[625],307[705]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; rd  out 	(9) 7[34],13[47],102[564],103[565],195[636],218[647],219[648],301[701],335[726]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 40 41 )->[42]->( 41 39 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u364(7){ d34(bb 0 insn -1) }u365(13){ d47(bb 0 insn -1) }u366(102){ d564(bb 0 insn -1) }u367(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 219 301
;; lr  def 	 100 [cc] 169 310
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; live  gen 	 100 [cc] 169 310
;; live  kill	
;; rd  in  	(9) 7[34],13[47],102[564],103[565],195[636],218[647],219[648],301[701],335[726]
;; rd  gen 	(3) 100[528],169[626],310[706]
;; rd  kill	(2) 169[626],310[706]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 195 218 219 301 335
;; rd  out 	(9) 7[34],13[47],102[564],103[565],195[636],218[647],219[648],301[701],335[726]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 39 )->[43]->( 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u373(7){ d34(bb 0 insn -1) }u374(13){ d47(bb 0 insn -1) }u375(102){ d564(bb 0 insn -1) }u376(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 173 176 311 312 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; live  gen 	 173 176 311 312 313
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],171[627],218[647]
;; rd  gen 	(5) 173[628],176[629],311[707],312[708],313[709]
;; rd  kill	(5) 173[628],176[629],311[707],312[708],313[709]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; rd  out 	(6) 7[34],13[47],102[564],103[565],171[627],218[647]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 43 39 )->[44]->( 45 46 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u384(7){ d34(bb 0 insn -1) }u385(13){ d47(bb 0 insn -1) }u386(102){ d564(bb 0 insn -1) }u387(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171
;; lr  def 	 100 [cc] 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 171 218
;; live  gen 	 100 [cc] 315
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],171[627],218[647]
;; rd  gen 	(2) 100[527],315[710]
;; rd  kill	(1) 315[710]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; rd  out 	(5) 7[34],13[47],102[564],103[565],218[647]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 44 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u391(7){ d34(bb 0 insn -1) }u392(13){ d47(bb 0 insn -1) }u393(102){ d564(bb 0 insn -1) }u394(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; lr  def 	 178 182 316 317 318 319
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 218
;; live  gen 	 178 182 316 317 318 319
;; live  kill	
;; rd  in  	(5) 7[34],13[47],102[564],103[565],218[647]
;; rd  gen 	(6) 178[630],182[631],316[711],317[712],318[713],319[714]
;; rd  kill	(6) 178[630],182[631],316[711],317[712],318[713],319[714]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[34],13[47],102[564],103[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 45 44 )->[46]->( 1 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u403(7){ d34(bb 0 insn -1) }u404(13){ d47(bb 0 insn -1) }u405(102){ d564(bb 0 insn -1) }u406(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 183 184 321 322 323 324 325 327 328 329 330 331 332
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 183 184 321 322 323 324 325 327 328 329 330 331 332
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[34],13[47],102[564],103[565],218[647]
;; rd  gen 	(14) 0[1],183[632],184[633],321[715],322[716],323[717],324[718],325[719],327[720],328[721],329[722],330[723],331[724],332[725]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9],183[632],184[633],321[715],322[716],323[717],324[718],325[719],327[720],328[721],329[722],330[723],331[724],332[725]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[34],13[47],102[564],103[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 3 28 )->[47]->( 1 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u425(7){ d34(bb 0 insn -1) }u426(13){ d47(bb 0 insn -1) }u427(102){ d564(bb 0 insn -1) }u428(103){ d565(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 217
;; live  gen 	 0 [r0]
;; live  kill	
;; rd  in  	(6) 7[34],13[47],102[564],103[565],217[645,646]
;; rd  gen 	(1) 0[0]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8,9]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[34],13[47],102[564],103[565]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }
;;   reg 103 { d565(bb 0 insn -1) }

( 46 47 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u431(0){ d1(bb 46 insn 450) d0(bb 47 insn 462) }u432(7){ d34(bb 0 insn -1) }u433(13){ d47(bb 0 insn -1) }u434(102){ d564(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,1],7[34],13[47],102[564],103[565]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d1(bb 46 insn 450) d0(bb 47 insn 462) }
;;   reg 7 { d34(bb 0 insn -1) }
;;   reg 13 { d47(bb 0 insn -1) }
;;   reg 102 { d564(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 39 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 47 to worklist
  Adding insn 69 to worklist
  Adding insn 79 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 106 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 110 to worklist
  Adding insn 126 to worklist
  Adding insn 163 to worklist
  Adding insn 141 to worklist
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 174 to worklist
  Adding insn 178 to worklist
  Adding insn 187 to worklist
  Adding insn 183 to worklist
  Adding insn 196 to worklist
  Adding insn 203 to worklist
  Adding insn 200 to worklist
  Adding insn 214 to worklist
  Adding insn 211 to worklist
  Adding insn 226 to worklist
  Adding insn 218 to worklist
  Adding insn 239 to worklist
  Adding insn 235 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 248 to worklist
  Adding insn 269 to worklist
  Adding insn 262 to worklist
  Adding insn 283 to worklist
  Adding insn 277 to worklist
  Adding insn 290 to worklist
  Adding insn 296 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 309 to worklist
  Adding insn 317 to worklist
  Adding insn 313 to worklist
  Adding insn 328 to worklist
  Adding insn 323 to worklist
  Adding insn 336 to worklist
  Adding insn 343 to worklist
  Adding insn 340 to worklist
  Adding insn 351 to worklist
  Adding insn 348 to worklist
  Adding insn 357 to worklist
  Adding insn 371 to worklist
  Adding insn 369 to worklist
  Adding insn 365 to worklist
  Adding insn 387 to worklist
  Adding insn 379 to worklist
  Adding insn 396 to worklist
  Adding insn 392 to worklist
  Adding insn 411 to worklist
  Adding insn 406 to worklist
  Adding insn 417 to worklist
  Adding insn 428 to worklist
  Adding insn 422 to worklist
  Adding insn 450 to worklist
  Adding insn 445 to worklist
  Adding insn 435 to worklist
  Adding insn 432 to worklist
  Adding insn 463 to worklist
Finished finding needed instructions:
  Adding insn 462 to worklist
Processing use of (reg 217 [ <retval> ]) in insn 462:
  Adding insn 11 to worklist
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 463:
Processing use of (reg 13 sp) in insn 432:
Processing use of (reg 321) in insn 435:
  Adding insn 434 to worklist
Processing use of (reg 322) in insn 445:
  Adding insn 436 to worklist
Processing use of (reg 330) in insn 445:
  Adding insn 444 to worklist
Processing use of (reg 183 [ _74 ]) in insn 444:
  Adding insn 433 to worklist
Processing use of (reg 329) in insn 444:
  Adding insn 443 to worklist
Processing use of (subreg (reg 328) 0) in insn 443:
  Adding insn 442 to worklist
Processing use of (reg 327 [ AHBPrescTable[_77] ]) in insn 442:
  Adding insn 440 to worklist
Processing use of (reg 323) in insn 440:
  Adding insn 437 to worklist
Processing use of (reg 325) in insn 440:
  Adding insn 439 to worklist
Processing use of (reg 324) in insn 439:
  Adding insn 438 to worklist
Processing use of (reg 184 [ _75 ]) in insn 438:
Processing use of (reg 0 r0) in insn 433:
Processing use of (reg 13 sp) in insn 450:
Processing use of (reg 0 r0) in insn 450:
  Adding insn 449 to worklist
Processing use of (reg 332 [ uwTickPrio ]) in insn 449:
  Adding insn 448 to worklist
Processing use of (reg 331) in insn 448:
  Adding insn 447 to worklist
Processing use of (reg 316) in insn 422:
  Adding insn 421 to worklist
Processing use of (reg 182 [ _73 ]) in insn 428:
  Adding insn 426 to worklist
Processing use of (reg 316) in insn 428:
Processing use of (reg 317) in insn 426:
  Adding insn 424 to worklist
Processing use of (reg 319) in insn 426:
  Adding insn 425 to worklist
Processing use of (reg 178 [ _69 ]) in insn 425:
Processing use of (reg 318 [ RCC_ClkInitStruct_98(D)->APB2CLKDivider ]) in insn 424:
  Adding insn 423 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 423:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 417:
  Adding insn 416 to worklist
Processing use of (reg 315) in insn 416:
  Adding insn 415 to worklist
Processing use of (reg 171 [ _62 ]) in insn 415:
  Adding insn 354 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 354:
Processing use of (reg 311) in insn 406:
  Adding insn 405 to worklist
Processing use of (reg 176 [ _67 ]) in insn 411:
  Adding insn 409 to worklist
Processing use of (reg 311) in insn 411:
Processing use of (reg 312) in insn 409:
  Adding insn 407 to worklist
Processing use of (reg 313 [ RCC_ClkInitStruct_98(D)->APB1CLKDivider ]) in insn 409:
  Adding insn 408 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 408:
Processing use of (reg 173 [ _64 ]) in insn 407:
Processing use of (reg 301) in insn 392:
  Adding insn 347 to worklist
Processing use of (reg 100 cc) in insn 396:
  Adding insn 395 to worklist
Processing use of (reg 219 [ FLatency ]) in insn 395:
  Adding insn 3 to worklist
Processing use of (reg 310) in insn 395:
  Adding insn 394 to worklist
Processing use of (reg 169 [ _60 ]) in insn 394:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 13 sp) in insn 379:
Processing use of (reg 100 cc) in insn 387:
  Adding insn 386 to worklist
Processing use of (reg 307) in insn 386:
  Adding insn 382 to worklist
Processing use of (reg 335) in insn 386:
  Adding insn 385 to worklist
Processing use of (reg 167 [ _58 ]) in insn 382:
  Adding insn 380 to worklist
Processing use of (reg 195 [ tickstart ]) in insn 382:
  Adding insn 372 to worklist
Processing use of (reg 0 r0) in insn 372:
Processing use of (reg 0 r0) in insn 380:
Processing use of (reg 301) in insn 365:
Processing use of (reg 166 [ _57 ]) in insn 369:
  Adding insn 367 to worklist
Processing use of (reg 301) in insn 369:
Processing use of (reg 219 [ FLatency ]) in insn 367:
Processing use of (reg 305) in insn 367:
  Adding insn 366 to worklist
Processing use of (reg 164 [ _55 ]) in insn 366:
Processing use of (reg 13 sp) in insn 371:
Processing use of (reg 100 cc) in insn 357:
  Adding insn 356 to worklist
Processing use of (reg 303) in insn 356:
  Adding insn 355 to worklist
Processing use of (reg 171 [ _62 ]) in insn 355:
Processing use of (reg 301) in insn 348:
Processing use of (reg 100 cc) in insn 351:
  Adding insn 350 to worklist
Processing use of (reg 219 [ FLatency ]) in insn 350:
Processing use of (reg 302) in insn 350:
  Adding insn 349 to worklist
Processing use of (reg 162 [ _53 ]) in insn 349:
Processing use of (reg 278) in insn 340:
  Adding insn 247 to worklist
Processing use of (reg 161 [ _52 ]) in insn 343:
  Adding insn 341 to worklist
Processing use of (reg 278) in insn 343:
Processing use of (reg 160 [ _51 ]) in insn 341:
Processing use of (reg 100 cc) in insn 336:
  Adding insn 335 to worklist
Processing use of (reg 127 [ hpre ]) in insn 335:
  Adding insn 172 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 9 to worklist
Processing use of (reg 120 [ _8 ]) in insn 172:
  Adding insn 36 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 36:
Processing use of (reg 295) in insn 323:
  Adding insn 322 to worklist
Processing use of (reg 159 [ _50 ]) in insn 328:
  Adding insn 326 to worklist
Processing use of (reg 295) in insn 328:
Processing use of (reg 296) in insn 326:
  Adding insn 324 to worklist
Processing use of (reg 297 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ]) in insn 326:
  Adding insn 325 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 325:
Processing use of (reg 156 [ _47 ]) in insn 324:
Processing use of (reg 292) in insn 313:
  Adding insn 312 to worklist
Processing use of (reg 155 [ _46 ]) in insn 317:
  Adding insn 315 to worklist
Processing use of (reg 292) in insn 317:
Processing use of (reg 293) in insn 315:
  Adding insn 314 to worklist
Processing use of (reg 153 [ _44 ]) in insn 314:
Processing use of (reg 100 cc) in insn 309:
  Adding insn 308 to worklist
Processing use of (reg 291) in insn 308:
  Adding insn 307 to worklist
Processing use of (reg 120 [ _8 ]) in insn 307:
  Adding insn 287 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 287:
Processing use of (reg 289) in insn 300:
  Adding insn 299 to worklist
Processing use of (reg 151 [ _42 ]) in insn 303:
  Adding insn 301 to worklist
Processing use of (reg 289) in insn 303:
Processing use of (reg 150 [ _41 ]) in insn 301:
Processing use of (reg 100 cc) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 288) in insn 295:
  Adding insn 294 to worklist
Processing use of (reg 120 [ _8 ]) in insn 294:
Processing use of (reg 100 cc) in insn 290:
  Adding insn 289 to worklist
Processing use of (reg 287) in insn 289:
  Adding insn 288 to worklist
Processing use of (reg 120 [ _8 ]) in insn 288:
Processing use of (reg 278) in insn 277:
Processing use of (reg 100 cc) in insn 283:
  Adding insn 282 to worklist
Processing use of (reg 284) in insn 282:
  Adding insn 279 to worklist
Processing use of (reg 285) in insn 282:
  Adding insn 281 to worklist
Processing use of (reg 286 [ RCC_ClkInitStruct_98(D)->SYSCLKSource ]) in insn 281:
  Adding insn 280 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 280:
Processing use of (reg 144 [ _34 ]) in insn 279:
Processing use of (reg 13 sp) in insn 262:
Processing use of (reg 100 cc) in insn 269:
  Adding insn 268 to worklist
Processing use of (reg 281) in insn 268:
  Adding insn 264 to worklist
Processing use of (reg 336) in insn 268:
  Adding insn 267 to worklist
Processing use of (reg 142 [ _32 ]) in insn 264:
  Adding insn 263 to worklist
Processing use of (reg 194 [ tickstart ]) in insn 264:
  Adding insn 255 to worklist
Processing use of (reg 0 r0) in insn 255:
Processing use of (reg 0 r0) in insn 263:
Processing use of (reg 278) in insn 248:
Processing use of (reg 141 [ _31 ]) in insn 252:
  Adding insn 250 to worklist
Processing use of (reg 278) in insn 252:
Processing use of (reg 122 [ _10 ]) in insn 250:
  Adding insn 77 to worklist
  Adding insn 228 to worklist
  Adding insn 242 to worklist
Processing use of (reg 279) in insn 250:
  Adding insn 249 to worklist
Processing use of (reg 139 [ _28 ]) in insn 249:
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 242:
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 228:
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 77:
Processing use of (reg 13 sp) in insn 254:
Processing use of (reg 275) in insn 235:
  Adding insn 234 to worklist
Processing use of (reg 138 [ _27 ]) in insn 239:
  Adding insn 237 to worklist
Processing use of (reg 275) in insn 239:
Processing use of (reg 276) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 136 [ _25 ]) in insn 236:
Processing use of (reg 13 sp) in insn 218:
Processing use of (reg 100 cc) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 192 [ pllfreq ]) in insn 225:
  Adding insn 219 to worklist
Processing use of (reg 274) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 0 r0) in insn 219:
Processing use of (reg 272) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 100 cc) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 273) in insn 213:
  Adding insn 212 to worklist
Processing use of (reg 134 [ _23 ]) in insn 212:
Processing use of (reg 270) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 100 cc) in insn 203:
  Adding insn 202 to worklist
Processing use of (reg 271) in insn 202:
  Adding insn 201 to worklist
Processing use of (reg 132 [ _21 ]) in insn 201:
Processing use of (reg 100 cc) in insn 196:
  Adding insn 195 to worklist
Processing use of (reg 122 [ _10 ]) in insn 195:
Processing use of (reg 267) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 131 [ _20 ]) in insn 187:
  Adding insn 185 to worklist
Processing use of (reg 267) in insn 187:
Processing use of (reg 268) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 129 [ _18 ]) in insn 184:
Processing use of (reg 100 cc) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 266 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ]) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 176:
Processing use of (reg 100 cc) in insn 174:
  Adding insn 173 to worklist
Processing use of (reg 127 [ hpre ]) in insn 173:
Processing use of (reg 254) in insn 167:
  Adding insn 140 to worklist
Processing use of (reg 100 cc) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 265) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 125 [ _13 ]) in insn 168:
Processing use of (reg 254) in insn 141:
Processing use of (reg 100 cc) in insn 163:
  Adding insn 162 to worklist
Processing use of (reg 260 [ sysclockfreq ]) in insn 162:
  Adding insn 157 to worklist
Processing use of (reg 263) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 210 [ pllvco ]) in insn 157:
  Adding insn 117 to worklist
  Adding insn 133 to worklist
Processing use of (reg 258 [ pllr ]) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 257) in insn 156:
  Adding insn 155 to worklist
Processing use of (reg 256) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 255) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 211 [ _142 ]) in insn 153:
Processing use of (reg 247) in insn 133:
  Adding insn 128 to worklist
Processing use of (reg 249) in insn 133:
  Adding insn 130 to worklist
Processing use of (reg 201 [ pllm ]) in insn 130:
  Adding insn 101 to worklist
Processing use of (reg 250) in insn 130:
  Adding insn 129 to worklist
Processing use of (reg 234) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 233) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 198 [ _128 ]) in insn 99:
Processing use of (reg 246) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 207 [ _138 ]) in insn 127:
Processing use of (reg 238) in insn 117:
  Adding insn 112 to worklist
Processing use of (reg 240) in insn 117:
  Adding insn 114 to worklist
Processing use of (reg 201 [ pllm ]) in insn 114:
Processing use of (reg 241) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 237) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 203 [ _133 ]) in insn 111:
Processing use of (reg 229) in insn 126:
  Adding insn 82 to worklist
Processing use of (reg 229) in insn 110:
Processing use of (reg 229) in insn 94:
Processing use of (reg 229) in insn 98:
Processing use of (reg 100 cc) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 235 [ pllsource ]) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 196 [ _126 ]) in insn 104:
Processing use of (reg 229) in insn 83:
Processing use of (reg 100 cc) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 230) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 123 [ _11 ]) in insn 84:
Processing use of (reg 100 cc) in insn 79:
  Adding insn 78 to worklist
Processing use of (reg 122 [ _10 ]) in insn 78:
Processing use of (reg 100 cc) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 228) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 120 [ _8 ]) in insn 67:
Processing use of (reg 220) in insn 47:
  Adding insn 29 to worklist
Processing use of (reg 117 [ _5 ]) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 220) in insn 51:
Processing use of (reg 219 [ FLatency ]) in insn 49:
Processing use of (reg 224) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 115 [ _3 ]) in insn 48:
Processing use of (reg 220) in insn 54:
Processing use of (reg 100 cc) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 219 [ FLatency ]) in insn 57:
Processing use of (reg 227) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 118 [ _6 ]) in insn 56:
Processing use of (reg 100 cc) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 222) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 120 [ _8 ]) in insn 37:
Processing use of (reg 220) in insn 30:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 219 [ FLatency ]) in insn 32:
Processing use of (reg 221) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 113 [ _1 ]) in insn 31:
Processing use of (reg 100 cc) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 218 [ RCC_ClkInitStruct ]) in insn 19:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_ClockConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={10d,10u} r1={8d,1u} r2={8d} r3={8d} r7={1d,47u} r12={12d} r13={1d,54u} r14={8d} r15={7d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={34d,27u} r101={7d} r102={1d,47u} r103={1d,46u} r104={7d} r105={7d} r106={7d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r120={2d,6u} r122={3d,3u} r123={1d,1u} r125={1d,1u} r127={6d,4u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r171={1d,2u} r173={1d,1u} r176={1d,1u} r178={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r192={1d,2u,1e} r194={1d,2u} r195={1d,2u} r196={1d,2u} r198={1d,1u} r201={1d,3u,2e} r203={1d,1u} r207={1d,1u} r210={2d,6u} r211={1d,4u} r217={2d,1u} r218={1d,12u} r219={1d,6u} r220={1d,4u} r221={1d,1u} r222={1d,1u} r224={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,5u} r230={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r237={1d,1u} r238={1d,1u} r240={1d,1u} r241={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r250={1d,1u} r254={1d,2u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r260={1d,1u,1e} r263={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,2u} r268={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,2u} r276={1d,1u} r278={1d,5u} r279={1d,1u} r281={1d,1u,1e} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,2u} r291={1d,1u} r292={1d,2u} r293={1d,1u} r295={1d,2u} r296={1d,1u} r297={1d,1u} r301={1d,4u} r302={1d,1u} r303={1d,1u} r305={1d,1u} r307={1d,1u,1e} r310={1d,1u} r311={1d,2u} r312={1d,1u} r313={1d,1u} r315={1d,1u} r316={1d,2u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u,1e} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r335={1d,1u} r336={1d,1u} 
;;    total ref usage 1161{728d,426u,7e} in 308{301 regular + 7 call} insns.
(note 12 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 3 2 (set (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
        (reg:SI 0 r0 [ RCC_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":768:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_ClkInitStruct ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 219 [ FLatency ])
        (reg:SI 1 r1 [ FLatency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":768:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ FLatency ])
        (nil)))
(note 4 3 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 4 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":769:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":770:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":771:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI hpre (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":771:12 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":774:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":774:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 55 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":774:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 879501932 (nil)))
 -> 24)
(code_label 55 20 21 3 166 (nil) [4 uses])
(note 21 55 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 21 24 3 (set (reg:SI 217 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":776:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 47
(code_label 24 11 25 4 161 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":780:3 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":781:3 -1
     (nil))
(debug_insn 28 27 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:3 -1
     (nil))
(insn 29 28 30 4 (set (reg/f:SI 220)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 4 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 220) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 221)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 221)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))
(jump_insn 33 32 59 4 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":788:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 43)
(code_label 59 33 34 5 167 (nil) [0 uses])
(note 34 59 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":802:3 -1
     (nil))
(insn 36 35 37 5 (set (reg:SI 120 [ _8 ])
        (mem:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ]) [1 RCC_ClkInitStruct_98(D)->ClockType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":802:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 5 (set (reg:SI 222)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":802:38 90 {*arm_andsi3_insn}
     (nil))
(insn 38 37 39 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 222)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":802:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 222)
        (nil)))
(jump_insn 39 38 43 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":802:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 73)
      ; pc falls through to BB 7
(code_label 43 39 44 6 163 (nil) [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":791:5 -1
     (nil))
(insn 47 45 48 6 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 220) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":791:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 6 (set (reg:SI 224)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":791:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 49 48 51 6 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 224)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":791:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(insn 51 49 52 6 (set (mem/v:SI (reg/f:SI 220) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":791:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 52 51 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":795:5 -1
     (nil))
(insn 54 52 56 6 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 220) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":795:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (nil)))
(insn 56 54 57 6 (set (reg:SI 227)
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":795:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 57 56 58 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 227)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":795:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(jump_insn 58 57 64 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":795:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 55)
      ; pc falls through to BB 5
(note 64 58 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 7 (var_location:SI hpre (const_int 0 [0])) -1
     (nil))
(debug_insn 66 65 67 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:3 -1
     (nil))
(insn 67 66 68 7 (set (reg:SI 228)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:39 90 {*arm_andsi3_insn}
     (nil))
(insn 68 67 69 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 228)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(jump_insn 69 68 73 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 291)
      ; pc falls through to BB 38
(code_label 73 69 74 8 164 (nil) [1 uses])
(note 74 73 75 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 75 74 76 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":804:5 -1
     (nil))
(debug_insn 76 75 77 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":807:5 -1
     (nil))
(insn 77 76 78 8 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 4 [0x4])) [1 RCC_ClkInitStruct_98(D)->SYSCLKSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":807:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _10 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":807:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 79 78 80 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":807:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 192)
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:7 -1
     (nil))
(insn 82 81 83 9 (set (reg/f:SI 229)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 9 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 229) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 83 85 9 (set (reg:SI 230)
        (and:SI (reg:SI 123 [ _11 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 85 84 86 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 230)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 230)
        (nil)))
(jump_insn 86 85 87 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":810:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 55)
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:7 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1360:17 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1362:3 -1
     (nil))
(debug_insn 91 90 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1363:3 -1
     (nil))
(debug_insn 92 91 94 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1368:3 -1
     (nil))
(insn 94 92 95 10 (set (reg:SI 196 [ _126 ])
        (mem/v:SI (plus:SI (reg/f:SI 229)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1368:15 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 95 94 96 10 (var_location:SI pllsource (and:SI (reg:SI 196 [ _126 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1368:13 -1
     (nil))
(debug_insn 96 95 98 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:3 -1
     (nil))
(insn 98 96 99 10 (set (reg:SI 198 [ _128 ])
        (mem/v:SI (plus:SI (reg/f:SI 229)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 10 (set (reg:SI 233)
        (lshiftrt:SI (reg:SI 198 [ _128 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:52 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 198 [ _128 ])
        (nil)))
(insn 100 99 101 10 (set (reg:SI 234)
        (and:SI (reg:SI 233)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:52 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))
(insn 101 100 102 10 (set (reg/v:SI 201 [ pllm ])
        (plus:SI (reg:SI 234)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:8 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 234)
        (nil)))
(debug_insn 102 101 103 10 (var_location:SI pllm (reg/v:SI 201 [ pllm ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1369:8 -1
     (nil))
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1371:3 -1
     (nil))
(insn 104 103 105 10 (set (reg:SI 235 [ pllsource ])
        (and:SI (reg:SI 196 [ _126 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1368:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ _126 ])
        (nil)))
(insn 105 104 106 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 235 [ pllsource ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1371:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ pllsource ])
        (nil)))
(jump_insn 106 105 107 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 122)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1371:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 122)
(note 107 106 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 108 107 110 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:5 -1
     (nil))
(insn 110 108 111 11 (set (reg:SI 203 [ _133 ])
        (mem/v:SI (plus:SI (reg/f:SI 229)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(insn 111 110 112 11 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 203 [ _133 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 203 [ _133 ])
        (nil)))
(insn 112 111 113 11 (set (reg:SI 238)
        (and:SI (reg:SI 237)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:77 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))
(insn 113 112 114 11 (set (reg:SI 241)
        (const_int 8000000 [0x7a1200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 117 11 (set (reg:SI 240)
        (udiv:SI (reg:SI 241)
            (reg/v:SI 201 [ pllm ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:25 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg/v:SI 201 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 8000000 [0x7a1200])
                    (reg/v:SI 201 [ pllm ]))
                (nil)))))
(insn 117 114 118 11 (set (reg/v:SI 210 [ pllvco ])
        (mult:SI (reg:SI 240)
            (reg:SI 238))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:12 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 240)
        (expr_list:REG_DEAD (reg:SI 238)
            (nil))))
(debug_insn 118 117 119 11 (var_location:SI pllvco (reg/v:SI 210 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1374:12 -1
     (nil))
(debug_insn 119 118 122 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1375:5 -1
     (nil))
      ; pc falls through to BB 13
(code_label 122 119 123 12 171 (nil) [1 uses])
(note 123 122 124 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 126 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:5 -1
     (nil))
(insn 126 124 127 12 (set (reg:SI 207 [ _138 ])
        (mem/v:SI (plus:SI (reg/f:SI 229)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))
(insn 127 126 128 12 (set (reg:SI 246)
        (lshiftrt:SI (reg:SI 207 [ _138 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 207 [ _138 ])
        (nil)))
(insn 128 127 129 12 (set (reg:SI 247)
        (and:SI (reg:SI 246)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:77 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(insn 129 128 130 12 (set (reg:SI 250)
        (const_int 16000000 [0xf42400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 133 12 (set (reg:SI 249)
        (udiv:SI (reg:SI 250)
            (reg/v:SI 201 [ pllm ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:25 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_DEAD (reg/v:SI 201 [ pllm ])
            (expr_list:REG_EQUAL (udiv:SI (const_int 16000000 [0xf42400])
                    (reg/v:SI 201 [ pllm ]))
                (nil)))))
(insn 133 130 134 12 (set (reg/v:SI 210 [ pllvco ])
        (mult:SI (reg:SI 249)
            (reg:SI 247))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:12 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg:SI 247)
            (nil))))
(debug_insn 134 133 135 12 (var_location:SI pllvco (reg/v:SI 210 [ pllvco ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1379:12 -1
     (nil))
(debug_insn 135 134 136 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1380:5 -1
     (nil))
(code_label 136 135 137 13 172 (nil) [0 uses])
(note 137 136 138 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 13 (var_location:SI pllvco (reg/v:SI 210 [ pllvco ])) -1
     (nil))
(debug_insn 139 138 140 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:3 -1
     (nil))
(insn 140 139 141 13 (set (reg/f:SI 254)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 13 (set (reg:SI 211 [ _142 ])
        (mem/v:SI (plus:SI (reg/f:SI 254)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 142 141 143 13 (var_location:SI pllr (ashift:SI (plus:SI (and:SI (lshiftrt:SI (reg:SI 211 [ _142 ])
                    (const_int 25 [0x19]))
                (const_int 3 [0x3]))
            (const_int 1 [0x1]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:8 -1
     (nil))
(debug_insn 143 142 459 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1384:3 -1
     (nil))
(debug_insn 459 143 144 13 (var_location:SI D#1 (lshiftrt:SI (reg:SI 211 [ _142 ])
        (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":941:1 -1
     (nil))
(debug_insn 144 459 145 13 (var_location:SI sysclockfreq (udiv:SI (reg/v:SI 210 [ pllvco ])
        (ashift:SI (plus:SI (and:SI (debug_expr:SI D#1)
                    (const_int 3 [0x3]))
                (const_int 1 [0x1]))
            (const_int 1 [0x1])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1384:16 -1
     (nil))
(debug_insn 145 144 146 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1386:3 -1
     (nil))
(debug_insn 146 145 147 13 (var_location:SI sysclockfreq (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 147 146 148 13 (var_location:SI pllm (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 148 147 149 13 (var_location:SI pllr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 149 148 150 13 (var_location:SI pllsource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 150 149 460 13 (var_location:SI pllvco (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 460 150 151 13 (var_location:SI D#2 (lshiftrt:SI (reg:SI 211 [ _142 ])
        (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":941:1 -1
     (nil))
(debug_insn 151 460 152 13 (var_location:SI pllfreq (udiv:SI (reg/v:SI 210 [ pllvco ])
        (ashift:SI (plus:SI (and:SI (debug_expr:SI D#2)
                    (const_int 3 [0x3]))
                (const_int 1 [0x1]))
            (const_int 1 [0x1])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":816:17 -1
     (nil))
(debug_insn 152 151 153 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":819:7 -1
     (nil))
(insn 153 152 154 13 (set (reg:SI 255)
        (lshiftrt:SI (reg:SI 211 [ _142 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:53 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 211 [ _142 ])
        (nil)))
(insn 154 153 155 13 (set (reg:SI 256)
        (and:SI (reg:SI 255)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:53 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(insn 155 154 156 13 (set (reg:SI 257)
        (plus:SI (reg:SI 256)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:78 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 256)
        (nil)))
(insn 156 155 157 13 (set (reg:SI 258 [ pllr ])
        (ashift:SI (reg:SI 257)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1383:8 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 257)
        (nil)))
(insn 157 156 161 13 (set (reg:SI 260 [ sysclockfreq ])
        (udiv:SI (reg/v:SI 210 [ pllvco ])
            (reg:SI 258 [ pllr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1384:16 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 258 [ pllr ])
        (expr_list:REG_DEAD (reg/v:SI 210 [ pllvco ])
            (nil))))
(insn 161 157 162 13 (set (reg:SI 263)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":819:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 161 163 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 260 [ sysclockfreq ])
            (reg:SI 263))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":819:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 263)
        (expr_list:REG_DEAD (reg:SI 260 [ sysclockfreq ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 260 [ sysclockfreq ])
                    (const_int 80000000 [0x4c4b400]))
                (nil)))))
(jump_insn 163 162 164 13 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 468)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":819:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 468)
(note 164 163 165 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 167 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:9 -1
     (nil))
(insn 167 165 168 14 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 254)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (nil)))
(insn 168 167 169 14 (set (reg:SI 265)
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 240 [0xf0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 169 168 170 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 265)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 265)
        (nil)))
(jump_insn 170 169 171 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 179)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 179)
(note 171 170 172 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 173 15 (set (reg/v:SI 127 [ hpre ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":822:48 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 173 172 174 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ hpre ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:71 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 174 173 175 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":821:71 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 243)
(note 175 174 176 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 177 16 (set (reg:SI 266 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 8 [0x8])) [1 RCC_ClkInitStruct_98(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":822:93 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 176 178 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 266 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":822:93 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 266 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ])
        (nil)))
(jump_insn 178 177 179 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 472)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":822:93 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 472)
(code_label 179 178 180 17 174 (nil) [1 uses])
(note 180 179 181 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 181 180 182 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 -1
     (nil))
(insn 182 181 183 17 (set (reg/f:SI 267)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 183 182 184 17 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 267)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 184 183 185 17 (set (reg:SI 268)
        (and:SI (reg:SI 129 [ _18 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 185 184 187 17 (set (reg:SI 131 [ _20 ])
        (ior:SI (reg:SI 268)
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 268)
        (nil)))
(insn 187 185 188 17 (set (mem/v:SI (plus:SI (reg/f:SI 267)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 131 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":825:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 267)
        (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
            (nil))))
(debug_insn 188 187 189 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":826:11 -1
     (nil))
(debug_insn 189 188 8 17 (var_location:SI hpre (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":826:16 -1
     (nil))
(insn 8 189 192 17 (set (reg/v:SI 127 [ hpre ])
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":826:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 192 8 193 18 170 (nil) [1 uses])
(note 193 192 194 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":833:7 -1
     (nil))
(insn 195 194 196 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _10 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":833:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(jump_insn 196 195 197 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":833:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 207)
(note 197 196 198 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 198 197 199 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:9 -1
     (nil))
(insn 199 198 200 19 (set (reg/f:SI 270)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 201 19 (set (reg:SI 132 [ _21 ])
        (mem/v:SI (reg/f:SI 270) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 270)
        (nil)))
(insn 201 200 202 19 (set (reg:SI 271)
        (and:SI (reg:SI 132 [ _21 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _21 ])
        (nil)))
(insn 202 201 203 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(jump_insn 203 202 207 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":836:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 55)
      ; pc falls through to BB 21
(code_label 207 203 208 20 175 (nil) [1 uses])
(note 208 207 209 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 209 208 210 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:9 -1
     (nil))
(insn 210 209 211 20 (set (reg/f:SI 272)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 211 210 212 20 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (reg/f:SI 272) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 272)
        (nil)))
(insn 212 211 213 20 (set (reg:SI 273)
        (and:SI (reg:SI 134 [ _23 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (nil)))
(insn 213 212 214 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 273)
        (nil)))
(jump_insn 214 213 215 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 55)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":845:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 55)
(code_label 215 214 216 21 176 (nil) [0 uses])
(note 216 215 217 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":851:7 -1
     (nil))
(call_insn 218 217 219 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x3]  <function_decl 00000000068f5000 HAL_RCC_GetSysClockFreq>) [0 HAL_RCC_GetSysClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":851:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x3]  <function_decl 00000000068f5000 HAL_RCC_GetSysClockFreq>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 219 218 220 21 (set (reg/v:SI 192 [ pllfreq ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":851:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 220 219 221 21 (var_location:SI pllfreq (reg/v:SI 192 [ pllfreq ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":851:17 -1
     (nil))
(debug_insn 221 220 224 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":854:7 -1
     (nil))
(insn 224 221 225 21 (set (reg:SI 274)
        (const_int 80000000 [0x4c4b400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":854:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 225 224 226 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 192 [ pllfreq ])
            (reg:SI 274))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":854:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 274)
        (expr_list:REG_DEAD (reg/v:SI 192 [ pllfreq ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 192 [ pllfreq ])
                    (const_int 80000000 [0x4c4b400]))
                (nil)))))
(jump_insn 226 225 227 21 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 231)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":854:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 231)
(note 227 226 228 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 5 22 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 4 [0x4])) [1 RCC_ClkInitStruct_98(D)->SYSCLKSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 228 231 22 (set (reg/v:SI 127 [ hpre ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":771:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 231 5 232 23 177 (nil) [1 uses])
(note 232 231 233 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 233 232 234 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 -1
     (nil))
(insn 234 233 235 23 (set (reg/f:SI 275)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 235 234 236 23 (set (reg:SI 136 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 235 237 23 (set (reg:SI 276)
        (and:SI (reg:SI 136 [ _25 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _25 ])
        (nil)))
(insn 237 236 239 23 (set (reg:SI 138 [ _27 ])
        (ior:SI (reg:SI 276)
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 276)
        (nil)))
(insn 239 237 240 23 (set (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 138 [ _27 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":856:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 275)
        (expr_list:REG_DEAD (reg:SI 138 [ _27 ])
            (nil))))
(debug_insn 240 239 241 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":857:9 -1
     (nil))
(debug_insn 241 240 242 23 (var_location:SI hpre (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":857:14 -1
     (nil))
(insn 242 241 7 23 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 4 [0x4])) [1 RCC_ClkInitStruct_98(D)->SYSCLKSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 242 468 23 (set (reg/v:SI 127 [ hpre ])
        (const_int 128 [0x80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":857:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 468 7 467 24 192 (nil) [1 uses])
(note 467 468 6 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 6 467 472 24 (set (reg/v:SI 127 [ hpre ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":771:12 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 26
(code_label 472 6 471 25 193 (nil) [1 uses])
(note 471 472 9 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 9 471 243 25 (set (reg/v:SI 127 [ hpre ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":771:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 243 9 244 26 173 (nil) [1 uses])
(note 244 243 245 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 26 (var_location:SI hpre (reg/v:SI 127 [ hpre ])) -1
     (nil))
(debug_insn 246 245 247 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 -1
     (nil))
(insn 247 246 248 26 (set (reg/f:SI 278)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 26 (set (reg:SI 139 [ _28 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 249 248 250 26 (set (reg:SI 279)
        (and:SI (reg:SI 139 [ _28 ])
            (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _28 ])
        (nil)))
(insn 250 249 252 26 (set (reg:SI 141 [ _31 ])
        (ior:SI (reg:SI 279)
            (reg:SI 122 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 279)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 252 250 253 26 (set (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 141 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":862:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ _31 ])
        (nil)))
(debug_insn 253 252 254 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":865:5 -1
     (nil))
(call_insn 254 253 255 26 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":865:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 255 254 256 26 (set (reg/v:SI 194 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":865:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 256 255 257 26 (var_location:SI tickstart (reg/v:SI 194 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":865:17 -1
     (nil))
(debug_insn 257 256 267 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:5 -1
     (nil))
(insn 267 257 278 26 (set (reg:SI 336)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 29
(code_label 278 267 260 27 179 (nil) [1 uses])
(note 260 278 261 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 261 260 262 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:7 -1
     (nil))
(call_insn 262 261 263 27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 263 262 264 27 (set (reg:SI 142 [ _32 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 264 263 268 27 (set (reg:SI 281)
        (minus:SI (reg:SI 142 [ _32 ])
            (reg/v:SI 194 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:26 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (nil)))
(insn 268 264 269 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 281)
            (reg:SI 336))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 281)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 269 268 381 27 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 273)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":869:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 273)
(code_label 381 269 270 28 188 (nil) [1 uses])
(note 270 381 10 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 10 270 273 28 (set (reg:SI 217 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":871:16 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 47
(code_label 273 10 274 29 178 (nil) [1 uses])
(note 274 273 275 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 275 274 277 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:11 -1
     (nil))
(insn 277 275 279 29 (set (reg:SI 144 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 279 277 280 29 (set (reg:SI 284)
        (and:SI (reg:SI 144 [ _34 ])
            (const_int 12 [0xc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _34 ])
        (nil)))
(insn 280 279 281 29 (set (reg:SI 286 [ RCC_ClkInitStruct_98(D)->SYSCLKSource ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 4 [0x4])) [1 RCC_ClkInitStruct_98(D)->SYSCLKSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:78 728 {*thumb2_movsi_vfp}
     (nil))
(insn 281 280 282 29 (set (reg:SI 285)
        (ashift:SI (reg:SI 286 [ RCC_ClkInitStruct_98(D)->SYSCLKSource ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:78 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 286 [ RCC_ClkInitStruct_98(D)->SYSCLKSource ])
        (nil)))
(insn 282 281 283 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 284)
            (reg:SI 285))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_DEAD (reg:SI 284)
            (nil))))
(jump_insn 283 282 284 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":867:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 278)
(note 284 283 285 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 285 284 286 30 (var_location:SI hpre (reg/v:SI 127 [ hpre ])) -1
     (nil))
(debug_insn 286 285 287 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:3 -1
     (nil))
(insn 287 286 288 30 (set (reg:SI 120 [ _8 ])
        (mem:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ]) [1 RCC_ClkInitStruct_98(D)->ClockType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 287 289 30 (set (reg:SI 287)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:39 90 {*arm_andsi3_insn}
     (nil))
(insn 289 288 290 30 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 287)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 287)
        (nil)))
(jump_insn 290 289 291 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":877:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 331)
(code_label 291 290 292 31 168 (nil) [1 uses])
(note 292 291 293 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":881:5 -1
     (nil))
(insn 294 293 295 31 (set (reg:SI 288)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":881:41 90 {*arm_andsi3_insn}
     (nil))
(insn 295 294 296 31 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 288)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":881:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 288)
        (nil)))
(jump_insn 296 295 297 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 304)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":881:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 304)
(note 297 296 298 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 298 297 299 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":883:7 -1
     (nil))
(insn 299 298 300 32 (set (reg/f:SI 289)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":883:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 300 299 301 32 (set (reg:SI 150 [ _41 ])
        (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":883:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 301 300 303 32 (set (reg:SI 151 [ _42 ])
        (ior:SI (reg:SI 150 [ _41 ])
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":883:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _41 ])
        (nil)))
(insn 303 301 304 32 (set (mem/v:SI (plus:SI (reg/f:SI 289)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 151 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":883:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 289)
        (expr_list:REG_DEAD (reg:SI 151 [ _42 ])
            (nil))))
(code_label 304 303 305 33 181 (nil) [1 uses])
(note 305 304 306 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 306 305 307 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":885:5 -1
     (nil))
(insn 307 306 308 33 (set (reg:SI 291)
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":885:41 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 308 307 309 33 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 291)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":885:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 291)
        (nil)))
(jump_insn 309 308 310 33 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 318)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":885:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 318)
(note 310 309 311 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 311 310 312 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 -1
     (nil))
(insn 312 311 313 34 (set (reg/f:SI 292)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 312 314 34 (set (reg:SI 153 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 292)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 314 313 315 34 (set (reg:SI 293)
        (and:SI (reg:SI 153 [ _44 ])
            (const_int -16129 [0xffffffffffffc0ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _44 ])
        (nil)))
(insn 315 314 317 34 (set (reg:SI 155 [ _46 ])
        (ior:SI (reg:SI 293)
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 293)
        (nil)))
(insn 317 315 318 34 (set (mem/v:SI (plus:SI (reg/f:SI 292)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 155 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":887:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 292)
        (expr_list:REG_DEAD (reg:SI 155 [ _46 ])
            (nil))))
(code_label 318 317 319 35 182 (nil) [1 uses])
(note 319 318 320 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 320 319 321 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":891:5 -1
     (nil))
(debug_insn 321 320 322 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 -1
     (nil))
(insn 322 321 323 35 (set (reg/f:SI 295)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 322 324 35 (set (reg:SI 156 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 323 325 35 (set (reg:SI 296)
        (and:SI (reg:SI 156 [ _47 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _47 ])
        (nil)))
(insn 325 324 326 35 (set (reg:SI 297 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 8 [0x8])) [1 RCC_ClkInitStruct_98(D)->AHBCLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 325 328 35 (set (reg:SI 159 [ _50 ])
        (ior:SI (reg:SI 296)
            (reg:SI 297 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 297 [ RCC_ClkInitStruct_98(D)->AHBCLKDivider ])
        (expr_list:REG_DEAD (reg:SI 296)
            (nil))))
(insn 328 326 331 35 (set (mem/v:SI (plus:SI (reg/f:SI 295)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 159 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":892:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 295)
        (expr_list:REG_DEAD (reg:SI 159 [ _50 ])
            (nil))))
      ; pc falls through to BB 38
(code_label 331 328 332 36 180 (nil) [1 uses])
(note 332 331 333 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 333 332 335 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":897:5 -1
     (nil))
(insn 335 333 336 36 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ hpre ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":897:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ hpre ])
        (nil)))
(jump_insn 336 335 337 36 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 344)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":897:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 350826540 (nil)))
 -> 344)
(note 337 336 338 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 338 337 340 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":899:7 -1
     (nil))
(insn 340 338 341 37 (set (reg:SI 160 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":899:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 341 340 343 37 (set (reg:SI 161 [ _52 ])
        (and:SI (reg:SI 160 [ _51 ])
            (const_int -241 [0xffffffffffffff0f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":899:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _51 ])
        (nil)))
(insn 343 341 344 37 (set (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 161 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":899:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (expr_list:REG_DEAD (reg:SI 161 [ _52 ])
            (nil))))
(code_label 344 343 345 38 169 (nil) [1 uses])
(note 345 344 346 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 346 345 347 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:3 -1
     (nil))
(insn 347 346 348 38 (set (reg/f:SI 301)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 348 347 349 38 (set (reg:SI 162 [ _53 ])
        (mem/v:SI (reg/f:SI 301) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 349 348 350 38 (set (reg:SI 302)
        (and:SI (reg:SI 162 [ _53 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:18 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _53 ])
        (nil)))
(insn 350 349 351 38 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 302)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 302)
        (nil)))
(jump_insn 351 350 397 38 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 361)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":904:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 361)
(code_label 397 351 352 39 190 (nil) [0 uses])
(note 352 397 353 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 353 352 354 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":923:3 -1
     (nil))
(insn 354 353 355 39 (set (reg:SI 171 [ _62 ])
        (mem:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ]) [1 RCC_ClkInitStruct_98(D)->ClockType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":923:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 355 354 356 39 (set (reg:SI 303)
        (and:SI (reg:SI 171 [ _62 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":923:39 90 {*arm_andsi3_insn}
     (nil))
(insn 356 355 357 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 303)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":923:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 303)
        (nil)))
(jump_insn 357 356 361 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 401)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":923:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 401)
      ; pc falls through to BB 44
(code_label 361 357 362 40 184 (nil) [1 uses])
(note 362 361 363 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 363 362 365 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":907:5 -1
     (nil))
(insn 365 363 366 40 (set (reg:SI 164 [ _55 ])
        (mem/v:SI (reg/f:SI 301) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":907:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 40 (set (reg:SI 305)
        (and:SI (reg:SI 164 [ _55 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":907:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ _55 ])
        (nil)))
(insn 367 366 369 40 (set (reg:SI 166 [ _57 ])
        (ior:SI (reg:SI 305)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":907:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 305)
        (nil)))
(insn 369 367 370 40 (set (mem/v:SI (reg/f:SI 301) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])
        (reg:SI 166 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":907:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ _57 ])
        (nil)))
(debug_insn 370 369 371 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":911:5 -1
     (nil))
(call_insn 371 370 372 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":911:17 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 372 371 373 40 (set (reg/v:SI 195 [ tickstart ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":911:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 373 372 374 40 (var_location:SI tickstart (reg/v:SI 195 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":911:17 -1
     (nil))
(debug_insn 374 373 385 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:5 -1
     (nil))
(insn 385 374 393 40 (set (reg:SI 335)
        (const_int 5000 [0x1388])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:10 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 42
(code_label 393 385 377 41 189 (nil) [1 uses])
(note 377 393 378 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 378 377 379 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:7 -1
     (nil))
(call_insn 379 378 380 41 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:12 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cc1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 380 379 382 41 (set (reg:SI 167 [ _58 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 382 380 386 41 (set (reg:SI 307)
        (minus:SI (reg:SI 167 [ _58 ])
            (reg/v:SI 195 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:26 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _58 ])
        (nil)))
(insn 386 382 387 41 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 307)
            (reg:SI 335))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 307)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 307)
                (const_int 5000 [0x1388]))
            (nil))))
(jump_insn 387 386 388 41 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 381)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":915:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 381)
(code_label 388 387 389 42 187 (nil) [0 uses])
(note 389 388 390 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 390 389 392 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:11 -1
     (nil))
(insn 392 390 394 42 (set (reg:SI 169 [ _60 ])
        (mem/v:SI (reg/f:SI 301) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 394 392 395 42 (set (reg:SI 310)
        (and:SI (reg:SI 169 [ _60 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _60 ])
        (nil)))
(insn 395 394 396 42 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 310)
            (reg/v:SI 219 [ FLatency ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 310)
        (nil)))
(jump_insn 396 395 401 42 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":913:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 393)
      ; pc falls through to BB 39
(code_label 401 396 402 43 185 (nil) [1 uses])
(note 402 401 403 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(debug_insn 403 402 404 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":925:5 -1
     (nil))
(debug_insn 404 403 405 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 -1
     (nil))
(insn 405 404 406 43 (set (reg/f:SI 311)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 406 405 407 43 (set (reg:SI 173 [ _64 ])
        (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 407 406 408 43 (set (reg:SI 312)
        (and:SI (reg:SI 173 [ _64 ])
            (const_int -1793 [0xfffffffffffff8ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _64 ])
        (nil)))
(insn 408 407 409 43 (set (reg:SI 313 [ RCC_ClkInitStruct_98(D)->APB1CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 12 [0xc])) [1 RCC_ClkInitStruct_98(D)->APB1CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 409 408 411 43 (set (reg:SI 176 [ _67 ])
        (ior:SI (reg:SI 312)
            (reg:SI 313 [ RCC_ClkInitStruct_98(D)->APB1CLKDivider ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 313 [ RCC_ClkInitStruct_98(D)->APB1CLKDivider ])
        (expr_list:REG_DEAD (reg:SI 312)
            (nil))))
(insn 411 409 412 43 (set (mem/v:SI (plus:SI (reg/f:SI 311)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 176 [ _67 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":926:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_DEAD (reg:SI 176 [ _67 ])
            (nil))))
(code_label 412 411 413 44 186 (nil) [0 uses])
(note 413 412 414 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 414 413 415 44 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":930:3 -1
     (nil))
(insn 415 414 416 44 (set (reg:SI 315)
        (and:SI (reg:SI 171 [ _62 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":930:38 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _62 ])
        (nil)))
(insn 416 415 417 44 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 315)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":930:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (nil)))
(jump_insn 417 416 418 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 429)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":930:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 429)
(note 418 417 419 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 419 418 420 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":932:5 -1
     (nil))
(debug_insn 420 419 421 45 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 -1
     (nil))
(insn 421 420 422 45 (set (reg/f:SI 316)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 422 421 423 45 (set (reg:SI 178 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 423 422 424 45 (set (reg:SI 318 [ RCC_ClkInitStruct_98(D)->APB2CLKDivider ])
        (mem:SI (plus:SI (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
                (const_int 16 [0x10])) [1 RCC_ClkInitStruct_98(D)->APB2CLKDivider+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 218 [ RCC_ClkInitStruct ])
        (nil)))
(insn 424 423 425 45 (set (reg:SI 317)
        (ashift:SI (reg:SI 318 [ RCC_ClkInitStruct_98(D)->APB2CLKDivider ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 318 [ RCC_ClkInitStruct_98(D)->APB2CLKDivider ])
        (nil)))
(insn 425 424 426 45 (set (reg:SI 319)
        (and:SI (reg:SI 178 [ _69 ])
            (const_int -14337 [0xffffffffffffc7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 178 [ _69 ])
        (nil)))
(insn 426 425 428 45 (set (reg:SI 182 [ _73 ])
        (ior:SI (reg:SI 317)
            (reg:SI 319))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 319)
        (expr_list:REG_DEAD (reg:SI 317)
            (nil))))
(insn 428 426 429 45 (set (mem/v:SI (plus:SI (reg/f:SI 316)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])
        (reg:SI 182 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":933:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 316)
        (expr_list:REG_DEAD (reg:SI 182 [ _73 ])
            (nil))))
(code_label 429 428 430 46 191 (nil) [1 uses])
(note 430 429 431 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(debug_insn 431 430 432 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:3 -1
     (nil))
(call_insn 432 431 433 46 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x3]  <function_decl 00000000068f5000 HAL_RCC_GetSysClockFreq>) [0 HAL_RCC_GetSysClockFreq S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:21 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_GetSysClockFreq") [flags 0x3]  <function_decl 00000000068f5000 HAL_RCC_GetSysClockFreq>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 433 432 434 46 (set (reg:SI 183 [ _74 ])
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 434 433 435 46 (set (reg/f:SI 321)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:65 728 {*thumb2_movsi_vfp}
     (nil))
(insn 435 434 436 46 (set (reg:SI 184 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 321)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:65 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 321)
        (nil)))
(insn 436 435 437 46 (set (reg/f:SI 322)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fb6c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 437 436 438 46 (set (reg/f:SI 323)
        (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005fb6cf0 AHBPrescTable>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 438 437 439 46 (set (reg:SI 324)
        (lshiftrt:SI (reg:SI 184 [ _75 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:100 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 184 [ _75 ])
        (nil)))
(insn 439 438 440 46 (set (reg:SI 325)
        (and:SI (reg:SI 324)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:100 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 324)
        (nil)))
(insn 440 439 442 46 (set (reg:SI 327 [ AHBPrescTable[_77] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 323)
                    (reg:SI 325)) [0 AHBPrescTable[_77]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:122 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 325)
        (expr_list:REG_DEAD (reg/f:SI 323)
            (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 325)
                            (symbol_ref:SI ("AHBPrescTable") [flags 0xc0]  <var_decl 0000000005fb6cf0 AHBPrescTable>)) [0 AHBPrescTable[_77]+0 S1 A8]))
                (nil)))))
(insn 442 440 443 46 (set (reg:SI 328)
        (and:SI (reg:SI 327 [ AHBPrescTable[_77] ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:122 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 327 [ AHBPrescTable[_77] ])
        (nil)))
(insn 443 442 444 46 (set (reg:SI 329)
        (zero_extend:SI (subreg:QI (reg:SI 328) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:122 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 328)
        (nil)))
(insn 444 443 445 46 (set (reg:SI 330)
        (lshiftrt:SI (reg:SI 183 [ _74 ])
            (reg:SI 329))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:47 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 329)
        (expr_list:REG_DEAD (reg:SI 183 [ _74 ])
            (nil))))
(insn 445 444 446 46 (set (mem/c:SI (reg/f:SI 322) [1 SystemCoreClock+0 S4 A32])
        (reg:SI 330)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":937:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 330)
        (expr_list:REG_DEAD (reg/f:SI 322)
            (nil))))
(debug_insn 446 445 447 46 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":940:3 -1
     (nil))
(insn 447 446 448 46 (set (reg/f:SI 331)
        (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":940:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 448 447 449 46 (set (reg:SI 332 [ uwTickPrio ])
        (mem/c:SI (reg/f:SI 331) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":940:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 331)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("uwTickPrio") [flags 0xc0]  <var_decl 0000000006c92f30 uwTickPrio>) [1 uwTickPrio+0 S4 A32])
            (nil))))
(insn 449 448 450 46 (set (reg:SI 0 r0)
        (reg:SI 332 [ uwTickPrio ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":940:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 332 [ uwTickPrio ])
        (nil)))
(call_insn/j 450 449 454 46 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":940:10 293 {*sibcall_value_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_InitTick") [flags 0x41]  <function_decl 0000000006cc1c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 454 450 455 47 162 (nil) [0 uses])
(note 455 454 462 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 462 455 463 47 (set (reg/i:SI 0 r0)
        (reg:SI 217 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":941:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 217 [ <retval> ])
        (nil)))
(insn 463 462 0 47 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":941:1 -1
     (nil))

;; Function HAL_RCC_GetHCLKFreq (HAL_RCC_GetHCLKFreq, funcdef_no=334, decl_uid=7483, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_GetHCLKFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 115[26,26] 116[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 115 116
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(3) 0[0],115[26],116[27]
;; rd  kill	(4) 0[0,1],115[26],116[27]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u7(0){ d0(bb 2 insn 12) }u8(7){ d5(bb 0 insn -1) }u9(13){ d6(bb 0 insn -1) }u10(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 12) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
  Adding insn 12 to worklist
Processing use of (reg 116 [ SystemCoreClock ]) in insn 12:
  Adding insn 7 to worklist
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 0 r0) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetHCLKFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fb6c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 12 2 (set (reg:SI 116 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 115) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (nil)))
(insn 12 7 13 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ SystemCoreClock ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1122:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ SystemCoreClock ])
        (nil)))
(insn 13 12 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1122:1 -1
     (nil))

;; Function HAL_RCC_GetPCLK1Freq (HAL_RCC_GetPCLK1Freq, funcdef_no=335, decl_uid=7485, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_GetPCLK1Freq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 57{37d,20u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 121[27,27] 122[28,28] 123[29,29] 124[30,30] 125[31,31] 126[32,32] 128[33,33] 129[34,34] 130[35,35] 131[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 121 122 123 124 125 126 128 129 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 121 122 123 124 125 126 128 129 130 131
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(12) 0[0],113[26],121[27],122[28],123[29],124[30],125[31],126[32],128[33],129[34],130[35],131[36]
;; rd  kill	(13) 0[0,1],113[26],121[27],122[28],123[29],124[30],125[31],126[32],128[33],129[34],130[35],131[36]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ d0(bb 2 insn 24) }u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 24) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 24 to worklist
Processing use of (reg 122) in insn 24:
  Adding insn 19 to worklist
Processing use of (reg 130) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 131 [ SystemCoreClock ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 123) in insn 18:
  Adding insn 10 to worklist
Processing use of (subreg (reg 129) 0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 128 [ APBPrescTable[_3] ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 124) in insn 14:
  Adding insn 11 to worklist
Processing use of (reg 126) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 125) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 121) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetPCLK1Freq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 57{37d,20u,0e} in 16{16 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1119:10 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:51 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:51 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (nil)))
(insn 10 9 11 2 (set (reg/f:SI 123)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fb6c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("APBPrescTable") [flags 0xc0]  <var_decl 0000000005fb6d80 APBPrescTable>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:50 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 125)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:87 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 126)
        (and:SI (reg:SI 125)
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:87 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 14 13 16 2 (set (reg:SI 128 [ APBPrescTable[_3] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 124)
                    (reg:SI 126)) [0 APBPrescTable[_3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:110 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(insn 16 14 17 2 (set (reg:SI 129)
        (and:SI (reg:SI 128 [ APBPrescTable[_3] ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:110 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ APBPrescTable[_3] ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 130)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:110 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 131 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 123) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 19 18 24 2 (set (reg:SI 122)
        (lshiftrt:SI (reg:SI 131 [ SystemCoreClock ])
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1133:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ SystemCoreClock ])
        (expr_list:REG_DEAD (reg:SI 130)
            (nil))))
(insn 24 19 25 2 (set (reg/i:SI 0 r0)
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1134:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 25 24 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1134:1 -1
     (nil))

;; Function HAL_RCC_GetPCLK2Freq (HAL_RCC_GetPCLK2Freq, funcdef_no=336, decl_uid=7487, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_GetPCLK2Freq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 57{37d,20u,0e} in 16{16 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 113[26,26] 121[27,27] 122[28,28] 123[29,29] 124[30,30] 125[31,31] 126[32,32] 128[33,33] 129[34,34] 130[35,35] 131[36,36] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 121 122 123 124 125 126 128 129 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 121 122 123 124 125 126 128 129 130 131
;; live  kill	
;; rd  in  	(4) 7[5],13[6],102[24],103[25]
;; rd  gen 	(12) 0[0],113[26],121[27],122[28],123[29],124[30],125[31],126[32],128[33],129[34],130[35],131[36]
;; rd  kill	(13) 0[0,1],113[26],121[27],122[28],123[29],124[30],125[31],126[32],128[33],129[34],130[35],131[36]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ d0(bb 2 insn 24) }u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 24) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 24 to worklist
Processing use of (reg 122) in insn 24:
  Adding insn 19 to worklist
Processing use of (reg 130) in insn 19:
  Adding insn 17 to worklist
Processing use of (reg 131 [ SystemCoreClock ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 123) in insn 18:
  Adding insn 10 to worklist
Processing use of (subreg (reg 129) 0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 128 [ APBPrescTable[_3] ]) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 124) in insn 14:
  Adding insn 11 to worklist
Processing use of (reg 126) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 125) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 113 [ _1 ]) in insn 12:
Processing use of (reg 121) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 25:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetPCLK2Freq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 57{37d,20u,0e} in 16{16 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1119:10 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:50 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:50 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (nil)))
(insn 10 9 11 2 (set (reg/f:SI 123)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fb6c60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1121:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("APBPrescTable") [flags 0xc0]  <var_decl 0000000005fb6d80 APBPrescTable>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 125)
        (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 11 [0xb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:86 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 126)
        (and:SI (reg:SI 125)
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:86 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 14 13 16 2 (set (reg:SI 128 [ APBPrescTable[_3] ])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 124)
                    (reg:SI 126)) [0 APBPrescTable[_3]+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:109 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 124)
            (nil))))
(insn 16 14 17 2 (set (reg:SI 129)
        (and:SI (reg:SI 128 [ APBPrescTable[_3] ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:109 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ APBPrescTable[_3] ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 130)
        (zero_extend:SI (subreg:QI (reg:SI 129) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:109 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 131 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 123) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 19 18 24 2 (set (reg:SI 122)
        (lshiftrt:SI (reg:SI 131 [ SystemCoreClock ])
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1145:32 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ SystemCoreClock ])
        (expr_list:REG_DEAD (reg:SI 130)
            (nil))))
(insn 24 19 25 2 (set (reg/i:SI 0 r0)
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1146:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 25 24 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1146:1 -1
     (nil))

;; Function HAL_RCC_GetOscConfig (HAL_RCC_GetOscConfig, funcdef_no=337, decl_uid=7489, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_RCC_GetOscConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={2d,3u} r119={1d,1u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r138={1d,1u} r141={1d,1u} r146={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,18u} r155={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,2u} r161={1d,1u} r163={1d,4u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,2u} r172={1d,1u} r174={1d,9u} r175={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} 
;;    total ref usage 219{82d,137u,0e} in 102{102 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,28] 102[29,29] 103[30,30] 113[31,31] 115[32,32] 117[33,33] 118[34,35] 119[36,36] 122[37,37] 124[38,38] 126[39,39] 128[40,40] 130[41,41] 132[42,42] 134[43,43] 138[44,44] 141[45,45] 146[46,46] 151[47,47] 153[48,48] 154[49,49] 155[50,50] 156[51,51] 157[52,52] 158[53,53] 160[54,54] 161[55,55] 163[56,56] 165[57,57] 166[58,58] 168[59,59] 169[60,60] 171[61,61] 172[62,62] 174[63,63] 175[64,64] 177[65,65] 179[66,66] 181[67,67] 183[68,68] 184[69,69] 185[70,70] 187[71,71] 188[72,72] 190[73,73] 191[74,74] 192[75,75] 193[76,76] 195[77,77] 196[78,78] 197[79,79] 198[80,80] 200[81,81] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[29],103[30]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[29],103[30]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[4],13[5],102[29],103[30]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d29(bb 0 insn -1) }u3(103){ d30(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 154 155 156 157
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 154 155 156 157
;; live  kill	
;; rd  in  	(5) 0[0],7[4],13[5],102[29],103[30]
;; rd  gen 	(6) 100[28],113[31],154[49],155[50],156[51],157[52]
;; rd  kill	(11) 100[23,24,25,26,27,28],113[31],154[49],155[50],156[51],157[52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 156
;; rd  out 	(6) 7[4],13[5],102[29],103[30],154[49],156[51]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ d4(bb 0 insn -1) }u12(13){ d5(bb 0 insn -1) }u13(102){ d29(bb 0 insn -1) }u14(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 158
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],156[51]
;; rd  gen 	(1) 158[53]
;; rd  kill	(1) 158[53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(7){ d4(bb 0 insn -1) }u18(13){ d5(bb 0 insn -1) }u19(102){ d29(bb 0 insn -1) }u20(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 100 [cc] 115 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 156
;; live  gen 	 100 [cc] 115 160
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],156[51]
;; rd  gen 	(3) 100[27],115[32],160[54]
;; rd  kill	(8) 100[23,24,25,26,27,28],115[32],160[54]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 160
;; rd  out 	(6) 7[4],13[5],102[29],103[30],154[49],160[54]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(102){ d29(bb 0 insn -1) }u28(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 161
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],160[54]
;; rd  gen 	(1) 161[55]
;; rd  kill	(1) 161[55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ d4(bb 0 insn -1) }u32(13){ d5(bb 0 insn -1) }u33(102){ d29(bb 0 insn -1) }u34(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 160
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 160
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],160[54]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 3 5 6 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ d4(bb 0 insn -1) }u38(13){ d5(bb 0 insn -1) }u39(102){ d29(bb 0 insn -1) }u40(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc] 117 118 119 122 163 165 166 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 100 [cc] 117 118 119 122 163 165 166 168
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[29],103[30],154[49]
;; rd  gen 	(9) 100[26],117[33],118[34],119[36],122[37],163[56],165[57],166[58],168[59]
;; rd  kill	(15) 100[23,24,25,26,27,28],117[33],118[34,35],119[36],122[37],163[56],165[57],166[58],168[59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 163
;; rd  out 	(6) 7[4],13[5],102[29],103[30],154[49],163[56]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 7 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(7){ d4(bb 0 insn -1) }u58(13){ d5(bb 0 insn -1) }u59(102){ d29(bb 0 insn -1) }u60(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 169
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],163[56]
;; rd  gen 	(1) 169[60]
;; rd  kill	(1) 169[60]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ d4(bb 0 insn -1) }u64(13){ d5(bb 0 insn -1) }u65(102){ d29(bb 0 insn -1) }u66(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc] 124 171
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 163
;; live  gen 	 100 [cc] 124 171
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],163[56]
;; rd  gen 	(3) 100[25],124[38],171[61]
;; rd  kill	(8) 100[23,24,25,26,27,28],124[38],171[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 171
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 171
;; rd  out 	(6) 7[4],13[5],102[29],103[30],154[49],171[61]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u71(7){ d4(bb 0 insn -1) }u72(13){ d5(bb 0 insn -1) }u73(102){ d29(bb 0 insn -1) }u74(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 172
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],171[61]
;; rd  gen 	(1) 172[62]
;; rd  kill	(1) 172[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(7){ d4(bb 0 insn -1) }u78(13){ d5(bb 0 insn -1) }u79(102){ d29(bb 0 insn -1) }u80(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 171
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 171
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 171
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[29],103[30],154[49],171[61]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; rd  out 	(5) 7[4],13[5],102[29],103[30],154[49]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 8 10 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(7){ d4(bb 0 insn -1) }u84(13){ d5(bb 0 insn -1) }u85(102){ d29(bb 0 insn -1) }u86(103){ d30(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 100 [cc] 126 128 130 132 134 138 141 146 151 153 174 175 177 179 181 183 184 185 187 188 190 191 192 193 195 196 197 198 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 100 [cc] 126 128 130 132 134 138 141 146 151 153 174 175 177 179 181 183 184 185 187 188 190 191 192 193 195 196 197 198 200
;; live  kill	
;; rd  in  	(5) 7[4],13[5],102[29],103[30],154[49]
;; rd  gen 	(30) 100[23],126[39],128[40],130[41],132[42],134[43],138[44],141[45],146[46],151[47],153[48],174[63],175[64],177[65],179[66],181[67],183[68],184[69],185[70],187[71],188[72],190[73],191[74],192[75],193[76],195[77],196[78],197[79],198[80],200[81]
;; rd  kill	(35) 100[23,24,25,26,27,28],126[39],128[40],130[41],132[42],134[43],138[44],141[45],146[46],151[47],153[48],174[63],175[64],177[65],179[66],181[67],183[68],184[69],185[70],187[71],188[72],190[73],191[74],192[75],193[76],195[77],196[78],197[79],198[80],200[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[29],103[30]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }
;;   reg 103 { d30(bb 0 insn -1) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u134(7){ d4(bb 0 insn -1) }u135(13){ d5(bb 0 insn -1) }u136(102){ d29(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[29],103[30]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d29(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 22 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 36 to worklist
  Adding insn 43 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 48 to worklist
  Adding insn 71 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 85 to worklist
  Adding insn 92 to worklist
  Adding insn 153 to worklist
  Adding insn 151 to worklist
  Adding insn 148 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 107 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
Finished finding needed instructions:
Processing use of (reg 174) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 99:
  Adding insn 2 to worklist
Processing use of (reg 175) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 126 [ _14 ]) in insn 98:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 174) in insn 102:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 104:
Processing use of (reg 177) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 128 [ _16 ]) in insn 103:
Processing use of (reg 174) in insn 107:
Processing use of (reg 153 [ cstore_85 ]) in insn 114:
  Adding insn 169 to worklist
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 114:
Processing use of (reg 100 cc) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 179) in insn 168:
  Adding insn 108 to worklist
Processing use of (reg 130 [ _18 ]) in insn 108:
Processing use of (reg 174) in insn 117:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 119:
Processing use of (reg 181) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 132 [ _20 ]) in insn 118:
Processing use of (reg 174) in insn 122:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 126:
Processing use of (reg 185) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 184) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 183) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 134 [ _22 ]) in insn 123:
Processing use of (reg 174) in insn 129:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 132:
Processing use of (reg 188) in insn 132:
  Adding insn 131 to worklist
Processing use of (reg 187) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 138 [ _26 ]) in insn 130:
Processing use of (reg 174) in insn 135:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 140:
Processing use of (reg 193) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 192) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 191) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 190) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 141 [ _29 ]) in insn 136:
Processing use of (reg 174) in insn 143:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 148:
Processing use of (reg 198) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 197) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 196) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 195) in insn 145:
  Adding insn 144 to worklist
Processing use of (reg 146 [ _34 ]) in insn 144:
Processing use of (reg 174) in insn 151:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 153:
Processing use of (reg 200) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 151 [ _39 ]) in insn 152:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 92:
Processing use of (reg 171) in insn 92:
  Adding insn 79 to worklist
Processing use of (reg 124 [ _12 ]) in insn 79:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 85:
Processing use of (reg 172) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 163) in insn 78:
  Adding insn 47 to worklist
Processing use of (reg 100 cc) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 171) in insn 80:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 71:
Processing use of (reg 169) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 163) in insn 48:
Processing use of (reg 118 [ _6 ]) in insn 55:
  Adding insn 167 to worklist
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 55:
Processing use of (reg 100 cc) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 118 [ _6 ]) in insn 167:
  Adding insn 49 to worklist
Processing use of (reg 117 [ _5 ]) in insn 49:
Processing use of (reg 118 [ _6 ]) in insn 166:
Processing use of (reg 163) in insn 58:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 61:
Processing use of (reg 166) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 165) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 119 [ _7 ]) in insn 59:
Processing use of (reg 163) in insn 64:
Processing use of (reg 100 cc) in insn 67:
  Adding insn 66 to worklist
Processing use of (reg 168) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 122 [ _10 ]) in insn 65:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 43:
Processing use of (reg 160) in insn 43:
  Adding insn 30 to worklist
Processing use of (reg 115 [ _3 ]) in insn 30:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 36:
Processing use of (reg 161) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 156) in insn 29:
  Adding insn 14 to worklist
Processing use of (reg 100 cc) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 160) in insn 31:
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 22:
Processing use of (reg 158) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 154 [ RCC_OscInitStruct ]) in insn 12:
Processing use of (reg 155) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 156) in insn 15:
Processing use of (reg 100 cc) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 157) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 113 [ _1 ]) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetOscConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,6u} r102={1d,12u} r103={1d,11u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={2d,3u} r119={1d,1u} r122={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r138={1d,1u} r141={1d,1u} r146={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,18u} r155={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r160={1d,2u} r161={1d,1u} r163={1d,4u} r165={1d,1u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,2u} r172={1d,1u} r174={1d,9u} r175={1d,1u} r177={1d,1u} r179={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} 
;;    total ref usage 219{82d,137u,0e} in 102{102 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 154 [ RCC_OscInitStruct ])
        (reg:SI 0 r0 [ RCC_OscInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1156:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_OscInitStruct ])
        (nil)))
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1158:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1161:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 155)
        (const_int 47 [0x2f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1161:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ]) [1 RCC_OscInitStruct_48(D)->OscillatorType+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1161:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:3 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 156)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 157)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1165:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 25)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1167:5 -1
     (nil))
(insn 21 20 22 3 (set (reg:SI 158)
        (const_int 327680 [0x50000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1167:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 25 3 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 4 [0x4])) [1 RCC_OscInitStruct_48(D)->HSEState+0 S4 A32])
        (reg:SI 158)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1167:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
      ; pc falls through to BB 7
(code_label 25 22 26 4 239 (nil) [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1169:8 -1
     (nil))
(insn 29 27 30 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1169:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (nil)))
(insn 30 29 31 4 (set (reg:SI 160)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1169:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 31 30 32 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1169:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 32 31 33 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1169:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1171:5 -1
     (nil))
(insn 35 34 36 5 (set (reg:SI 161)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1171:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 39 5 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 4 [0x4])) [1 RCC_OscInitStruct_48(D)->HSEState+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1171:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
      ; pc falls through to BB 7
(code_label 39 36 40 6 241 (nil) [1 uses])
(note 40 39 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 43 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1175:5 -1
     (nil))
(insn 43 41 44 6 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 4 [0x4])) [1 RCC_OscInitStruct_48(D)->HSEState+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1175:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(code_label 44 43 45 7 240 (nil) [0 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1179:3 -1
     (nil))
(insn 47 46 48 7 (set (reg/f:SI 163)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1179:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 163) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1179:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 166 7 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1179:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 166 49 167 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ _6 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1181:33 268 {*arm_cmpsi_insn}
     (nil))
(insn 167 166 55 7 (set (reg:SI 118 [ _6 ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg:SI 118 [ _6 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1181:33 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 55 167 56 7 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 12 [0xc])) [1 RCC_OscInitStruct_48(D)->HSIState+0 S4 A32])
        (reg:SI 118 [ _6 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 56 55 58 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1188:3 -1
     (nil))
(insn 58 56 59 7 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 4 [0x4])) [1 MEM[(struct RCC_TypeDef *)1073876992B].ICSCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1188:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 7 (set (reg:SI 165)
        (lshiftrt:SI (reg:SI 119 [ _7 ])
            (const_int 24 [0x18]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1188:84 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 60 59 61 7 (set (reg:SI 166)
        (and:SI (reg:SI 165)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1188:84 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 61 60 62 7 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 16 [0x10])) [1 RCC_OscInitStruct_48(D)->HSICalibrationValue+0 S4 A32])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1188:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 62 61 64 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1191:3 -1
     (nil))
(insn 64 62 65 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1191:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 7 (set (reg:SI 168)
        (and:SI (reg:SI 122 [ _10 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1191:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 66 65 67 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1191:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(jump_insn 67 66 68 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1191:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 68 67 69 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1193:5 -1
     (nil))
(insn 70 69 71 8 (set (reg:SI 169)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1193:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 74 8 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 8 [0x8])) [1 RCC_OscInitStruct_48(D)->LSEState+0 S4 A32])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1193:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
      ; pc falls through to BB 12
(code_label 74 71 75 9 243 (nil) [1 uses])
(note 75 74 76 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 76 75 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1195:8 -1
     (nil))
(insn 78 76 79 9 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1195:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (nil)))
(insn 79 78 80 9 (set (reg:SI 171)
        (and:SI (reg:SI 124 [ _12 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1195:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 80 79 81 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1195:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1195:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 88)
(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 84 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1197:5 -1
     (nil))
(insn 84 83 85 10 (set (reg:SI 172)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1197:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 84 88 10 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 8 [0x8])) [1 RCC_OscInitStruct_48(D)->LSEState+0 S4 A32])
        (reg:SI 172)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1197:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
      ; pc falls through to BB 12
(code_label 88 85 89 11 245 (nil) [1 uses])
(note 89 88 90 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 92 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1201:5 -1
     (nil))
(insn 92 90 93 11 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 8 [0x8])) [1 RCC_OscInitStruct_48(D)->LSEState+0 S4 A32])
        (reg:SI 171)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1201:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(code_label 93 92 94 12 244 (nil) [0 uses])
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1205:3 -1
     (nil))
(insn 96 95 97 12 (set (reg/f:SI 174)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1205:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 98 12 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 148 [0x94])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1205:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 99 12 (set (reg:SI 175)
        (and:SI (reg:SI 126 [ _14 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1205:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 99 98 100 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 20 [0x14])) [1 RCC_OscInitStruct_48(D)->LSIState+0 S4 A32])
        (reg:SI 175)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(debug_insn 100 99 102 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1215:3 -1
     (nil))
(insn 102 100 103 12 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 152 [0x98])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CRRCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1215:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 12 (set (reg:SI 177)
        (and:SI (reg:SI 128 [ _16 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1215:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 104 103 105 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 24 [0x18])) [1 RCC_OscInitStruct_48(D)->HSI48State+0 S4 A32])
        (reg:SI 177)) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 105 104 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1225:3 -1
     (nil))
(insn 107 105 108 12 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 174) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1225:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 168 12 (set (reg:SI 179)
        (and:SI (reg:SI 130 [ _18 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1225:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 168 108 169 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1231:37 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 169 168 114 12 (set (reg:SI 153 [ cstore_85 ])
        (if_then_else:SI (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 2 [0x2])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1231:37 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 114 169 115 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 28 [0x1c])) [1 RCC_OscInitStruct_48(D)->PLL.PLLState+0 S4 A32])
        (reg:SI 153 [ cstore_85 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ cstore_85 ])
        (nil)))
(debug_insn 115 114 117 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1233:3 -1
     (nil))
(insn 117 115 118 12 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1233:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 12 (set (reg:SI 181)
        (and:SI (reg:SI 132 [ _20 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1233:38 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 119 118 120 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 32 [0x20])) [1 RCC_OscInitStruct_48(D)->PLL.PLLSource+0 S4 A32])
        (reg:SI 181)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1233:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
(debug_insn 120 119 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:3 -1
     (nil))
(insn 122 120 123 12 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 122 124 12 (set (reg:SI 183)
        (lshiftrt:SI (reg:SI 134 [ _22 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:75 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(insn 124 123 125 12 (set (reg:SI 184)
        (and:SI (reg:SI 183)
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:75 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(insn 125 124 126 12 (set (reg:SI 185)
        (plus:SI (reg:SI 184)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:100 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(insn 126 125 127 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 36 [0x24])) [1 RCC_OscInitStruct_48(D)->PLL.PLLM+0 S4 A32])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1234:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))
(debug_insn 127 126 129 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1235:3 -1
     (nil))
(insn 129 127 130 12 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1235:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 131 12 (set (reg:SI 187)
        (lshiftrt:SI (reg:SI 138 [ _26 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1235:74 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(insn 131 130 132 12 (set (reg:SI 188)
        (and:SI (reg:SI 187)
            (const_int 127 [0x7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1235:74 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 132 131 133 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 40 [0x28])) [1 RCC_OscInitStruct_48(D)->PLL.PLLN+0 S4 A32])
        (reg:SI 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1235:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))
(debug_insn 133 132 135 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:3 -1
     (nil))
(insn 135 133 136 12 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 12 (set (reg:SI 190)
        (lshiftrt:SI (reg:SI 141 [ _29 ])
            (const_int 21 [0x15]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 137 136 138 12 (set (reg:SI 191)
        (and:SI (reg:SI 190)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:77 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 138 137 139 12 (set (reg:SI 192)
        (plus:SI (reg:SI 191)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 139 138 140 12 (set (reg:SI 193)
        (ashift:SI (reg:SI 192)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:108 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(insn 140 139 141 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 48 [0x30])) [1 RCC_OscInitStruct_48(D)->PLL.PLLQ+0 S4 A32])
        (reg:SI 193)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1236:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(debug_insn 141 140 143 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:3 -1
     (nil))
(insn 143 141 144 12 (set (reg:SI 146 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 12 (set (reg:SI 195)
        (lshiftrt:SI (reg:SI 146 [ _34 ])
            (const_int 25 [0x19]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
        (nil)))
(insn 145 144 146 12 (set (reg:SI 196)
        (and:SI (reg:SI 195)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:77 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))
(insn 146 145 147 12 (set (reg:SI 197)
        (plus:SI (reg:SI 196)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:102 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(insn 147 146 148 12 (set (reg:SI 198)
        (ashift:SI (reg:SI 197)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:108 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 148 147 149 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 52 [0x34])) [1 RCC_OscInitStruct_48(D)->PLL.PLLR+0 S4 A32])
        (reg:SI 198)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1237:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(debug_insn 149 148 151 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1238:3 -1
     (nil))
(insn 151 149 152 12 (set (reg:SI 151 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [1 MEM[(struct RCC_TypeDef *)1073876992B].PLLCFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1238:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 174)
        (nil)))
(insn 152 151 153 12 (set (reg:SI 200)
        (lshiftrt:SI (reg:SI 151 [ _39 ])
            (const_int 27 [0x1b]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1238:77 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
        (nil)))
(insn 153 152 0 12 (set (mem:SI (plus:SI (reg/v/f:SI 154 [ RCC_OscInitStruct ])
                (const_int 44 [0x2c])) [1 RCC_OscInitStruct_48(D)->PLL.PLLP+0 S4 A32])
        (reg:SI 200)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1238:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_DEAD (reg/v/f:SI 154 [ RCC_OscInitStruct ])
            (nil))))

;; Function HAL_RCC_GetClockConfig (HAL_RCC_GetClockConfig, funcdef_no=338, decl_uid=7492, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_GetClockConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r122={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,4u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 73{41d,32u,0e} in 30{30 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 115[26,26] 117[27,27] 119[28,28] 122[29,29] 124[30,30] 125[31,31] 126[32,32] 127[33,33] 128[34,34] 130[35,35] 132[36,36] 134[37,37] 135[38,38] 136[39,39] 137[40,40] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 115 117 119 122 124 125 126 127 128 130 132 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 115 117 119 122 124 125 126 127 128 130 132 134 135 136 137
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[23],103[24]
;; rd  gen 	(16) 113[25],115[26],117[27],119[28],122[29],124[30],125[31],126[32],127[33],128[34],130[35],132[36],134[37],135[38],136[39],137[40]
;; rd  kill	(16) 113[25],115[26],117[27],119[28],122[29],124[30],125[31],126[32],127[33],128[34],130[35],132[36],134[37],135[38],136[39],137[40]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(7){ d4(bb 0 insn -1) }u30(13){ d5(bb 0 insn -1) }u31(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
Finished finding needed instructions:
Processing use of (reg 124 [ RCC_ClkInitStruct ]) in insn 11:
  Adding insn 2 to worklist
Processing use of (reg 126) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 127) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 124 [ RCC_ClkInitStruct ]) in insn 16:
Processing use of (reg 128) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 113 [ _1 ]) in insn 15:
Processing use of (reg 127) in insn 19:
Processing use of (reg 124 [ RCC_ClkInitStruct ]) in insn 21:
Processing use of (reg 130) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 115 [ _3 ]) in insn 20:
Processing use of (reg 127) in insn 24:
Processing use of (reg 124 [ RCC_ClkInitStruct ]) in insn 26:
Processing use of (reg 132) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 117 [ _5 ]) in insn 25:
Processing use of (reg 127) in insn 29:
Processing use of (reg 124 [ RCC_ClkInitStruct ]) in insn 32:
Processing use of (reg 135) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 134) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 119 [ _7 ]) in insn 30:
Processing use of (reg 136) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 125 [ pFLatency ]) in insn 37:
  Adding insn 3 to worklist
Processing use of (reg 137) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 122 [ _10 ]) in insn 36:
Processing use of (reg 1 r1) in insn 3:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_GetClockConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r122={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,4u} r128={1d,1u} r130={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 73{41d,32u,0e} in 30{30 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
        (reg:SI 0 r0 [ RCC_ClkInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ RCC_ClkInitStruct ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 125 [ pFLatency ])
        (reg:SI 1 r1 [ pFLatency ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1250:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pFLatency ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1252:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1253:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1256:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 126)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1256:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem:SI (reg/v/f:SI 124 [ RCC_ClkInitStruct ]) [1 RCC_ClkInitStruct_13(D)->ClockType+0 S4 A32])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1256:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1259:3 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 127)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1259:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1259:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 128)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1259:37 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem:SI (plus:SI (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
                (const_int 4 [0x4])) [1 RCC_ClkInitStruct_13(D)->SYSCLKSource+0 S4 A32])
        (reg:SI 128)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1259:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 17 16 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1262:3 -1
     (nil))
(insn 19 17 20 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1262:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 130)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 240 [0xf0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1262:38 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 21 20 22 2 (set (mem:SI (plus:SI (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
                (const_int 8 [0x8])) [1 RCC_ClkInitStruct_13(D)->AHBCLKDivider+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1262:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 22 21 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1265:3 -1
     (nil))
(insn 24 22 25 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1265:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 132)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1265:39 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 26 25 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
                (const_int 12 [0xc])) [1 RCC_ClkInitStruct_13(D)->APB1CLKDivider+0 S4 A32])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1265:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1268:3 -1
     (nil))
(insn 29 27 30 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 8 [0x8])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CFGR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1268:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (nil)))
(insn 30 29 31 2 (set (reg:SI 134)
        (lshiftrt:SI (reg:SI 119 [ _7 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1268:76 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 31 30 32 2 (set (reg:SI 135)
        (and:SI (reg:SI 134)
            (const_int 1792 [0x700]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1268:76 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 32 31 33 2 (set (mem:SI (plus:SI (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
                (const_int 16 [0x10])) [1 RCC_ClkInitStruct_13(D)->APB2CLKDivider+0 S4 A32])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1268:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg/v/f:SI 124 [ RCC_ClkInitStruct ])
            (nil))))
(debug_insn 33 32 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1271:3 -1
     (nil))
(insn 34 33 35 2 (set (reg/f:SI 136)
        (const_int 1073881088 [0x40022000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1271:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 136) [1 MEM[(struct FLASH_TypeDef *)1073881088B].ACR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1271:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136)
        (nil)))
(insn 36 35 37 2 (set (reg:SI 137)
        (and:SI (reg:SI 122 [ _10 ])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1271:16 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 37 36 0 2 (set (mem:SI (reg/v/f:SI 125 [ pFLatency ]) [1 *pFLatency_19(D)+0 S4 A32])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1271:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 125 [ pFLatency ])
            (nil))))

;; Function HAL_RCC_EnableCSS (HAL_RCC_EnableCSS, funcdef_no=339, decl_uid=7475, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_EnableCSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_EnableCSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1286:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1286:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct RCC_TypeDef *)1073876992B].CR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1286:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_RCC_EnableLSECSS (HAL_RCC_EnableLSECSS, funcdef_no=340, decl_uid=7477, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_EnableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_EnableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1300:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1300:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1300:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1300:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1300:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_RCC_DisableLSECSS (HAL_RCC_DisableLSECSS, funcdef_no=341, decl_uid=7479, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_DisableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 113[25,25] 114[26,26] 115[27,27] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(3) 113[25],114[26],115[27]
;; rd  kill	(3) 113[25],114[26],115[27]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 115) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 114 [ _2 ]) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 115) in insn 10:
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_DisableLSECSS

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1311:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1311:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1311:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1311:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 0 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 144 [0x90])) [1 MEM[(struct RCC_TypeDef *)1073876992B].BDCR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1311:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))

;; Function HAL_RCC_CSSCallback (HAL_RCC_CSSCallback, funcdef_no=343, decl_uid=7496, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_RCC_CSSCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_CSSCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1341:1 -1
     (nil))

;; Function HAL_RCC_NMI_IRQHandler (HAL_RCC_NMI_IRQHandler, funcdef_no=342, decl_uid=7494, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_RCC_NMI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} 
;;    total ref usage 133{111d,22u,0e} in 11{10 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 115[108,108] 116[109,109] 118[110,110] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[102],103[103]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 116
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[102],103[103]
;; rd  gen 	(4) 100[100],113[107],115[108],116[109]
;; rd  kill	(5) 100[99,100],113[107],115[108],116[109]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; rd  out 	(5) 7[8],13[11],102[102],103[103],115[108]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d8(bb 0 insn -1) }u9(13){ d11(bb 0 insn -1) }u10(102){ d102(bb 0 insn -1) }u11(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 118
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 7[8],13[11],102[102],103[103],115[108]
;; rd  gen 	(1) 118[110]
;; rd  kill	(3) 14[12,13],118[110]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d8(bb 0 insn -1) }u16(13){ d11(bb 0 insn -1) }u17(102){ d102(bb 0 insn -1) }u18(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 7[8],13[11],102[102],103[103],115[108]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ d8(bb 0 insn -1) }u20(13){ d11(bb 0 insn -1) }u21(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 115) in insn 17:
  Adding insn 6 to worklist
Processing use of (reg 118) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 115) in insn 7:
Processing use of (reg 100 cc) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 116) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 113 [ _1 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_RCC_NMI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r115={1d,2u} r116={1d,1u} r118={1d,1u} 
;;    total ref usage 133{111d,22u,0e} in 11{10 regular + 1 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 28 [0x1c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CIFR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 116)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1322:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1325:5 -1
     (nil))
(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_RCC_CSSCallback") [flags 0x3]  <function_decl 00000000068f5700 HAL_RCC_CSSCallback>) [0 HAL_RCC_CSSCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1325:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_RCC_CSSCallback") [flags 0x3]  <function_decl 00000000068f5700 HAL_RCC_CSSCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1328:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 118)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1328:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 32 [0x20])) [1 MEM[(struct RCC_TypeDef *)1073876992B].CICR+0 S4 A64])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_rcc.c":1328:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_DEAD (reg/f:SI 115)
            (nil))))
(code_label 20 17 21 4 265 (nil) [1 uses])
(note 21 20 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
