{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603077206466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603077206466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:13:26 2020 " "Processing started: Mon Oct 19 00:13:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603077206466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077206466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Geral -c Geral " "Command: quartus_map --read_settings_files=on --write_settings_files=off Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077206466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603077207092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603077207093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtratorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtratorGenerico-comportamento " "Found design unit 1: subtratorGenerico-comportamento" {  } { { "subtratorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/subtratorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217784 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtratorGenerico " "Found entity 1: subtratorGenerico" {  } { { "subtratorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/subtratorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217786 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Geral-comportamento " "Found design unit 1: Geral-comportamento" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Geral " "Found entity 1: Geral" {  } { { "Geral.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1ativ1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1ativ1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula1Ativ1-comportamento " "Found design unit 1: aula1Ativ1-comportamento" {  } { { "aula1Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217796 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula1Ativ1 " "Found entity 1: aula1Ativ1" {  } { { "aula1Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217796 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Memoria.vhd " "Can't analyze file -- file ../Memoria.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603077217799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217801 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula1ativ2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula1ativ2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula1Ativ2-comportamento " "Found design unit 1: aula1Ativ2-comportamento" {  } { { "aula1Ativ2.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217808 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula1Ativ2 " "Found entity 1: aula1Ativ2" {  } { { "aula1Ativ2.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula1Ativ2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2ativ1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2ativ1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula2Ativ1-comportamento " "Found design unit 1: aula2Ativ1-comportamento" {  } { { "aula2Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula2Ativ1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217811 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula2Ativ1 " "Found entity 1: aula2Ativ1" {  } { { "aula2Ativ1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/aula2Ativ1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217816 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217819 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217819 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217823 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217829 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "processador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217832 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Unidade_Controle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Unidade_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217838 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217841 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217845 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217847 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-arch_name " "Found design unit 1: fluxoDados-arch_name" {  } { { "fluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/fluxoDados.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217852 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/decodificador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217854 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217854 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BaseTempo.vhd " "Can't analyze file -- file BaseTempo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603077217856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceswitches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceswitches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceSwitches-comportamento " "Found design unit 1: interfaceSwitches-comportamento" {  } { { "interfaceSwitches.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceSwitches.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217858 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceSwitches " "Found entity 1: interfaceSwitches" {  } { { "interfaceSwitches.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceSwitches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacedisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacedisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceDisplays-arch_name " "Found design unit 1: interfaceDisplays-arch_name" {  } { { "interfaceDisplays.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217861 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceDisplays " "Found entity 1: interfaceDisplays" {  } { { "interfaceDisplays.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBotao-comportamento " "Found design unit 1: interfaceBotao-comportamento" {  } { { "interfaceBotao.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceBotao.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217863 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBotao " "Found entity 1: interfaceBotao" {  } { { "interfaceBotao.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceBotao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1Bit-comportamento " "Found design unit 1: mux1Bit-comportamento" {  } { { "mux1Bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/mux1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1Bit " "Found entity 1: mux1Bit" {  } { { "mux1Bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/mux1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603077217865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077217865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Geral " "Elaborating entity \"Geral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603077217958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Geral.vhd" "interfaceBaseTempo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempoRapida " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempoRapida\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempoRapida" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1Bit divisorGenerico_e_Interface:interfaceBaseTempo\|mux1Bit:muxSeletorBaseTempo " "Elaborating entity \"mux1Bit\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|mux1Bit:muxSeletorBaseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "muxSeletorBaseTempo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo " "Elaborating entity \"flipflop\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|flipflop:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/divisorGenerico_e_Interface.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceSwitches interfaceSwitches:interfaceSwitches " "Elaborating entity \"interfaceSwitches\" for hierarchy \"interfaceSwitches:interfaceSwitches\"" {  } { { "Geral.vhd" "interfaceSwitches" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceDisplays interfaceDisplays:interfaceDisplays " "Elaborating entity \"interfaceDisplays\" for hierarchy \"interfaceDisplays:interfaceDisplays\"" {  } { { "Geral.vhd" "interfaceDisplays" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\"" {  } { { "interfaceDisplays.vhd" "DISPLAY0" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/interfaceDisplays.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita conversorHex7Seg.vhd(51) " "VHDL Process Statement warning at conversorHex7Seg.vhd(51): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rascSaida7seg conversorHex7Seg.vhd(52) " "VHDL Process Statement warning at conversorHex7Seg.vhd(52): signal \"rascSaida7seg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida7seg conversorHex7Seg.vhd(49) " "VHDL Process Statement warning at conversorHex7Seg.vhd(49): inferring latch(es) for signal or variable \"saida7seg\", which holds its previous value in one or more paths through the process" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[0\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[0\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[1\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[1\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[2\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[2\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[3\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[3\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[4\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[4\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[5\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[5\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida7seg\[6\] conversorHex7Seg.vhd(49) " "Inferred latch for \"saida7seg\[6\]\" at conversorHex7Seg.vhd(49)" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077218024 "|Geral|interfaceDisplays:Displays|conversorHex7Seg:DISPLAY0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBotao interfaceBotao:interfaceBotoes " "Elaborating entity \"interfaceBotao\" for hierarchy \"interfaceBotao:interfaceBotoes\"" {  } { { "Geral.vhd" "interfaceBotoes" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "Geral.vhd" "processador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:somaConstante " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:somaConstante\"" {  } { { "processador.vhd" "somaConstante" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:muxProxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:muxProxPC\"" {  } { { "processador.vhd" "muxProxPC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:processador\|memoriaROM:ROM\"" {  } { { "processador.vhd" "ROM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077218077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg processador:processador\|bancoRegistradoresArqRegReg:bancoReg " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"processador:processador\|bancoRegistradoresArqRegReg:bancoReg\"" {  } { { "processador.vhd" "bancoReg" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077219738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|ULA:ULA\"" {  } { { "processador.vhd" "ULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077219740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:muxImediatoRam " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:muxImediatoRam\"" {  } { { "processador.vhd" "muxImediatoRam" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077219743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle processador:processador\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"processador:processador\|Unidade_Controle:UC\"" {  } { { "processador.vhd" "UC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/processador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077219746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:decodificador " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:decodificador\"" {  } { { "Geral.vhd" "decodificador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/Geral.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077219750 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "divisorGenerico_e_Interface:interfaceBaseTempo\|mux1Bit:muxSeletorBaseTempo\|saida_MUX " "Found clock multiplexer divisorGenerico_e_Interface:interfaceBaseTempo\|mux1Bit:muxSeletorBaseTempo\|saida_MUX" {  } { { "mux1Bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/mux1Bit.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603077220036 "|Geral|divisorGenerico_e_Interface:interfaceBaseTempo|mux1Bit:muxSeletorBaseTempo|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1603077220036 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|bancoRegistradoresArqRegReg:bancoReg\|registrador " "RAM logic \"processador:processador\|bancoRegistradoresArqRegReg:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegReg.vhd" "registrador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/bancoRegistradoresArqRegReg.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603077220177 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603077220177 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[7\]\" " "Converted tri-state node \"EntradaDados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[6\]\" " "Converted tri-state node \"EntradaDados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[5\]\" " "Converted tri-state node \"EntradaDados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[4\]\" " "Converted tri-state node \"EntradaDados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[3\]\" " "Converted tri-state node \"EntradaDados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[2\]\" " "Converted tri-state node \"EntradaDados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[1\]\" " "Converted tri-state node \"EntradaDados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"EntradaDados\[0\]\" " "Converted tri-state node \"EntradaDados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603077222071 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603077222071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233459 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY0\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY1\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233460 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233461 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY2\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233462 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233462 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233462 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233462 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY3\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233463 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233464 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233464 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233464 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233464 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY4\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[0\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[1\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[2\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[3\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[4\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[5\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233465 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[6\] " "Latch interfaceDisplays:interfaceDisplays\|conversorHex7Seg:DISPLAY5\|saida7seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador:processador\|registradorGenerico:PC\|DOUT\[11\] " "Ports D and ENA on the latch are fed by the same signal processador:processador\|registradorGenerico:PC\|DOUT\[11\]" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/registradorGenerico.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603077233466 ""}  } { { "conversorHex7Seg.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/conversorHex7Seg.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603077233466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603077233976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603077234977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603077234977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "579 " "Implemented 579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603077235125 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603077235125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Implemented 524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603077235125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603077235125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603077235185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:13:55 2020 " "Processing ended: Mon Oct 19 00:13:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603077235185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603077235185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603077235185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603077235185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603077236782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603077236782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:13:56 2020 " "Processing started: Mon Oct 19 00:13:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603077236782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603077236782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Geral -c Geral " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603077236783 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603077236942 ""}
{ "Info" "0" "" "Project  = Geral" {  } {  } 0 0 "Project  = Geral" 0 0 "Fitter" 0 0 1603077236942 ""}
{ "Info" "0" "" "Revision = Geral" {  } {  } 0 0 "Revision = Geral" 0 0 "Fitter" 0 0 1603077236942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603077237148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603077237148 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Geral 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Geral\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603077237164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603077237211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603077237211 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603077237547 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603077237593 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603077237746 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1603077243886 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 187 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 187 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603077244031 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603077244031 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077244031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603077244039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603077244040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603077244043 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603077244045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603077244045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603077244046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603077244047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603077244047 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603077244047 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077244126 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603077249076 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Geral.sdc " "Synopsys Design Constraints File file not found: 'Geral.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603077249077 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603077249077 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datac  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: datad  to: combout " "Cell: processador\|ROM\|memROM~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datad  to: combout " "Cell: processador\|ROM\|memROM~69  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datad  to: combout " "Cell: processador\|ROM\|memROM~70  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datad  to: combout " "Cell: processador\|ROM\|memROM~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datad  to: combout " "Cell: processador\|ROM\|memROM~73  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datad  to: combout " "Cell: processador\|ROM\|memROM~74  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: datad  to: combout " "Cell: processador\|ROM\|memROM~76  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: datad  to: combout " "Cell: processador\|ROM\|memROM~77  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datad  to: combout " "Cell: processador\|ROM\|memROM~82  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: datad  to: combout " "Cell: processador\|ROM\|memROM~83  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077249082 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603077249082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603077249086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603077249086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603077249087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603077249105 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1603077249318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077251891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603077254385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603077256122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077256123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603077257589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603077262498 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603077262498 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1603077277828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603077291728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603077291728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077291733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.80 " "Total time spent on timing analysis during the Fitter is 2.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603077294068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603077294086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603077294882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603077294882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603077295623 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603077300167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/output_files/Geral.fit.smsg " "Generated suppressed messages file D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Projetos/output_files/Geral.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603077300509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6291 " "Peak virtual memory: 6291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603077301518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:15:01 2020 " "Processing ended: Mon Oct 19 00:15:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603077301518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603077301518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603077301518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603077301518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603077302811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603077302811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:15:02 2020 " "Processing started: Mon Oct 19 00:15:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603077302811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603077302811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Geral -c Geral " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603077302811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603077303992 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603077307061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603077307520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:15:07 2020 " "Processing ended: Mon Oct 19 00:15:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603077307520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603077307520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603077307520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603077307520 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603077308172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603077308976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603077308976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 00:15:08 2020 " "Processing started: Mon Oct 19 00:15:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603077308976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077308976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Geral -c Geral " "Command: quartus_sta Geral -c Geral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077308977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603077309128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603077309852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603077309852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077309898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077309898 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603077310271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Geral.sdc " "Synopsys Design Constraints File file not found: 'Geral.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603077310324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310324 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name processador:processador\|registradorGenerico:PC\|DOUT\[0\] processador:processador\|registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603077310326 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077310330 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077310330 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077310334 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603077310336 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603077310346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077310438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077310438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.701 " "Worst-case setup slack is -11.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.701            -464.487 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -11.701            -464.487 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.587           -1531.735 CLOCK_50  " "  -10.587           -1531.735 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.679 " "Worst-case hold slack is -1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679             -27.994 CLOCK_50  " "   -1.679             -27.994 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -9.384 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.062              -9.384 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.400 " "Worst-case recovery slack is -7.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.400              -7.400 SW\[0\]  " "   -7.400              -7.400 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.120 " "Worst-case removal slack is -1.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -1.120 SW\[0\]  " "   -1.120              -1.120 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.741 " "Worst-case minimum pulse width slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741            -674.565 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.741            -674.565 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -1.077 SW\[0\]  " "   -0.539              -1.077 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -169.732 CLOCK_50  " "   -0.538            -169.732 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077310504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077310504 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603077310524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603077310561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603077311854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077311977 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077311977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077311978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077312021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077312021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.852 " "Worst-case setup slack is -11.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.852            -470.133 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "  -11.852            -470.133 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.552           -1533.844 CLOCK_50  " "  -10.552           -1533.844 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.841 " "Worst-case hold slack is -1.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.841             -31.737 CLOCK_50  " "   -1.841             -31.737 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.102             -11.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.102             -11.848 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.408 " "Worst-case recovery slack is -7.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.408              -7.408 SW\[0\]  " "   -7.408              -7.408 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.139 " "Worst-case removal slack is -1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139              -1.139 SW\[0\]  " "   -1.139              -1.139 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.741 " "Worst-case minimum pulse width slack is -2.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741            -695.102 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.741            -695.102 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -152.143 CLOCK_50  " "   -0.538            -152.143 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.072 SW\[0\]  " "   -0.538              -1.072 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077312096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077312096 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603077312125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603077312316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603077313465 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077313619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077313620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077313628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077313628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.941 " "Worst-case setup slack is -5.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.941            -231.247 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -5.941            -231.247 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312            -709.607 CLOCK_50  " "   -5.312            -709.607 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.868 " "Worst-case hold slack is -0.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868             -14.808 CLOCK_50  " "   -0.868             -14.808 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -6.710 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.612              -6.710 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.958 " "Worst-case recovery slack is -3.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.958              -3.958 SW\[0\]  " "   -3.958              -3.958 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.377 " "Worst-case removal slack is -0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.377 SW\[0\]  " "   -0.377              -0.377 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.294 " "Worst-case minimum pulse width slack is -1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.294            -241.298 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.294            -241.298 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -1.850 SW\[0\]  " "   -0.663              -1.850 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406             -87.392 CLOCK_50  " "   -0.406             -87.392 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313685 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603077313707 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout " "Cell: interfaceBaseTempo\|muxSeletorBaseTempo\|saida_MUX  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~23  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~25  from: datac  to: combout " "Cell: processador\|ROM\|memROM~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~69  from: datac  to: combout " "Cell: processador\|ROM\|memROM~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~70  from: datac  to: combout " "Cell: processador\|ROM\|memROM~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~71  from: datac  to: combout " "Cell: processador\|ROM\|memROM~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~73  from: datab  to: combout " "Cell: processador\|ROM\|memROM~73  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~74  from: datac  to: combout " "Cell: processador\|ROM\|memROM~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout " "Cell: processador\|ROM\|memROM~77  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~79  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~80  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~82  from: datae  to: combout " "Cell: processador\|ROM\|memROM~82  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~83  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~85  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout " "Cell: processador\|ROM\|memROM~86  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603077313911 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603077313911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603077313911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603077313920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603077313920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.382 " "Worst-case setup slack is -5.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.382            -211.011 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -5.382            -211.011 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.664            -622.416 CLOCK_50  " "   -4.664            -622.416 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.901 " "Worst-case hold slack is -0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901             -19.349 CLOCK_50  " "   -0.901             -19.349 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -6.620 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.550              -6.620 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.504 " "Worst-case recovery slack is -3.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.504              -3.504 SW\[0\]  " "   -3.504              -3.504 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.405 " "Worst-case removal slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.405 SW\[0\]  " "   -0.405              -0.405 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.110 " "Worst-case minimum pulse width slack is -1.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110            -204.431 processador:processador\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.110            -204.431 processador:processador\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -2.002 SW\[0\]  " "   -0.685              -2.002 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -105.325 CLOCK_50  " "   -0.445            -105.325 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603077313999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603077313999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603077316120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603077316121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 00:15:16 2020 " "Processing ended: Mon Oct 19 00:15:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603077316329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603077316329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603077317063 ""}
