// Seed: 1849196869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5 = -1;
  wire  id_6 = id_4;
  wire  id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd14,
    parameter id_14 = 32'd96,
    parameter id_5  = 32'd33
) (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    input wand id_4,
    input uwire _id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    input supply0 id_9
    , id_19,
    output tri id_10,
    input uwire _id_11,
    output wire id_12,
    input tri1 id_13,
    input uwire _id_14,
    output tri0 id_15,
    input wor id_16,
    output uwire id_17
);
  wire [id_14 : 1] id_20;
  logic [7:0][-1 : {  id_5  {  1  }  }] id_21;
  always @(1 ==? 1 or "") begin : LABEL_0
    @(posedge id_19);
  end
  assign id_21[id_11] = id_21;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_20,
      id_20
  );
  parameter id_22 = -1'b0;
  assign id_15 = id_9;
endmodule
