Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug  4 18:07:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 195 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.316     -561.165                    199                  645        0.188        0.000                      0                  645        3.000        0.000                       0                   283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -12.316     -561.165                    199                  645        0.188        0.000                      0                  645        3.000        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          199  Failing Endpoints,  Worst Slack      -12.316ns,  Total Violation     -561.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.316ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.341ns  (logic 12.914ns (66.772%)  route 6.427ns (33.228%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.991 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.991    mult1/out_reg[27]_i_1_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.314 r  mult1/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    20.314    v0/mult1_out[29]
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.314    
  -------------------------------------------------------------------
                         slack                                -12.316    

Slack (VIOLATED) :        -12.308ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.333ns  (logic 12.906ns (66.758%)  route 6.427ns (33.242%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.991 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.991    mult1/out_reg[27]_i_1_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.306 r  mult1/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    20.306    v0/mult1_out[31]
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.306    
  -------------------------------------------------------------------
                         slack                                -12.308    

Slack (VIOLATED) :        -12.232ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.257ns  (logic 12.830ns (66.627%)  route 6.427ns (33.373%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.991 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.991    mult1/out_reg[27]_i_1_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.230 r  mult1/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    20.230    v0/mult1_out[30]
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.230    
  -------------------------------------------------------------------
                         slack                                -12.232    

Slack (VIOLATED) :        -12.212ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 12.810ns (66.592%)  route 6.427ns (33.408%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.991 r  mult1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.991    mult1/out_reg[27]_i_1_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.210 r  mult1/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    20.210    v0/mult1_out[28]
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y20         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.210    
  -------------------------------------------------------------------
                         slack                                -12.212    

Slack (VIOLATED) :        -12.199ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.224ns  (logic 12.797ns (66.569%)  route 6.427ns (33.431%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.197 r  mult1/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.197    v0/mult1_out[25]
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.197    
  -------------------------------------------------------------------
                         slack                                -12.199    

Slack (VIOLATED) :        -12.191ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.216ns  (logic 12.789ns (66.555%)  route 6.427ns (33.445%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.189 r  mult1/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.189    v0/mult1_out[27]
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.189    
  -------------------------------------------------------------------
                         slack                                -12.191    

Slack (VIOLATED) :        -12.115ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 12.713ns (66.423%)  route 6.427ns (33.577%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.113 r  mult1/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.113    v0/mult1_out[26]
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                -12.115    

Slack (VIOLATED) :        -12.095ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.120ns  (logic 12.693ns (66.388%)  route 6.427ns (33.612%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.874 r  mult1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.874    mult1/out_reg[23]_i_1_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.093 r  mult1/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.093    v0/mult1_out[24]
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y19         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.093    
  -------------------------------------------------------------------
                         slack                                -12.095    

Slack (VIOLATED) :        -12.082ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.107ns  (logic 12.680ns (66.365%)  route 6.427ns (33.635%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.080 r  mult1/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.080    v0/mult1_out[21]
    SLICE_X36Y18         FDRE                                         r  v0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y18         FDRE                                         r  v0/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                -12.082    

Slack (VIOLATED) :        -12.074ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 12.672ns (66.351%)  route 6.427ns (33.649%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=3 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.973     0.973    fsm1/clk
    SLICE_X34Y16         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.879     2.370    fsm1/fsm1_out[19]
    SLICE_X39Y18         LUT4 (Prop_lut4_I1_O)        0.124     2.494 f  fsm1/tmp_write_data[31]_INST_0_i_17/O
                         net (fo=2, routed)           0.536     3.030    fsm1/tmp_write_data[31]_INST_0_i_17_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.154 f  fsm1/tmp_write_data[31]_INST_0_i_6/O
                         net (fo=3, routed)           0.737     3.892    fsm1/tmp_write_data[31]_INST_0_i_6_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.124     4.016 r  fsm1/out__0_i_31/O
                         net (fo=147, routed)         1.042     5.058    fsm0/out_reg[31]_0
    SLICE_X37Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.182 r  fsm0/out__1_i_11__1/O
                         net (fo=2, routed)           0.412     5.594    mult0/left[8]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.630 r  mult0/out__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.632    mult0/out__1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.150 r  mult0/out__2/P[1]
                         net (fo=2, routed)           0.766    11.916    mult0/p_1_in[18]
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.124    12.040 r  mult0/out__0_i_49/O
                         net (fo=1, routed)           0.000    12.040    mult0/out__0_i_49_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.438 r  mult0/out__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    12.438    mult0/out__0_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.552 r  mult0/out__0_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.552    mult0/out__0_i_34_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  mult0/out__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.666    mult0/out__0_i_33_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.905 r  mult0/out__0_i_32/O[2]
                         net (fo=1, routed)           0.514    13.419    fsm0/mult0_out[30]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.302    13.721 r  fsm0/out__0_i_17__2/O
                         net (fo=1, routed)           0.684    14.405    mult1/left[30]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[13]_P[0])
                                                      3.841    18.246 r  mult1/out__0/P[0]
                         net (fo=1, routed)           0.853    19.100    mult1/p_0_in[17]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.124    19.224 r  mult1/out[19]_i_4/O
                         net (fo=1, routed)           0.000    19.224    mult1/out[19]_i_4_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.757 r  mult1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.757    mult1/out_reg[19]_i_1_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.072 r  mult1/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.072    v0/mult1_out[23]
    SLICE_X36Y18         FDRE                                         r  v0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=282, unset)          0.924     7.924    v0/clk
    SLICE_X36Y18         FDRE                                         r  v0/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)        0.109     7.998    v0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                -12.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.446%)  route 0.144ns (43.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X39Y14         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=9, routed)           0.144     0.695    fsm8/cond_computed1_out
    SLICE_X36Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.740 r  fsm8/out[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.740    done_reg1/out_reg[0]_0
    SLICE_X36Y14         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    done_reg1/clk
    SLICE_X36Y14         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.893%)  route 0.166ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    fsm4/clk
    SLICE_X37Y15         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm4/out_reg[0]/Q
                         net (fo=15, routed)          0.166     0.717    fsm4/fsm4_out[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.762 r  fsm4/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.762    fsm4/out[2]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  fsm4/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    fsm4/clk
    SLICE_X38Y15         FDRE                                         r  fsm4/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm4/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.493%)  route 0.138ns (42.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X39Y14         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=9, routed)           0.138     0.689    i0/cond_computed1_out
    SLICE_X37Y14         LUT4 (Prop_lut4_I1_O)        0.045     0.734 r  i0/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.734    cond_stored1/out_reg[0]_1
    SLICE_X37Y14         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    cond_stored1/clk
    SLICE_X37Y14         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.996%)  route 0.140ns (43.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    done_reg2/clk
    SLICE_X23Y26         FDRE                                         r  done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  done_reg2/out_reg[0]/Q
                         net (fo=7, routed)           0.140     0.691    fsm7/done_reg2_out
    SLICE_X23Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.736 r  fsm7/out[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.736    fsm7/out[1]_i_1__5_n_0
    SLICE_X23Y25         FDRE                                         r  fsm7/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    fsm7/clk
    SLICE_X23Y25         FDRE                                         r  fsm7/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm7/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    cond_stored0/clk
    SLICE_X38Y15         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=14, routed)          0.149     0.723    fsm5/cond_stored0_out
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.768 r  fsm5/out[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.768    cond_stored0/out_reg[0]_0
    SLICE_X38Y15         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X38Y15         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.934%)  route 0.147ns (44.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    fsm8/clk
    SLICE_X37Y15         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm8/out_reg[0]/Q
                         net (fo=14, routed)          0.147     0.698    fsm8/fsm8_out[0]
    SLICE_X37Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.743 r  fsm8/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.743    fsm8/out[0]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  fsm8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    fsm8/clk
    SLICE_X37Y15         FDRE                                         r  fsm8/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    k0/clk
    SLICE_X25Y17         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k0/out_reg[2]/Q
                         net (fo=3, routed)           0.170     0.721    k0/k0_out[2]
    SLICE_X25Y17         LUT4 (Prop_lut4_I1_O)        0.042     0.763 r  k0/out[3]_i_3__7/O
                         net (fo=1, routed)           0.000     0.763    k0/out[3]_i_3__7_n_0
    SLICE_X25Y17         FDRE                                         r  k0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    k0/clk
    SLICE_X25Y17         FDRE                                         r  k0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y17         FDRE (Hold_fdre_C_D)         0.107     0.539    k0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.279%)  route 0.157ns (45.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    i0/clk
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.157     0.708    fsm5/Q[0]
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.753    i0/D[0]
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    i0/clk
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y18         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 j10/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.405%)  route 0.148ns (39.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    j10/clk
    SLICE_X21Y26         FDRE                                         r  j10/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.128     0.538 f  j10/out_reg[3]/Q
                         net (fo=4, routed)           0.148     0.686    j10/j10_out[3]
    SLICE_X22Y26         LUT4 (Prop_lut4_I0_O)        0.098     0.784 r  j10/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.784    cond_stored2/out_reg[0]_1
    SLICE_X22Y26         FDRE                                         r  cond_stored2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    cond_stored2/clk
    SLICE_X22Y26         FDRE                                         r  cond_stored2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_stored2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.808%)  route 0.160ns (46.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.410     0.410    i0/clk
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=6, routed)           0.160     0.711    i0/Q[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.756 r  i0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.756    i0/i0_in[1]
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=282, unset)          0.432     0.432    i0/clk
    SLICE_X25Y18         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y18         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y20  v0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y22  v0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y22  v0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y23  v0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y23  v0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y23  v0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y23  v0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y17  v0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y17  v0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y17  v0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y20  v0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y22  v0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y22  v0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y20  v0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y22  v0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y22  v0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y23  v0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y17  v0/out_reg[18]/C



