<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Nexysdemo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IO.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IO.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IO.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IO.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IO.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IO.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IO.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IO.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Nexysdemo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Nexysdemo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Nexysdemo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexysdemo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Nexysdemo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Nexysdemo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Nexysdemo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Nexysdemo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Nexysdemo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Nexysdemo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nexysdemo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Nexysdemo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Nexysdemo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Nexysdemo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Nexysdemo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Nexysdemo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Nexysdemo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Nexysdemo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Nexysdemo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Nexysdemo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Nexysdemo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Nexysdemo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexysdemo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Nexysdemo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Nexysdemo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Nexysdemo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexysdemo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexysdemo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Nexysdemo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Nexysdemo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexysdemo_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Nexysdemo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Nexysdemo_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nexysdemo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Nexysdemo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="beatsManagerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="beatsManagerTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="beatsManager_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blockRam_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calculator_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clock2pulse_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controller_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="controller_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="epp_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fsm_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fsm_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_controller_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_controller_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memory_controller_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_controller_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="new_control_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nexysdemo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nexysdemo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nexysdemo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nexysdemo_summary.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pulseGeneratorTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwm_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pwn_Test_2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="speakerPulseGenerator_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="word2hurdle_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="word_mapping_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570515116" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570515116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515118" xil_pn:in_ck="3938242379809489376" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1570515116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO.vhd"/>
      <outfile xil_pn:name="Nexysdemo.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="beatsHurdleCalculator.vhd"/>
      <outfile xil_pn:name="beatsManager.vhd"/>
      <outfile xil_pn:name="beatsManagerTest.vhd"/>
      <outfile xil_pn:name="blockRam.vhd"/>
      <outfile xil_pn:name="calculator_test.vhd"/>
      <outfile xil_pn:name="clock2pulse.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="controller_test.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="dpimref.vhd"/>
      <outfile xil_pn:name="epp_test.vhd"/>
      <outfile xil_pn:name="fsm_test.vhd"/>
      <outfile xil_pn:name="memoryManager.vhd"/>
      <outfile xil_pn:name="memory_access_controller.vhd"/>
      <outfile xil_pn:name="memory_controller_test.vhd"/>
      <outfile xil_pn:name="memory_test.vhd"/>
      <outfile xil_pn:name="mux_3_to_8.vhd"/>
      <outfile xil_pn:name="new_control_test.vhd"/>
      <outfile xil_pn:name="note2segment.vhd"/>
      <outfile xil_pn:name="pulseGeneratorTest.vhd"/>
      <outfile xil_pn:name="pwn_Test_2.vhd"/>
      <outfile xil_pn:name="segment7.vhd"/>
      <outfile xil_pn:name="speakerPulseGenerator.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="word2hurdle.vhd"/>
      <outfile xil_pn:name="word_mapping_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1570515118" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7036369202593643293" xil_pn:start_ts="1570515118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515118" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-651776543229056357" xil_pn:start_ts="1570515118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515118" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5920296244020461179" xil_pn:start_ts="1570515118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515121" xil_pn:in_ck="3938242379809489376" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1570515118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO.vhd"/>
      <outfile xil_pn:name="Nexysdemo.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="beatsHurdleCalculator.vhd"/>
      <outfile xil_pn:name="beatsManager.vhd"/>
      <outfile xil_pn:name="beatsManagerTest.vhd"/>
      <outfile xil_pn:name="blockRam.vhd"/>
      <outfile xil_pn:name="calculator_test.vhd"/>
      <outfile xil_pn:name="clock2pulse.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="controller_test.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="dpimref.vhd"/>
      <outfile xil_pn:name="epp_test.vhd"/>
      <outfile xil_pn:name="fsm_test.vhd"/>
      <outfile xil_pn:name="memoryManager.vhd"/>
      <outfile xil_pn:name="memory_access_controller.vhd"/>
      <outfile xil_pn:name="memory_controller_test.vhd"/>
      <outfile xil_pn:name="memory_test.vhd"/>
      <outfile xil_pn:name="mux_3_to_8.vhd"/>
      <outfile xil_pn:name="new_control_test.vhd"/>
      <outfile xil_pn:name="note2segment.vhd"/>
      <outfile xil_pn:name="pulseGeneratorTest.vhd"/>
      <outfile xil_pn:name="pwn_Test_2.vhd"/>
      <outfile xil_pn:name="segment7.vhd"/>
      <outfile xil_pn:name="speakerPulseGenerator.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="word2hurdle.vhd"/>
      <outfile xil_pn:name="word_mapping_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1570515126" xil_pn:in_ck="3938242379809489376" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1225495186105593607" xil_pn:start_ts="1570515121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controller_test_beh.prj"/>
      <outfile xil_pn:name="controller_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1570515128" xil_pn:in_ck="-738157214502290016" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6485276990082017788" xil_pn:start_ts="1570515126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controller_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1569754433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="429899645706761121" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5920296244020461179" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4144374194488929559" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249807140552" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569754436" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1511580830524625019" xil_pn:start_ts="1569754436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515183" xil_pn:in_ck="722269484094145770" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8715295110428486895" xil_pn:start_ts="1570515155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexysdemo.lso"/>
      <outfile xil_pn:name="Nexysdemo.ngc"/>
      <outfile xil_pn:name="Nexysdemo.ngr"/>
      <outfile xil_pn:name="Nexysdemo.prj"/>
      <outfile xil_pn:name="Nexysdemo.stx"/>
      <outfile xil_pn:name="Nexysdemo.syr"/>
      <outfile xil_pn:name="Nexysdemo.xst"/>
      <outfile xil_pn:name="Nexysdemo_vhdl.prj"/>
      <outfile xil_pn:name="Nexysdemo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1570167650" xil_pn:in_ck="4294730067136447496" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8239889709560355860" xil_pn:start_ts="1570167650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570515195" xil_pn:in_ck="8821212576521810984" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6634083257316373849" xil_pn:start_ts="1570515183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexysdemo.bld"/>
      <outfile xil_pn:name="Nexysdemo.ngd"/>
      <outfile xil_pn:name="Nexysdemo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570515213" xil_pn:in_ck="-4251134382542017653" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6918683465102363066" xil_pn:start_ts="1570515195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Nexysdemo.pcf"/>
      <outfile xil_pn:name="Nexysdemo_map.map"/>
      <outfile xil_pn:name="Nexysdemo_map.mrp"/>
      <outfile xil_pn:name="Nexysdemo_map.ncd"/>
      <outfile xil_pn:name="Nexysdemo_map.ngm"/>
      <outfile xil_pn:name="Nexysdemo_map.xrpt"/>
      <outfile xil_pn:name="Nexysdemo_summary.xml"/>
      <outfile xil_pn:name="Nexysdemo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570515254" xil_pn:in_ck="-8729902874708736828" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1570515213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexysdemo.ncd"/>
      <outfile xil_pn:name="Nexysdemo.pad"/>
      <outfile xil_pn:name="Nexysdemo.par"/>
      <outfile xil_pn:name="Nexysdemo.ptwx"/>
      <outfile xil_pn:name="Nexysdemo.unroutes"/>
      <outfile xil_pn:name="Nexysdemo.xpi"/>
      <outfile xil_pn:name="Nexysdemo_pad.csv"/>
      <outfile xil_pn:name="Nexysdemo_pad.txt"/>
      <outfile xil_pn:name="Nexysdemo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1570515273" xil_pn:in_ck="6262497809769575967" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="1257802775646066249" xil_pn:start_ts="1570515254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexysdemo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="nexysdemo.bgn"/>
      <outfile xil_pn:name="nexysdemo.bit"/>
      <outfile xil_pn:name="nexysdemo.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1570515254" xil_pn:in_ck="-1560696476181171065" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1570515244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Nexysdemo.twr"/>
      <outfile xil_pn:name="Nexysdemo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
