2018-06-21 11:55:20,970 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:20,981 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:20,984 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:20,985 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-21 11:55:20,985 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:20,986 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:20,986 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:20,987 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:20,987 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:20,988 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.6\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
