ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 24, 2020 at 11:36:47 CST
ncverilog
	testfixture1.v
	../src/FAS.v
	+access+r
Recompiling... reason: file '../src/FAS.v' is newer than expected.
	expected: Tue Nov 24 11:35:44 2020
	actual:   Tue Nov 24 11:36:44 2020
file: ../src/FAS.v
	module worklib.FFT:v
		errors: 0, warnings: 0
	module worklib.fft_butterFly:v
		errors: 0, warnings: 0
	module worklib.twiddle:v
		errors: 0, warnings: 0
	module worklib.shifter:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FFT:v <0x62320ba9>
			streams:   8, words:  1778
		worklib.fft_butterFly:v <0x0bdd85b3>
			streams:  12, words:  2629
		worklib.shifter:v <0x750eedfd>
			streams:   6, words:  8174
		worklib.twiddle:v <0x5be5e571>
			streams:   1, words:  1630
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  6       6
		Registers:               51      51
		Scalar wires:             6       -
		Vectored wires:         137       -
		Always blocks:           16      16
		Initial blocks:           9       9
		Cont. assignments:      113     116
		Pseudo assignments:       5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'FAS.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
FIR dataout on pattern           0 ~         100 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         100 ~         200 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         200 ~         300 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         300 ~         400 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         400 ~         500 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         500 ~         600 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         700 ~         800 !!, PASS !!
-----------------------------------------------------
FIR dataout on pattern         800 ~         900 !!, PASS !!
-----------------------------------------------------
-----------------------------------------------------
Error!!! Somethings' wrong with your code ...!!
-------------------------FAIL------------------------
-----------------------------------------------------
Simulation complete via $finish(1) at time 12 US + 0
./testfixture1.v:207  $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 24, 2020 at 11:36:52 CST  (total: 00:00:05)
