// Seed: 3203490068
module module_0 (
    input  wand  id_0
    , id_3,
    output uwire id_1
);
  wire  id_4;
  wire  id_5;
  uwire id_6 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wor   id_3
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  supply1 id_3;
  assign id_3 = 1'd0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_15 = id_7 - id_6;
  module_2 modCall_1 ();
endmodule
