# MyHDL Resources

## Installation

See the MyHDL Github repo.

## Links

* [A collection of Resources](https://github.com/xesscorp/myhdl-resources)

* [MyHDL Github Repo](https://github.com/myhdl/myhdl)

* [MyHDL manual](http://docs.myhdl.org/en/stable/manual/index.html)

* [RTL design in Python](http://www.es.ele.tue.nl/~jhuisken/mmips/mMips_in_Myhdl.pdf)

# nMigen

nMigen is another package.

* [nMigen document](https://nmigen.info/nmigen/latest/cover.html)

* [nMigen examples - kbob](https://github.com/kbob/nmigen-examples)


# Other 

* [HDL](https://github.com/drom/awesome-hdl). Many high level HDLs. We pick
  MyHDL because every student should have learned Python.

* B. Bailey. [The evolution of High Level
  Synthesis](https://semiengineering.com/the-evolution-of-high-level-synthesis/),
Semiconductor Engineering, Aug 27, 2020.

* [Build a RISC-V processor with TL-Verilog](https://riscv.org/news/2021/03/using-tl-verilog-for-fpgas-shivani-shah/)

# Verilog

Verilog is a popluar HDL. You will find many concepts (even keywords) in MyHDL
are the same as Verilog. It would be a fun project to learn Verilog and get a
working RISC-V core on an FPGA.

* [Veritut](http://www.asic-world.com/verilog/veritut.html)

* [A FPGA board](https://www.adafruit.com/product/451). It should be good enough for a 32-bit RISC-V core. 

