============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Mar 13 2025  07:30:39 pm
  Module:                 cva6
  Operating conditions:   PVT_0P7V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                                                                                   Instance                                                                                                                         Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cva6                                                                                                                                                                                                                                                                  322802  28678.933     0.000    28678.933 <none> (D)  
  ex_stage_i                                                                                                                                                                                                  ex_stage_CVA6Cfgx00000020000000200000001c00000014a      155916  13320.711     0.000    13320.711 <none> (D)  
    alu_i_gen_bitmanip.i_clz_64b                                                                                                                                                                              lzc_WIDTH64_MODE1                                          205     12.655     0.000       12.655 <none> (D)  
    fpu_gen.fpu_i_fpu_gen.i_fpnew_bulk_gen_operation_groups[0].i_opgroup_block_gen_parallel_slices[1].active_format.i_fmt_slice_gen_num_lanes[0].active_lane.lane_instance.i_fma_i_lzc                        lzc_WIDTH109_MODE1                                         465     27.921     0.000       27.921 <none> (D)  
    fpu_gen.fpu_i_fpu_gen.i_fpnew_bulk_gen_operation_groups[1].i_opgroup_block_gen_merged_slice.i_multifmt_slice_gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi_i_divsqrt_lei_preprocess_U0 preprocess_mvp                                            3412    257.045     0.000      257.045 <none> (D)  
    fpu_gen.fpu_i_fpu_gen.i_fpnew_bulk_gen_operation_groups[3].i_opgroup_block_gen_merged_slice.i_multifmt_slice_gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi_i_lzc                          lzc_WIDTH64_MODE1_3                                        248     15.965     0.000       15.965 <none> (D)  
    i_mult                                                                                                                                                                                                    mult_CVA6Cfgx00000020000000200000001c00000014a0000       27325   2521.115     0.000     2521.115 <none> (D)  
    lsu_i                                                                                                                                                                                                     load_store_unit_CVA6Cfgx00000020000000200000001c00       57382   5158.389     0.000     5158.389 <none> (D)  
      gen_mmu.i_cva6_mmu_i_ptw_i_pmp_ptw                                                                                                                                                                      pmp_CVA6Cfgx00000020000000200000001c00000014a00000        5946    371.980     0.000      371.980 <none> (D)  
  gen_cache_wt.i_cache_subsystem                                                                                                                                                                              wt_cache_subsystem_CVA6Cfgx00000020000000200000001       35655   3054.918     0.000     3054.918 <none> (D)  
    i_wt_dcache                                                                                                                                                                                               wt_dcache_CVA6Cfgx00000020000000200000001c00000014       28869   2353.693     0.000     2353.693 <none> (D)  
      i_wt_dcache_mem                                                                                                                                                                                         wt_dcache_mem_CVA6Cfgx00000020000000200000001c0000       10528    663.157     0.000      663.157 <none> (D)  
  id_stage_i                                                                                                                                                                                                  id_stage_CVA6Cfgx00000020000000200000001c00000014a        3179    285.958     0.000      285.958 <none> (D)  
  (D) = wireload is default in technology library
