# generated on Sat Aug 17 16:25:46 2024
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.091  |  0.051  | 54.352  |   N/A   |  0.310  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1090   |  1079   |   383   |    3    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------
