{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "80cc4c28",
   "metadata": {},
   "source": [
    "# Inspector tutorial"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79fd7e97",
   "metadata": {},
   "source": [
    "#### What is inspector ?  \n",
    "   Vai_q_pytorch provides a function called inspector to help users diagnose neural network (NN) models under different device architectures. The inspector can predict target device assignments based on hardware constraints.The generated inspection report can be used to guide  users to modify or optimize the NN model, greatly reducing the difficulty and time of deployment. It is recommended to inspect float models before quantization."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "843d6877",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Loading NNDCT kernels...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "No CUDA runtime is found, using CUDA_HOME='/usr/local/cuda'\n"
     ]
    }
   ],
   "source": [
    "# Import inspector API\n",
    "# \n",
    "# Note:\n",
    "# You can ignore warning message related with XIR. \n",
    "# The inspector relies on 'vai_utf' package. In conda env vitis-ai-pytorch in Vitis-AI docker, vai_utf is ready. But if vai_q_pytorch is installed by source code, it needs to install vai_utf in advance.\n",
    "from pytorch_nndct.apis import Inspector"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "f1392149",
   "metadata": {},
   "outputs": [],
   "source": [
    "import torch\n",
    "import torch.nn as nn\n",
    "import torch.nn.functional as F\n",
    "\n",
    "class ConvBlock(nn.Module):\n",
    "    \"\"\"\n",
    "    Convolution block:\n",
    "        - 1d conv\n",
    "        - layer norm by embedding axis\n",
    "        - activation\n",
    "        - dropout\n",
    "        - Max pooling\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, in_channels, out_channels, kernel_size,\n",
    "                 stride=1, dilation=1, p_conv_drop=0.1):\n",
    "        super(ConvBlock, self).__init__()\n",
    "\n",
    "        # use it instead stride.\n",
    "\n",
    "        self.conv1d = nn.Conv2d(in_channels, out_channels,\n",
    "                                kernel_size=kernel_size,\n",
    "                                bias=False,\n",
    "                                padding='same')\n",
    "\n",
    "        self.norm = nn.LayerNorm(out_channels)\n",
    "        self.activation = nn.GELU()\n",
    "        self.drop = nn.Dropout(p=p_conv_drop)\n",
    "\n",
    "        self.downsample = nn.MaxPool2d(kernel_size=stride, stride=stride)\n",
    "\n",
    "        self.stride = stride\n",
    "        self.in_channels = in_channels\n",
    "        self.out_channels = out_channels\n",
    "\n",
    "    def forward(self, x):\n",
    "        x = torch.unsqueeze(x, -1)\n",
    "        x = self.conv1d(x)\n",
    "        x = torch.squeeze(x, -1)\n",
    "\n",
    "        # norm by last axis.\n",
    "        x = torch.transpose(x, -2, -1)\n",
    "        x = self.norm(x)\n",
    "        x = torch.transpose(x, -2, -1)\n",
    "\n",
    "        x = self.activation(x)\n",
    "\n",
    "        x = self.drop(x)\n",
    "\n",
    "        x = torch.unsqueeze(x, -1)\n",
    "        x = self.downsample(x)\n",
    "        x = torch.squeeze(x, -1)\n",
    "\n",
    "        return x\n",
    "\n",
    "\n",
    "class UpConvBlock(nn.Module):\n",
    "    \"\"\"\n",
    "    Decoder convolution block\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, scale, **args):\n",
    "        super(UpConvBlock, self).__init__()\n",
    "        self.conv_block = ConvBlock(**args)\n",
    "        self.upsample = nn.Upsample(scale_factor=scale, mode='linear', align_corners=False)\n",
    "\n",
    "    def forward(self, x):\n",
    "        x = self.conv_block(x)\n",
    "        x = self.upsample(x)\n",
    "        return x\n",
    "\n",
    "\n",
    "class AutoEncoder1D(nn.Module):\n",
    "    \"\"\"\n",
    "    This is the final Encoder-Decoder model with skip connections\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self,\n",
    "                 n_electrodes=30,  # Number of channels\n",
    "                 n_freqs=16,  # Number of wavelets\n",
    "                 n_channels_out=21,  # Number of fingers\n",
    "                 channels=[8, 16, 32, 32],  # Number of features on each encoder layer\n",
    "                 kernel_sizes=[3, 3, 3],\n",
    "                 strides=[4, 4, 4],\n",
    "                 dilation=[1, 1, 1]\n",
    "                 ):\n",
    "\n",
    "        super(AutoEncoder1D, self).__init__()\n",
    "\n",
    "        self.n_electrodes = n_electrodes\n",
    "        self.n_freqs = n_freqs\n",
    "        self.n_inp_features = n_freqs * n_electrodes\n",
    "        self.n_channels_out = n_channels_out\n",
    "\n",
    "        self.model_depth = len(channels) - 1\n",
    "        self.spatial_reduce = ConvBlock(self.n_inp_features, channels[0], kernel_size=3)  # Dimensionality reduction\n",
    "\n",
    "        # Encoder part\n",
    "        self.downsample_blocks = nn.ModuleList([ConvBlock(channels[i],\n",
    "                                                          channels[i + 1],\n",
    "                                                          (kernel_sizes[i], 1),\n",
    "                                                          stride=(strides[i], 1),\n",
    "                                                          dilation=(dilation[i], 1)) for i in range(self.model_depth)])\n",
    "\n",
    "        channels = [ch for ch in channels[:-1]] + channels[-1:]  # channels\n",
    "\n",
    "        # Decoder part\n",
    "        self.upsample_blocks = nn.ModuleList([UpConvBlock(scale=strides[i],\n",
    "                                                          in_channels=channels[i + 1] if i == self.model_depth - 1 else\n",
    "                                                          channels[i + 1] * 2,\n",
    "                                                          out_channels=channels[i],\n",
    "                                                          kernel_size=(kernel_sizes[i], 1)) for i in\n",
    "                                              range(self.model_depth - 1, -1, -1)])\n",
    "\n",
    "        self.conv1x1_one = nn.Conv2d(channels[0] * 2, self.n_channels_out, kernel_size=(1,1),\n",
    "                                     padding='same')  # final 1x1 conv\n",
    "\n",
    "    def forward(self, x):\n",
    "\n",
    "        batch, elec, n_freq, time = x.shape\n",
    "        x = x.reshape(batch, -1, time)  # flatten the input\n",
    "        x = self.spatial_reduce(x)\n",
    "\n",
    "        skip_connection = []\n",
    "\n",
    "        for i in range(self.model_depth):\n",
    "            skip_connection.append(x)\n",
    "            x = self.downsample_blocks[i](x)\n",
    "\n",
    "        for i in range(self.model_depth):\n",
    "            x = self.upsample_blocks[i](x)\n",
    "            x = torch.cat((x, skip_connection[-1 - i]),  # skip connections\n",
    "                          dim=1)\n",
    "\n",
    "        x = torch.unsqueeze(x, -1)\n",
    "        x = self.conv1x1_one(x)\n",
    "        x = torch.squeeze(x, -1)\n",
    "        return x\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "67792e2b",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Define a toy neural network\n",
    "class ToyModel(torch.nn.Module):\n",
    "    def __init__(self):\n",
    "        super().__init__()\n",
    "        self.upsample = torch.nn.Upsample(scale_factor=2, mode='bilinear')\n",
    "        self.conv = torch.nn.Conv2d(128, 128, kernel_size=(3, 3), stride=(1, 1), padding=(1, 1))\n",
    "        self.relu = torch.nn.ReLU()\n",
    "        self.adaptive_avg_pool2d = torch.nn.AdaptiveAvgPool2d(output_size=2)\n",
    "        \n",
    "    def forward(self, x):\n",
    "        x = self.upsample(x)\n",
    "        x = self.conv(x)\n",
    "        x = self.relu(x)\n",
    "        x = self.adaptive_avg_pool2d(x)\n",
    "        x = x.reshape(x.size(0), -1)\n",
    "        return x"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "15d43fbb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Inspector is on.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "# Specify a target name or fingerprint you want to deploy on\n",
    "target = \"DPUCZDX8G_ISA1_B4096\"\n",
    "# Initialize inspector with target\n",
    "inspector = Inspector(target)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "0d31876c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Model hyperparameters\n",
    "hp_autoencoder = dict(\n",
    "    channels=[32, 32, 64, 64, 128, 128],\n",
    "    kernel_sizes=[7, 7, 5, 5, 5],\n",
    "    strides=[2, 2, 2, 2, 2],\n",
    "    dilation=[1, 1, 1, 1, 1],\n",
    "    n_electrodes=62,\n",
    "    n_freqs=40,\n",
    "    n_channels_out=5\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "d2933f21",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Start to inspect model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quant Module is in 'cpu'.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Parsing AutoEncoder1D...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Start to trace and freeze model...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The input model nndct_st_AutoEncoder1D_ed is torch.nn.Module.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Finish tracing.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Processing ops...\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "██████████████████████████████████████████████████| 139/139 [00:00<00:00, 1126.20it/s, OpInfo: name = return_0, type = R"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_FLOAT_OP]: The quantizer recognize new op `aten::upsample_linear1d` as a float operator by default.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_FLOAT_OP]: The quantizer recognize new op `aten::_convolution_mode` as a float operator by default.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Doing weights equalization...\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Quantizable module is generated.(inspect/AutoEncoder1D.py)\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: AutoEncoder1D::3106 is not tensor.\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN]: AutoEncoder1D::3115 is not tensor.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.57, op type:nndct_reshape, output shape: [4, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "WARNING: Logging before InitGoogleLogging() is written to STDERR\n",
      "I20241109 14:53:56.687400  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.687443  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.687450  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215, op type:nndct_reshape, output shape: [4, 32, 128, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.687506  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_RlCoQhSbGDKs8Mig, with op num: 8\n",
      "I20241109 14:53:56.687510  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.688781  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.688796  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.77, op type:nndct_reshape, output shape: [4, 64, 32, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.692517  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.692545  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.692551  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.692584  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_tFER4PMgAcYjG3JU, with op num: 9\n",
      "I20241109 14:53:56.692586  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.693750  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.693764  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127_swim_transpose_6, op type:nndct_permute, output shape: [4, 8, 1, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.695999  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.696023  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.696027  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.696053  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_lmpt5YjI7JCNSd4y, with op num: 9\n",
      "I20241109 14:53:56.696055  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.697438  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.697455  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.700994  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.701017  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.701022  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.75, op type:nndct_reshape, output shape: [4, 64, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.701048  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_w8pzrj6MTUK4SQHO, with op num: 4\n",
      "I20241109 14:53:56.701050  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.702298  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_127_swim_transpose_6, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.702337  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.702345  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/MaxPool2d[downsample]/3535_sink_transpose_6, op type:nndct_permute, output shape: [4, 128, 8, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.705211  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.705235  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.705240  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.705265  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_jY0kDKnu57hQB9yb, with op num: 8\n",
      "I20241109 14:53:56.705268  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.706377  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.706391  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/MaxPool2d[downsample]/3535's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.709401  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.709425  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.709430  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149_swim_transpose_7, op type:nndct_permute, output shape: [4, 16, 1, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.709455  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_5uV3PwnyspDhIK9j, with op num: 4\n",
      "I20241109 14:53:56.709457  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.710747  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__MaxPool2d_downsample__3535_sink_transpose_6, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.710790  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.710801  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.11, op type:nndct_permute, output shape: [4, 256, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.714358  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.714382  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.714386  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.9's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.714412  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_HqG89keLWlsAYndi, with op num: 4\n",
      "I20241109 14:53:56.714414  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.715564  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_149_swim_transpose_7, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.715600  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.715610  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.105, op type:nndct_permute, output shape: [4, 128, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/LayerNorm[norm]/ret.103's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.719378  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.719405  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.719409  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.719439  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_7WeuUjG2dOs8k9yY, with op num: 4\n",
      "I20241109 14:53:56.719441  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.721092  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_11, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.721150  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.721164  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.724720  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.724747  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.724752  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73, op type:nndct_reshape, output shape: [4, 64, 64, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.724782  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_LXKz5egApmSYQ26B, with op num: 4\n",
      "I20241109 14:53:56.724786  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.726406  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_105, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.726454  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.726465  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.730191  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.63, op type:nndct_reshape, output shape: [4, 64, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.730219  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.730226  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.730260  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Cm4j2ZJb8pUFfPS1, with op num: 9\n",
      "I20241109 14:53:56.730265  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.731825  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.731845  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.45, op type:nndct_reshape, output shape: [4, 64, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.735483  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.735510  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.735515  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.735549  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_AqQXs7VBhSt9DuJe, with op num: 8\n",
      "I20241109 14:53:56.735553  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.737223  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.737241  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/MaxPool2d[downsample]/3742_sink_transpose_9, op type:nndct_permute, output shape: [4, 32, 64, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/MaxPool2d[downsample]/3742's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171_swim_transpose_8, op type:nndct_permute, output shape: [4, 32, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149, op type:nndct_reshape, output shape: [4, 64, 16, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.41, op type:nndct_reshape, output shape: [4, 32, 128, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91, op type:nndct_reshape, output shape: [4, 128, 32, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.173, op type:nndct_reshape, output shape: [4, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.65, op type:nndct_permute, output shape: [4, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.63's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/MaxPool2d[downsample]/3604_sink_transpose_7, op type:nndct_permute, output shape: [4, 64, 16, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/MaxPool2d[downsample]/3604's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.51, op type:nndct_permute, output shape: [4, 64, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/LayerNorm[norm]/ret.49's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.123, op type:nndct_permute, output shape: [4, 128, 8]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/LayerNorm[norm]/ret.121's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127, op type:nndct_reshape, output shape: [4, 128, 8, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.113, op type:nndct_reshape, output shape: [4, 128, 8, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/MaxPool2d[downsample]/3673_sink_transpose_8, op type:nndct_permute, output shape: [4, 64, 32, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/MaxPool2d[downsample]/3673's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.117, op type:nndct_reshape, output shape: [4, 128, 8]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171, op type:nndct_reshape, output shape: [4, 64, 32, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215_swim_transpose_10, op type:nndct_permute, output shape: [4, 128, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.69, op type:nndct_permute, output shape: [4, 64, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/LayerNorm[norm]/ret.67's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.33, op type:nndct_permute, output shape: [4, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/LayerNorm[norm]/ret.31's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.151, op type:nndct_reshape, output shape: [4, 64, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.87, op type:nndct_permute, output shape: [4, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/LayerNorm[norm]/ret.85's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/MaxPool2d[downsample]/3476_sink_transpose_5, op type:nndct_permute, output shape: [4, 128, 8, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/MaxPool2d[downsample]/3476's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.201, op type:nndct_reshape, output shape: [4, 64, 128, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/MaxPool2d[downsample]/3811_sink_transpose_10, op type:nndct_permute, output shape: [4, 32, 128, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/MaxPool2d[downsample]/3811's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55_swim_transpose_2, op type:nndct_permute, output shape: [4, 128, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.179, op type:nndct_reshape, output shape: [4, 128, 64, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.141, op type:nndct_permute, output shape: [4, 16, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.139's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.183, op type:nndct_reshape, output shape: [4, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.99, op type:nndct_reshape, output shape: [4, 128, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.21, op type:nndct_reshape, output shape: [4, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.15, op type:nndct_permute, output shape: [4, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/LayerNorm[norm]/ret.13's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37, op type:nndct_reshape, output shape: [4, 32, 256, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109, op type:nndct_reshape, output shape: [4, 128, 16, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193_swim_transpose_9, op type:nndct_permute, output shape: [4, 64, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.27, op type:nndct_reshape, output shape: [4, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.129, op type:nndct_reshape, output shape: [4, 128, 8]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.81, op type:nndct_reshape, output shape: [4, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.83, op type:nndct_permute, output shape: [4, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.81's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.205, op type:nndct_reshape, output shape: [4, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.211, op type:nndct_permute, output shape: [4, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/LayerNorm[norm]/ret.209's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.740327  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.740350  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.740355  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.740387  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_9v4zgIjJqTaxdyFL, with op num: 8\n",
      "I20241109 14:53:56.740393  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.741531  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.741545  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.744544  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.744586  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.744591  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.744617  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_MOBR6qrAGD95nH0c, with op num: 4\n",
      "I20241109 14:53:56.744621  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.745748  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__MaxPool2d_downsample__3742_sink_transpose_9, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.745784  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.745793  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.749011  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.749039  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.749044  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.749078  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_o8HAQTkap7Z5PLIK, with op num: 4\n",
      "I20241109 14:53:56.749080  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.750568  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_171_swim_transpose_8, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.750620  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.750633  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.752974  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.752998  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.753002  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.753029  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_ELNWhCOdIFmR0xM6, with op num: 9\n",
      "I20241109 14:53:56.753031  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.754117  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.754132  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.756450  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.756475  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.756479  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.756505  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_MvfcWB0sC5GnSLOH, with op num: 9\n",
      "I20241109 14:53:56.756507  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.757551  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.757563  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.759991  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.760021  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.760027  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.760061  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Ezg0J75KIhMsCYDN, with op num: 9\n",
      "I20241109 14:53:56.760064  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.761478  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.761493  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.763584  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.763608  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.763612  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.763638  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Ot1TSfi3PL4YREsV, with op num: 8\n",
      "I20241109 14:53:56.763640  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.764902  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.764917  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.767481  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.767513  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.767529  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.767554  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_TmNlx7dWjrVFI6nk, with op num: 4\n",
      "I20241109 14:53:56.767556  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.768780  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_65, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.768816  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.768826  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.771767  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.771790  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.771795  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.771819  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_S6xJaLlQ0sBTj5O1, with op num: 4\n",
      "I20241109 14:53:56.771821  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.772979  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__MaxPool2d_downsample__3604_sink_transpose_7, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.773015  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.773023  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.775949  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.775974  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.775977  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.776002  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_j9raFmCOBKdch6XJ, with op num: 4\n",
      "I20241109 14:53:56.776005  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.777148  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_51, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.777184  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.777191  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.779910  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.779934  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.779938  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.779966  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_WZFgRrc7s4hty3XT, with op num: 4\n",
      "I20241109 14:53:56.779969  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.781251  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_123, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.781288  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.781297  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.783489  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.783514  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.783519  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.783543  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_AV8Tky50Zjq7BEYn, with op num: 9\n",
      "I20241109 14:53:56.783546  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.784623  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.784637  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.787019  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.787048  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.787053  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.787084  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_GjEQyT4VqIUXbfWJ, with op num: 9\n",
      "I20241109 14:53:56.787087  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.788316  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.788328  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.791461  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.791484  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.791488  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.791525  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_OADQ8jqBlSPk4yXw, with op num: 4\n",
      "I20241109 14:53:56.791528  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.792685  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__MaxPool2d_downsample__3673_sink_transpose_8, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.792718  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.792727  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.794986  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.795015  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.795022  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.795053  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_4gyDxh1S6XIAvr0C, with op num: 8\n",
      "I20241109 14:53:56.795055  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.796332  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.796345  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.799072  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.799095  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.799100  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.799125  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_fUGCyK7Xs1LtNR4E, with op num: 9\n",
      "I20241109 14:53:56.799127  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.800215  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.800227  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.803205  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.803229  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.803233  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.803258  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_4FSxI5LrvQg12U0M, with op num: 4\n",
      "I20241109 14:53:56.803261  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.804378  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_215_swim_transpose_10, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.804411  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.804420  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.807394  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.807420  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.807423  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.807449  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_0fPBhScbwG98YRV1, with op num: 4\n",
      "I20241109 14:53:56.807451  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.808573  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_69, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.808609  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.808617  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.811336  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.811359  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.811363  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.811388  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_VnzpC5rEDetlhfMj, with op num: 4\n",
      "I20241109 14:53:56.811391  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.812588  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_33, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.812636  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.812649  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.814604  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.814627  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.814632  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.814657  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_3lp9L1ODogxIP2Um, with op num: 8\n",
      "I20241109 14:53:56.814659  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.815879  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.815893  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.818909  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.818933  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.818938  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.818962  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_cq7952GOxT0EvYpL, with op num: 4\n",
      "I20241109 14:53:56.818965  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.820322  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_87, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.820356  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.820365  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.823439  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.823468  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.823473  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.823506  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_oZBSKx4JNgdhuHIL, with op num: 4\n",
      "I20241109 14:53:56.823509  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.824790  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__MaxPool2d_downsample__3476_sink_transpose_5, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.824826  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.824834  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.826823  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.826846  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.826851  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.826876  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_rXlC5GpR34uxQehA, with op num: 9\n",
      "I20241109 14:53:56.826879  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.828033  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.828047  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.830936  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.830960  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.830965  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.830997  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_fSPYMIoJBldr359h, with op num: 4\n",
      "I20241109 14:53:56.831003  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.832548  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__MaxPool2d_downsample__3811_sink_transpose_10, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.832587  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.832595  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.835220  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.835244  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.835248  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.835273  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_nUN3hbDYCVamyxlo, with op num: 4\n",
      "I20241109 14:53:56.835276  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.836395  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_55_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.836431  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.836439  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.838639  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.838665  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.838668  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.838693  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_1XvmVUMpOBJYlAtD, with op num: 9\n",
      "I20241109 14:53:56.838696  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.839779  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.839793  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.842483  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.842507  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.842512  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.842540  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_iY1TValxfdJPrEDO, with op num: 4\n",
      "I20241109 14:53:56.842542  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.843698  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_141, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.843734  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.843742  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.845988  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.846015  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.846020  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.846048  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_f9GCJ6FeHNZ2LPrg, with op num: 8\n",
      "I20241109 14:53:56.846051  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.847359  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.847375  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.849391  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.849416  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.849421  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.849445  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_xitJ3AYIDayzpoMN, with op num: 8\n",
      "I20241109 14:53:56.849447  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.850560  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.850574  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.852629  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.852653  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.852658  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.852682  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Ux2pFEK01AvRXJDw, with op num: 8\n",
      "I20241109 14:53:56.852684  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.853763  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.853777  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.856786  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.856810  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.856814  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.856840  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_ju72ybzL3PnGDIFS, with op num: 4\n",
      "I20241109 14:53:56.856842  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.857964  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_15, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.857998  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.858007  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.860188  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.860212  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.860216  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.860244  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_OKtiv7jQT58nRLdP, with op num: 9\n",
      "I20241109 14:53:56.860246  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.861343  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.861357  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.863742  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.863773  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.863778  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.863808  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Wc6HNM21VEJ9dnIX, with op num: 9\n",
      "I20241109 14:53:56.863811  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.865015  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.865029  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.867965  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.867990  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.867993  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.868021  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_jdWZUhPtozAxcvl9, with op num: 4\n",
      "I20241109 14:53:56.868023  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.869334  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_193_swim_transpose_9, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.869375  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.869385  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.871415  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.871438  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.871443  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.871467  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_oLR5pwXsWeMny9zc, with op num: 8\n",
      "I20241109 14:53:56.871470  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.872603  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.872617  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.874981  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.875010  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.875016  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.875046  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_JDA54d6t8UrGZpKj, with op num: 8\n",
      "I20241109 14:53:56.875049  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.876358  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.876370  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.878741  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.878764  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.878768  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.878793  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_OMLDncHAVosl5PYx, with op num: 8\n",
      "I20241109 14:53:56.878796  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.879940  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.879957  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.883216  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.883240  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.883245  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.883270  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_wbaQAJ72ngEDlKRO, with op num: 4\n",
      "I20241109 14:53:56.883273  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.884532  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_83, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.884569  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.884578  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.886667  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.886691  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.886695  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.886720  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_pNZWwMGB90JYls6T, with op num: 8\n",
      "I20241109 14:53:56.886723  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.887810  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.887823  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/MaxPool2d[downsample]/3181_sink_transpose_0, op type:nndct_permute, output shape: [4, 32, 256, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.890867  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.890890  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.890894  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/MaxPool2d[downsample]/3181's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.890920  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_pzbjP5cW2hOJMnV1, with op num: 4\n",
      "I20241109 14:53:56.890923  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.892086  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_211, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.892122  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.892130  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.217, op type:nndct_reshape, output shape: [4, 32, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.896123  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.896152  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193, op type:nndct_reshape, output shape: [4, 32, 64, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.896158  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.896193  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_bck4gRLBwIUpNPan, with op num: 4\n",
      "I20241109 14:53:56.896196  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.897920  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__MaxPool2d_downsample__3181_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.897971  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.897985  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.900913  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.900941  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.900946  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.900978  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_geXwcW1ymxv9bs2l, with op num: 8\n",
      "I20241109 14:53:56.900980  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.902138  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.902153  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret, op type:nndct_reshape, output shape: [4, 5, 256]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.904786  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.904810  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.904815  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.904844  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_J74NDOibC3FBvrRV, with op num: 9\n",
      "I20241109 14:53:56.904847  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.906041  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.906055  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19, op type:nndct_reshape, output shape: [4, 32, 256, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.908797  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.908824  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.908829  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.908860  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_N50wcSyf1IG6VMXD, with op num: 8\n",
      "I20241109 14:53:56.908864  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.910493  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.910512  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.163, op type:nndct_permute, output shape: [4, 32, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.913836  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.913865  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.913870  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.913902  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_TbAUka9xNudHCWOo, with op num: 9\n",
      "I20241109 14:53:56.913905  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.916100  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.916119  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.161's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91_swim_transpose_4, op type:nndct_permute, output shape: [4, 32, 1, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.920058  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.920083  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.920089  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.920120  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_9yK64AdCtSM5N7fh, with op num: 4\n",
      "I20241109 14:53:56.920122  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.921504  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_163, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.921555  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.921571  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.223, op type:nndct_reshape, output shape: [4, 64, 256, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.925227  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.925254  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.925259  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.925292  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_sSX0eFUViNzQTJ46, with op num: 4\n",
      "I20241109 14:53:56.925298  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.926757  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_91_swim_transpose_4, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.926798  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.926808  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.189, op type:nndct_permute, output shape: [4, 32, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.929983  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.930011  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.930016  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.930047  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_0CsX5qGJBvMZVpST, with op num: 9\n",
      "I20241109 14:53:56.930050  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.931551  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.931571  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/LayerNorm[norm]/ret.187's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73_swim_transpose_3, op type:nndct_permute, output shape: [4, 64, 1, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.935283  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.935307  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.935312  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.935339  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_ueQUlc9ZXOAy3IoR, with op num: 4\n",
      "I20241109 14:53:56.935341  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.936517  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_189, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.936554  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.936563  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/MaxPool2d[downsample]/3417_sink_transpose_4, op type:nndct_permute, output shape: [4, 128, 16, 1]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.939595  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.939625  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.939630  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.939661  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_e2mzMRSQ7j8XCP9U, with op num: 4\n",
      "I20241109 14:53:56.939664  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.940948  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_73_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.940985  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.940994  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/MaxPool2d[downsample]/3417's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.5, op type:nndct_reshape, output shape: [4, 2480, 256, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/MaxPool2d[downsample]/3358_sink_transpose_3, op type:nndct_permute, output shape: [4, 64, 32, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/MaxPool2d[downsample]/3358's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.167, op type:nndct_permute, output shape: [4, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/LayerNorm[norm]/ret.165's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/MaxPool2d[downsample]/3240_sink_transpose_1, op type:nndct_permute, output shape: [4, 32, 128, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/MaxPool2d[downsample]/3240's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.207, op type:nndct_permute, output shape: [4, 128, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.205's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.9, op type:nndct_reshape, output shape: [4, 32, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.95, op type:nndct_reshape, output shape: [4, 128, 16, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.139, op type:nndct_reshape, output shape: [4, 64, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37_swim_transpose_1, op type:nndct_permute, output shape: [4, 256, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.93, op type:nndct_reshape, output shape: [4, 128, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19_swim_transpose_0, op type:nndct_permute, output shape: [4, 256, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.39, op type:nndct_reshape, output shape: [4, 32, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.47, op type:nndct_permute, output shape: [4, 128, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.45's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.119, op type:nndct_permute, output shape: [4, 8, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.117's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55, op type:nndct_reshape, output shape: [4, 64, 128, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.157, op type:nndct_reshape, output shape: [4, 128, 32, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.29, op type:nndct_permute, output shape: [4, 256, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.27's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.161, op type:nndct_reshape, output shape: [4, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.185, op type:nndct_permute, output shape: [4, 64, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.183's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.145, op type:nndct_permute, output shape: [4, 64, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/LayerNorm[norm]/ret.143's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.23, op type:nndct_reshape, output shape: [4, 32, 256, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/MaxPool2d[downsample]/3299_sink_transpose_2, op type:nndct_permute, output shape: [4, 64, 64, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/MaxPool2d[downsample]/3299's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.195, op type:nndct_reshape, output shape: [4, 32, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109_swim_transpose_5, op type:nndct_permute, output shape: [4, 16, 1, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.101, op type:nndct_permute, output shape: [4, 16, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.99's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.135, op type:nndct_reshape, output shape: [4, 256, 16, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for reshape_fix_1:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.59, op type:nndct_reshape, output shape: [4, 64, 64, 1]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/MaxPool2d[downsample]/3417, op type:nndct_maxpool, output shape: [4, 16, 1, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91_swim_transpose_4's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/MaxPool2d[downsample]/3358, op type:nndct_maxpool, output shape: [4, 32, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73_swim_transpose_3's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/MaxPool2d[downsample]/3299, op type:nndct_maxpool, output shape: [4, 64, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55_swim_transpose_2's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/MaxPool2d[downsample]/3535, op type:nndct_maxpool, output shape: [4, 8, 1, 128]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127_swim_transpose_6's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/MaxPool2d[downsample]/3673, op type:nndct_maxpool, output shape: [4, 32, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171_swim_transpose_8's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/MaxPool2d[downsample]/3811, op type:nndct_maxpool, output shape: [4, 128, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215_swim_transpose_10's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/MaxPool2d[downsample]/3604, op type:nndct_maxpool, output shape: [4, 16, 1, 64]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149_swim_transpose_7's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/MaxPool2d[downsample]/3240, op type:nndct_maxpool, output shape: [4, 128, 1, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:56.944392  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.944422  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.944427  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.944461  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_DfPSJnMdWAGyRYjp, with op num: 4\n",
      "I20241109 14:53:56.944464  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.946213  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__MaxPool2d_downsample__3417_sink_transpose_4, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.946267  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.946281  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.949123  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.949146  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.949151  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.949177  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_Gox8ZYIDgJsMucP1, with op num: 9\n",
      "I20241109 14:53:56.949179  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.950481  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.950496  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.953238  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.953262  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.953267  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.953292  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_WoJrluDATdwc0ayb, with op num: 4\n",
      "I20241109 14:53:56.953294  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.954433  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__MaxPool2d_downsample__3358_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.954476  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.954488  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.957372  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.957396  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.957401  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.957428  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_WpF0kfE8H6ailvgy, with op num: 4\n",
      "I20241109 14:53:56.957430  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.958567  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_167, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.958603  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.958612  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.961561  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.961585  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.961591  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.961616  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_WYkbjDP4CvwHay5N, with op num: 4\n",
      "I20241109 14:53:56.961618  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.962790  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__MaxPool2d_downsample__3240_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.962829  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.962839  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.965698  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.965723  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.965727  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.965752  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_PFGlfnz18uaxHUAj, with op num: 4\n",
      "I20241109 14:53:56.965755  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.966873  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_207, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.966908  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.966917  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.969265  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.969290  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.969295  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.969319  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_xDulv230QXbLdye4, with op num: 8\n",
      "I20241109 14:53:56.969321  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.970422  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.970435  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.972790  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.972815  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.972819  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.972844  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_akwWze52hI1vBPRg, with op num: 9\n",
      "I20241109 14:53:56.972846  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.973878  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.973891  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.976329  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.976354  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.976359  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.976387  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_RIKmFJ09OesBDfCT, with op num: 8\n",
      "I20241109 14:53:56.976392  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.977483  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.977497  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.980522  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.980552  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.980557  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.980588  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_HpoPbyBetvzJ4r7l, with op num: 4\n",
      "I20241109 14:53:56.980592  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.982173  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_37_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.982584  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.982599  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.985004  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.985033  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.985038  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.985069  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_9fk6Qrp5jvqJaGTe, with op num: 8\n",
      "I20241109 14:53:56.985071  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.986248  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.986261  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.989451  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.989475  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.989478  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.989503  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_yHsCGWVXcNDr1zJE, with op num: 4\n",
      "I20241109 14:53:56.989506  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.990800  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_19_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.990836  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.990845  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.993253  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.993279  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.993288  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.993335  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_LIayS2DmUlV8ugJ6, with op num: 8\n",
      "I20241109 14:53:56.993343  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:56.994506  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:56.994521  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:56.997534  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:56.997560  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:56.997563  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:56.997682  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_nsqeVyvagtwJjpY4, with op num: 4\n",
      "I20241109 14:53:56.997689  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:56.998973  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_47, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:56.999008  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:56.999017  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.002175  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.002198  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.002202  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.002228  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_UmTphkMe2tQzbc9w, with op num: 4\n",
      "I20241109 14:53:57.002230  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.003357  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_119, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.003391  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.003400  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.006086  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.006112  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.006116  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.006141  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_VQU4Otw3I9HPd1Kg, with op num: 9\n",
      "I20241109 14:53:57.006145  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.007663  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.007680  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.010763  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.010787  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.010792  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.010816  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_LDNRfawJhCY7pivb, with op num: 9\n",
      "I20241109 14:53:57.010819  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.011983  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.011998  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.015112  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.015136  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.015141  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.015165  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_ygKTk6Rn8bwqhvc2, with op num: 4\n",
      "I20241109 14:53:57.015167  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.016292  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_29, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.016327  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.016336  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.018297  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.018322  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.018326  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.018352  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_8dcKazCn13OXeVuE, with op num: 8\n",
      "I20241109 14:53:57.018354  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.019446  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.019459  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.022617  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.022647  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.022652  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.022683  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_vJ4lhgFuetPxQcop, with op num: 4\n",
      "I20241109 14:53:57.022686  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.023988  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_185, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.024022  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.024031  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.026918  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.026942  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.026947  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.026973  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_Outa9pZyUEePlbAv, with op num: 4\n",
      "I20241109 14:53:57.026974  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.028095  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_145, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.028129  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.028137  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.030921  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.030946  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.030949  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.030975  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_wbAz4KHEuQlnfWU3, with op num: 9\n",
      "I20241109 14:53:57.030977  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.032045  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.032058  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.035557  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.035580  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.035585  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.035610  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_svikH0qMJzWNIV73, with op num: 4\n",
      "I20241109 14:53:57.035612  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.036734  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__MaxPool2d_downsample__3299_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.036769  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.036778  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.039124  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.039153  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.039158  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.039189  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_FU0emg2I3R1Yiyht, with op num: 8\n",
      "I20241109 14:53:57.039192  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.040359  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.040372  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.043653  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.043677  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.043682  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.043710  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_yhpwfFreVB9xXQ0m, with op num: 4\n",
      "I20241109 14:53:57.043712  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.044883  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_109_swim_transpose_5, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.044917  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.044926  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.047948  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.047972  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.047976  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.048002  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_permute_niBecbR4GIl6wUtM, with op num: 4\n",
      "I20241109 14:53:57.048004  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.049326  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_101, type = transpose} has been assigned to CPU.\n",
      "I20241109 14:53:57.049362  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.049371  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.051738  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.051761  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.051765  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.051790  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_DvltbIUpsYw0xKRZ, with op num: 9\n",
      "I20241109 14:53:57.051793  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.052928  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.052943  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.055169  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.055200  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.055205  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.055236  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_reshape_cF1vVmEjRiwSkHf6, with op num: 9\n",
      "I20241109 14:53:57.055239  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.056340  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.056352  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.063762  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.063786  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.063791  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.063817  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_3u4sUf10EJhZxKHl, with op num: 4\n",
      "I20241109 14:53:57.063818  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.065572  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.065586  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.069067  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.069096  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.069103  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.069133  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_tfda9ONoSyF7Ds0P, with op num: 4\n",
      "I20241109 14:53:57.069136  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.070878  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.070892  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.073979  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.074004  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.074008  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.074033  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_AtJZU8aNSonBbz5c, with op num: 4\n",
      "I20241109 14:53:57.074036  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.075496  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.075510  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.078702  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.078727  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.078732  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.078756  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_6IRHgS24d3YFZoDQ, with op num: 4\n",
      "I20241109 14:53:57.078758  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.079744  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__MaxPool2d_downsample__3535_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.079838  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.079849  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.082790  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.082813  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.082818  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.082844  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_8E31XYPdokmFL5eQ, with op num: 4\n",
      "I20241109 14:53:57.082845  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.083992  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__MaxPool2d_downsample__3673_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.084064  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.084074  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.086776  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.086800  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.086804  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.086830  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_CBg8bzdJ3jNW5feT, with op num: 4\n",
      "I20241109 14:53:57.086833  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.087819  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__MaxPool2d_downsample__3811_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.087889  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.087898  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.090777  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.090801  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.090806  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.090831  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_FAVMekbjWtJ0c2Tl, with op num: 4\n",
      "I20241109 14:53:57.090833  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.091964  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__MaxPool2d_downsample__3604_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.092054  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.092067  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37_swim_transpose_1's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/MaxPool2d[downsample]/3742, op type:nndct_maxpool, output shape: [4, 64, 1, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.095868  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.095897  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.095902  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.095937  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_cZ78QnxubJIOFCRd, with op num: 4\n",
      "I20241109 14:53:57.095942  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.097995  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.098016  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193_swim_transpose_9's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/MaxPool2d[downsample]/3181, op type:nndct_maxpool, output shape: [4, 256, 1, 32]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19_swim_transpose_0's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for pool_fix_5:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/MaxPool2d[downsample]/3476, op type:nndct_maxpool, output shape: [4, 8, 1, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.102061  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.102090  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.102095  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.102130  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_s5iIqBaG3Y7eg9El, with op num: 4\n",
      "I20241109 14:53:57.102134  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.103559  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__MaxPool2d_downsample__3742_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.103657  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.103672  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.107012  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.107039  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.107044  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;33m[VAIQ_WARN][QUANTIZER_TORCH_INSPECTOR_PATTERN]: The First dimension of pattern data node AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109_swim_transpose_5's  shape is 4 > 1 which will be set to 1 temporarily for pattern matching.\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.107076  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_eRCNov6JM4Ys0rig, with op num: 4\n",
      "I20241109 14:53:57.107082  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.108126  2735 RedundantOpReductionPass.cpp:663] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__MaxPool2d_downsample__3181_fix, type = pool-fix}'s input and output is unchanged, so it will be removed.\n",
      "I20241109 14:53:57.108196  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 2, DPU subgraph number 0\n",
      "I20241109 14:53:57.108206  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.111780  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.111809  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.111814  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.111845  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_maxpool_PwcsQYSjpUJiTeMA, with op num: 4\n",
      "I20241109 14:53:57.111848  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "I20241109 14:53:57.113649  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 1\n",
      "I20241109 14:53:57.113672  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.221, op type:nndct_concat, output shape: [4, 64, 256]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.133, op type:nndct_concat, output shape: [4, 256, 16]\n",
      "\n",
      "\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.177, op type:nndct_concat, output shape: [4, 128, 64]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.126150  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.126180  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.126185  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.126240  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_OEHiZGlhkmXnuKyA, with op num: 6\n",
      "I20241109 14:53:57.126243  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.127686  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_221, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20241109 14:53:57.127730  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 0\n",
      "I20241109 14:53:57.127740  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n",
      "I20241109 14:53:57.130115  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.130137  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.130141  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.130173  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_zNxot6C9aPskAgEG, with op num: 6\n",
      "I20241109 14:53:57.130175  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.131603  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_133, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20241109 14:53:57.131640  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 0\n",
      "I20241109 14:53:57.131649  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.199, op type:nndct_concat, output shape: [4, 64, 128]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.133988  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.134012  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.134017  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.134047  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_N7H1A20y8bWronTS, with op num: 6\n",
      "I20241109 14:53:57.134050  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.135449  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_177, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20241109 14:53:57.135485  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 0\n",
      "I20241109 14:53:57.135495  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Find subgraph for concat_fix_13:\n",
      "node name:AutoEncoder1D::AutoEncoder1D/ret.155, op type:nndct_concat, output shape: [4, 128, 32]\n",
      "\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.138144  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.138166  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.138171  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.138196  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_lhsA7pY3kd4IcJqu, with op num: 6\n",
      "I20241109 14:53:57.138198  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.139575  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_199, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20241109 14:53:57.139611  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 0\n",
      "I20241109 14:53:57.139621  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: The operators assigned to the CPU are as follows(see more details in 'inspect/inspect_DPUCZDX8G_ISA1_B4096.txt'):\u001b[0m\n",
      "node name                                                                                                                                   op Type                  hardware constraints\n",
      "------------------------------------------------------------------------------------------------------------------------------------------  -----------------------  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.5                                                                                nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/Conv2d[conv1d]/ret.7                                                                 aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.9                                                                                nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.11                                                                               nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_11, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/LayerNorm[norm]/ret.13                                                               nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.15                                                                               nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_15, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/GELU[activation]/ret.17                                                              nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19                                                                               nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.19_swim_transpose_0                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__ret_19_swim_transpose_0, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/MaxPool2d[downsample]/3181_sink_transpose_0                                          nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_spatial_reduce__MaxPool2d_downsample__3181_sink_transpose_0, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[spatial_reduce]/ret.21                                                                               nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.23                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/Conv2d[conv1d]/ret.25                                               aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.27                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.29                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_29, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/LayerNorm[norm]/ret.31                                              nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.33                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_33, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/GELU[activation]/ret.35                                             nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.37_swim_transpose_1                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__ret_37_swim_transpose_1, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/MaxPool2d[downsample]/3240_sink_transpose_1                         nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_0__MaxPool2d_downsample__3240_sink_transpose_1, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[0]/ret.39                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.41                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/Conv2d[conv1d]/ret.43                                               aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.45                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.47                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_47, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/LayerNorm[norm]/ret.49                                              nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.51                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_51, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/GELU[activation]/ret.53                                             nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.55_swim_transpose_2                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__ret_55_swim_transpose_2, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/MaxPool2d[downsample]/3299_sink_transpose_2                         nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_1__MaxPool2d_downsample__3299_sink_transpose_2, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[1]/ret.57                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.59                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/Conv2d[conv1d]/ret.61                                               aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.63                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.65                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_65, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/LayerNorm[norm]/ret.67                                              nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.69                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_69, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/GELU[activation]/ret.71                                             nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.73_swim_transpose_3                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__ret_73_swim_transpose_3, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/MaxPool2d[downsample]/3358_sink_transpose_3                         nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_2__MaxPool2d_downsample__3358_sink_transpose_3, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[2]/ret.75                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.77                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/Conv2d[conv1d]/ret.79                                               aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.81                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.83                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_83, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/LayerNorm[norm]/ret.85                                              nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.87                                                              nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_87, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/GELU[activation]/ret.89                                             nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.91_swim_transpose_4                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__ret_91_swim_transpose_4, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/MaxPool2d[downsample]/3417_sink_transpose_4                         nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_3__MaxPool2d_downsample__3417_sink_transpose_4, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[3]/ret.93                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.95                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/Conv2d[conv1d]/ret.97                                               aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.99                                                              nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.101                                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_101, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/LayerNorm[norm]/ret.103                                             nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.105                                                             nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_105, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/GELU[activation]/ret.107                                            nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109                                                             nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/ret.109_swim_transpose_5                                            nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__ret_109_swim_transpose_5, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/ConvBlock[downsample_blocks]/ModuleList[4]/MaxPool2d[downsample]/3476_sink_transpose_5                         nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_ConvBlock_downsample_blocks__ModuleList_4__MaxPool2d_downsample__3476_sink_transpose_5, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.113                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/Conv2d[conv1d]/ret.115                        aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.117                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.119                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_119, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/LayerNorm[norm]/ret.121                       nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.123                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_123, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/GELU[activation]/ret.125                      nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.127_swim_transpose_6                      nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__ret_127_swim_transpose_6, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/MaxPool2d[downsample]/3535_sink_transpose_6   nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_0__ConvBlock_conv_block__MaxPool2d_downsample__3535_sink_transpose_6, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/ConvBlock[conv_block]/ret.129                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[0]/Upsample[upsample]/ret.131                                          aten::upsample_linear1d  aten::upsample_linear1d can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret.133                                                                                                        nndct_concat             xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_133, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.135                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/Conv2d[conv1d]/ret.137                        aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.139                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.141                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_141, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/LayerNorm[norm]/ret.143                       nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.145                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_145, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/GELU[activation]/ret.147                      nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.149_swim_transpose_7                      nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__ret_149_swim_transpose_7, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/MaxPool2d[downsample]/3604_sink_transpose_7   nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_1__ConvBlock_conv_block__MaxPool2d_downsample__3604_sink_transpose_7, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/ConvBlock[conv_block]/ret.151                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[1]/Upsample[upsample]/ret.153                                          aten::upsample_linear1d  aten::upsample_linear1d can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret.155                                                                                                        nndct_concat             xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_155, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.157                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/Conv2d[conv1d]/ret.159                        aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.161                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.163                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_163, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/LayerNorm[norm]/ret.165                       nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.167                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_167, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/GELU[activation]/ret.169                      nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.171_swim_transpose_8                      nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__ret_171_swim_transpose_8, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/MaxPool2d[downsample]/3673_sink_transpose_8   nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_2__ConvBlock_conv_block__MaxPool2d_downsample__3673_sink_transpose_8, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/ConvBlock[conv_block]/ret.173                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[2]/Upsample[upsample]/ret.175                                          aten::upsample_linear1d  aten::upsample_linear1d can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret.177                                                                                                        nndct_concat             xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_177, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.179                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/Conv2d[conv1d]/ret.181                        aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.183                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.185                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_185, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/LayerNorm[norm]/ret.187                       nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.189                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_189, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/GELU[activation]/ret.191                      nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.193_swim_transpose_9                      nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__ret_193_swim_transpose_9, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/MaxPool2d[downsample]/3742_sink_transpose_9   nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_3__ConvBlock_conv_block__MaxPool2d_downsample__3742_sink_transpose_9, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/ConvBlock[conv_block]/ret.195                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[3]/Upsample[upsample]/ret.197                                          aten::upsample_linear1d  aten::upsample_linear1d can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret.199                                                                                                        nndct_concat             xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_199, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.201                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/Conv2d[conv1d]/ret.203                        aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.205                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.207                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_207, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/LayerNorm[norm]/ret.209                       nndct_layer_norm         nndct_layer_norm can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.211                                       nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_211, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/GELU[activation]/ret.213                      nndct_GELU               nndct_GELU can't be assigned to DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.215_swim_transpose_10                     nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__ret_215_swim_transpose_10, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/MaxPool2d[downsample]/3811_sink_transpose_10  nndct_permute            xir::Op{name = AutoEncoder1D__AutoEncoder1D_UpConvBlock_upsample_blocks__ModuleList_4__ConvBlock_conv_block__MaxPool2d_downsample__3811_sink_transpose_10, type = transpose} has been assigned to CPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/ConvBlock[conv_block]/ret.217                                       nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/UpConvBlock[upsample_blocks]/ModuleList[4]/Upsample[upsample]/ret.219                                          aten::upsample_linear1d  aten::upsample_linear1d can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret.221                                                                                                        nndct_concat             xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_221, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "AutoEncoder1D::AutoEncoder1D/ret.223                                                                                                        nndct_reshape            The input of reshape is not on DPU.\n",
      "AutoEncoder1D::AutoEncoder1D/Conv2d[conv1x1_one]/ret.225                                                                                    aten::_convolution_mode  aten::_convolution_mode can't be converted to XIR.\n",
      "AutoEncoder1D::AutoEncoder1D/ret                                                                                                            nndct_reshape            The input of reshape is not on DPU.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "I20241109 14:53:57.142123  2735 compile_pass_manager.cpp:352] [UNILOG][INFO] Compile mode: dpu\n",
      "I20241109 14:53:57.142148  2735 compile_pass_manager.cpp:353] [UNILOG][INFO] Debug mode: null\n",
      "I20241109 14:53:57.142151  2735 compile_pass_manager.cpp:357] [UNILOG][INFO] Target architecture: DPUCZDX8G_ISA1_B4096\n",
      "I20241109 14:53:57.142176  2735 compile_pass_manager.cpp:465] [UNILOG][INFO] Graph name: nndct_concat_98jVBcoqi3IMXs1l, with op num: 6\n",
      "I20241109 14:53:57.142179  2735 compile_pass_manager.cpp:478] [UNILOG][INFO] Begin to compile...\n",
      "W20241109 14:53:57.143525  2735 PartitionPass.cpp:4160] [UNILOG][WARNING] xir::Op{name = AutoEncoder1D__AutoEncoder1D_ret_155, type = concat-fix} has been assigned to CPU: [it has one input is not from DPU.].\n",
      "I20241109 14:53:57.143560  2735 compile_pass_manager.cpp:489] [UNILOG][INFO] Total device subgraph number 3, DPU subgraph number 0\n",
      "I20241109 14:53:57.143569  2735 compile_pass_manager.cpp:504] [UNILOG][INFO] Compile done.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: Dot image is generated.(inspect/inspect_DPUCZDX8G_ISA1_B4096.png)\u001b[0m\n",
      "\n",
      "\u001b[0;32m[VAIQ_NOTE]: =>Finish inspecting.\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "# Start to inspect the float model\n",
    "# Note: visualization of inspection results relies on the dot engine.If you don't install dot successfully, set 'image_format = None' when inspecting.\n",
    "device = torch.device(\"cuda\" if torch.cuda.is_available() else \"cpu\")\n",
    "model = AutoEncoder1D(**hp_autoencoder)\n",
    "dummy_input = torch.randn(4, 62, 40, 256)\n",
    "inspector.inspect(model, (dummy_input,), device=device, output_dir=\"inspect\", image_format=\"png\") "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae8f296b",
   "metadata": {},
   "source": [
    "##### Inspection result anaysis:\n",
    "1. In this toy model, there are three operations will be assigned to cpu. The reasons for being allocated to the CPU are shown in the column of hardware constraints.\n",
    "2. The target device of an input node is determined by its consumer.\n",
    "3. Here, we found that a special permute operation(\"ToyModel::ToyModel/AdaptiveAvgPool2d[adaptive_avg_pool2d]/146_sink_transpose_0\") is inserted by quantizer. Due to data layout difference between Pytorch('NCHW') and XIR('NHWC'), if quantizer inserts some permutes(which the node message in inspect file will inform us about), these permutes may prevent the entire model from being deployed to the target device. Sometimes, we can cancel out this automatically inserted permute by inserting a permute in the original float model, sometimes, we can't.\n",
    "4. If you want more details about the inspection, see the inspection report under the output directory you specified.\n",
    "5. The dot image can help you to analyze inspection result in a more intuitive way. \"svg\" and \"png\" format are both supported.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "15b32b22",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "ConvBlock(\n",
       "  (conv1d): Conv2d(2480, 32, kernel_size=(3, 3), stride=(1, 1), padding=same, bias=False)\n",
       "  (norm): LayerNorm((32,), eps=1e-05, elementwise_affine=True)\n",
       "  (activation): GELU(approximate='none')\n",
       "  (drop): Dropout(p=0.1, inplace=False)\n",
       "  (downsample): MaxPool2d(kernel_size=1, stride=1, padding=0, dilation=1, ceil_mode=False)\n",
       ")"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.spatial_reduce"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "b26d4e20",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# Show the dot image\n",
    "from IPython.display import Image\n",
    "# Image('inspect/inspect_DPUCZDX8G_ISA1_B4096.png')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0491b7e",
   "metadata": {},
   "source": [
    "##### How to deploy this entire model on DPU:\n",
    "1. Find the location of CPU operations in original model. All the details of operations are shown in inspect_{target}.txt, including source range, points to a source which is a stack track and helps to find the exact location of this operation in source code. Take resize op as a example, from source range, we can find the location of resize op in #3 input block line 11.  \n",
    "node name: ToyModel::ToyModel/Upsample[upsample]/input.3  \n",
    "...  \n",
    "op type: resize  \n",
    "...  \n",
    "source range:  \n",
    "...  \n",
    "<font color=red>ipython-input-3-7ec1fc6b678f(11): forward</font>  \n",
    "...\n",
    "\n",
    "  "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7cf47e0b",
   "metadata": {},
   "source": [
    "2. Modify the original model according to the hardware constrains message and try to cancel out the permute inserted by quantizer with by inserting a permute in the original float model(more details see hints in inspect_{target}.txt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "vitis-ai-pytorch",
   "language": "python",
   "name": "vitis-ai-pytorch"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
