<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat May 25 00:49:45 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynquplusRFSOC" BOARD="xilinx.com:zcu111:part0:1.2" DEVICE="xczu28dr" NAME="design_1" PACKAGE="ffvg1517" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000.0" DIR="O" NAME="clk_adc0" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_clk_adc0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="clk_adc0"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="400000000.0" DIR="O" NAME="clk_dac0" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_clk_dac0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="clk_dac0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="done_flag" SIGIS="undef" SIGNAME="adc_sink_i_done_flag">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_sink_i" PORT="done_flag"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="emio_uart1_rxd_0" SIGIS="undef" SIGNAME="External_Ports_emio_uart1_rxd_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_uart1_rxd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="emio_uart1_txd_0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_uart1_txd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="emio_uart1_txd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="error_flag" SIGIS="undef" SIGNAME="adc_sink_i_error_flag">
      <CONNECTIONS>
        <CONNECTION INSTANCE="adc_sink_i" PORT="error_flag"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz" PORT="reset"/>
        <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc0_clk_clk_n" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_adc0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="adc0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="adc0_clk_clk_p" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_adc0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="adc0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="led_bits_tri_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac0_clk_clk_n" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_dac0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="dac0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="dac0_clk_clk_p" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_dac0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="dac0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_diff_clock_clk_n" SIGIS="clk" SIGNAME="clk_wiz_clk_in1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz" PORT="clk_in1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_diff_clock_clk_p" SIGIS="clk" SIGNAME="clk_wiz_clk_in1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz" PORT="clk_in1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysref_in_diff_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_sysref_in_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="sysref_in_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysref_in_diff_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_sysref_in_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="sysref_in_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vout00_v_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vout00_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="vout00_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="vout00_v_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vout00_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="vout00_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_01_v_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vin0_01_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="vin0_01_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="vin0_01_v_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vin0_01_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="vin0_01_p"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_adc0_clk" NAME="adc0_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="2000000000.0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="adc0_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="adc0_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_dac0_clk" NAME="dac0_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="6400000000.0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="dac0_clk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="dac0_clk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_gpio_GPIO" NAME="led_bits" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="led_bits_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_diff_clock" NAME="sys_diff_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_diff_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_diff_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sysref_in" NAME="sysref_in" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="diff_n" PHYSICAL="sysref_in_diff_n"/>
        <PORTMAP LOGICAL="diff_p" PHYSICAL="sysref_in_diff_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_vin0_01" NAME="vin0_01" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_01_v_n"/>
        <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_01_v_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="usp_rf_data_converter_0_i_vout00" NAME="vout00" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="V_N" PHYSICAL="vout00_v_n"/>
        <PORTMAP LOGICAL="V_P" PHYSICAL="vout00_v_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adc_sink_i" HWVERSION="1.0" INSTANCE="adc_sink_i" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="exdes_rfadc_data_sink" VLNV="xilinx.com:module_ref:exdes_rfadc_data_sink:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="262144" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="p_connections" VALUE="8"/>
        <PARAMETER NAME="p_connection_width" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adc_sink_i_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s00_tdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s00_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_tvalid" SIGIS="undef" SIGNAME="adc_sink_i_s00_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_tready" SIGIS="undef" SIGNAME="adc_sink_i_s00_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="m00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s0_axis_clock" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="error_flag" SIGIS="undef" SIGNAME="adc_sink_i_error_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="error_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done_flag" SIGIS="undef" SIGNAME="adc_sink_i_done_flag">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="done_flag"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="usp_rf_data_converter_0_i_m00_axis" NAME="s00" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio" HWVERSION="2.0" INSTANCE="axi_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA00C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA00C0FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="led_bits_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_gpio_GPIO" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/axi_intc" HWVERSION="4.1" INSTANCE="axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="design_1_axi_intc_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFFC"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA00C2000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA00C2FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="intr" RIGHT="0" SENSITIVITY="EDGE_RISING:EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="concat_int_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_int" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp1_rid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/chan_ctrl_fifo" HWVERSION="2.0" INSTANCE="chan_ctrl_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_chan_ctrl_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_in_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_in_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_in_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="chan_ctrl_reg_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="chan_ctrl_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/chan_ctrl_reg" HWVERSION="1.1" INSTANCE="chan_ctrl_reg" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_chan_ctrl_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="chan_ctrl_out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="chan_ctrl_out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="chan_ctrl_out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_chan_ctrl_out_V" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="chan_ctrl_reg_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/clk_wiz" HWVERSION="6.0" INSTANCE="clk_wiz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="3"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___666.667______0.000______50.0_______69.097_____76.967"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2___300.000______0.000______50.0_______79.341_____76.967"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="clk_out3___100.000______0.000______50.0_______96.283_____76.967"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="667"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="300"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="666.667"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="2.250"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="2.223333333333333"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="6.67"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="6.67"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="6.67"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="6.67"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="6.67"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="666.667"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="300.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="3"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="667"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="300"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="2.250"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="69.097"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="76.967"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="79.341"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="76.967"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="96.283"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="76.967"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in1_p" SIGIS="clk" SIGNAME="clk_wiz_clk_in1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sys_diff_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in1_n" SIGIS="clk" SIGNAME="clk_wiz_clk_in1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sys_diff_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="666666666" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="core_clk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="core_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="aclk"/>
            <CONNECTION INSTANCE="data_source" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dec_add_keep" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="aclk"/>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="aclk"/>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dec_ip_probe" PORT="clk"/>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="dec_op_mon" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dec_op_probe" PORT="clk"/>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="demod" PORT="ap_clk"/>
            <CONNECTION INSTANCE="enc_add_keep" PORT="ap_clk"/>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="aclk"/>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="ap_clk"/>
            <CONNECTION INSTANCE="enc_ip_probe" PORT="clk"/>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="enc_op_mon" PORT="ap_clk"/>
            <CONNECTION INSTANCE="enc_op_probe" PORT="clk"/>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="hard_data_reg" PORT="aclk"/>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="aclk"/>
            <CONNECTION INSTANCE="llr_reshape" PORT="aclk"/>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ap_clk"/>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="rtc" PORT="CLK"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_dout_aclk"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_status_aclk"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_ctrl_aclk"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_din_aclk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_dout_aclk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_status_aclk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_ctrl_aclk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_din_aclk"/>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="aclk"/>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="stats" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out3" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s0_axis_clock"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dac_source_i" PORT="m0_axis_clock"/>
            <CONNECTION INSTANCE="data_source" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="dec_op_mon" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="enc_op_mon" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="stats" PORT="cntrl_aclk"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="m0_axis_aclk"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s0_axis_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_ACLK"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_ACLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_sys_diff_clock" NAME="CLK_IN1_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_in1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_in1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/concat_int" HWVERSION="2.1" INSTANCE="concat_int" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_concat_int_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="concat_int_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/const_1" HWVERSION="1.1" INSTANCE="const_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_const_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="const_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_status_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dac_source_i" HWVERSION="1.0" INSTANCE="dac_source_i" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="exdes_rfdac_src" VLNV="xilinx.com:module_ref:exdes_rfdac_src:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="reg0" RANGE="262144" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="enable_override" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="default_signal_type" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="initial_interword_offset" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dac_source_i_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB007FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m00_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dac_source_i_m00_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_tvalid" SIGIS="undef" SIGNAME="dac_source_i_m00_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_tready" SIGIS="undef" SIGNAME="dac_source_i_m00_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m0_axis_clock" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dac_source_i_m00" NAME="m00" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802141752" FULLNAME="/data_source" HWVERSION="1.0" INSTANCE="data_source" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_source_top" VLNV="xilinx.com:hls:data_source_top:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="fec_type_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of fec_type_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="fec_type_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 0 to 0 Data signal of fec_type_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mod_type_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mod_type_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mod_type_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 2 to 0 Data signal of mod_type_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="29"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="skip_chan_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of skip_chan_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="skip_chan_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 0 to 0 Data signal of skip_chan_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="snr_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of snr_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="snr_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 16 to 0 Data signal of snr_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="17"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="15"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="inv_sigma_sq_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of inv_sigma_sq_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="48"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="inv_sigma_sq_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 16 to 0 Data signal of inv_sigma_sq_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="17"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="15"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="enc_ctrl_word_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of enc_ctrl_word_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="56"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="enc_ctrl_word_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of enc_ctrl_word_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="enc_ctrl_word_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of enc_ctrl_word_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="enc_ctrl_word_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 39 to 32 Data signal of enc_ctrl_word_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dec_ctrl_word_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dec_ctrl_word_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dec_ctrl_word_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of dec_ctrl_word_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dec_ctrl_word_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dec_ctrl_word_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="72"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dec_ctrl_word_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 39 to 32 Data signal of dec_ctrl_word_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="source_words_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of source_words_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="88"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="source_words_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 13 to 0 Data signal of source_words_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="18"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="chan_symbls_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of chan_symbls_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="96"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="chan_symbls_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 13 to 0 Data signal of chan_symbls_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="14"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="14"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="18"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="chan_rem_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of chan_rem_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="chan_rem_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 4 to 0 Data signal of chan_rem_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="27"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="zero_data_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of zero_data_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="112"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="zero_data_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 0 to 0 Data signal of zero_data_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="source_keep_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of source_keep_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="source_keep_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 15 to 0 Data signal of source_keep_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="enc_keep_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of enc_keep_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="enc_keep_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of enc_keep_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="enc_keep_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of enc_keep_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="132"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="enc_keep_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of enc_keep_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dec_keep_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dec_keep_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dec_keep_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of dec_keep_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="dec_keep_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of dec_keep_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="dec_keep_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of dec_keep_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_data_source_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA0000000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_ctrl_out_V_TVALID" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_ctrl_out_V_TREADY" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="chan_ctrl_out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_reg_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enc_ctrl_out_TVALID" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enc_ctrl_out_TREADY" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="enc_ctrl_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="enc_ctrl_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enc_keep_ctrl_V_V_TVALID" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enc_keep_ctrl_V_V_TREADY" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="enc_keep_ctrl_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dec_keep_ctrl_V_V_TVALID" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dec_keep_ctrl_V_V_TREADY" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dec_keep_ctrl_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dec_ctrl_out_TVALID" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dec_ctrl_out_TREADY" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="dec_ctrl_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dec_ctrl_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_data_out_TVALID" SIGIS="undef" SIGNAME="data_source_hard_data_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hard_data_out_TREADY" SIGIS="undef" SIGNAME="data_source_hard_data_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="hard_data_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="data_source_hard_data_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="hard_data_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="data_source_hard_data_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="hard_data_out_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="data_source_hard_data_out_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_chan_ctrl_out_V" NAME="chan_ctrl_out_V" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_ctrl_out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_ctrl_out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_ctrl_out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_enc_ctrl_out" NAME="enc_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 40} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="enc_ctrl_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="enc_ctrl_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="enc_ctrl_out_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="enc_ctrl_out_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_enc_keep_ctrl_V_V" NAME="enc_keep_ctrl_V_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="enc_keep_ctrl_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="enc_keep_ctrl_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="enc_keep_ctrl_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_dec_keep_ctrl_V_V" NAME="dec_keep_ctrl_V_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dec_keep_ctrl_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dec_keep_ctrl_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dec_keep_ctrl_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_dec_ctrl_out" NAME="dec_ctrl_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 40} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dec_ctrl_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dec_ctrl_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dec_ctrl_out_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dec_ctrl_out_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="data_source_hard_data_out" NAME="hard_data_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="hard_data_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="hard_data_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="hard_data_out_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="hard_data_out_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="hard_data_out_TKEEP"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802122325" FULLNAME="/dec_add_keep" HWVERSION="1.0" INSTANCE="dec_add_keep" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_keep_128" VLNV="xilinx.com:hls:add_keep_128:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_add_keep_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_V_V_TVALID" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_V_V_TREADY" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ctrl_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_TVALID" SIGIS="undef" SIGNAME="dec_add_keep_din_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_TREADY" SIGIS="undef" SIGNAME="dec_add_keep_din_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_dout_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="din_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_din_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="din_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_din_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_dout_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_TVALID" SIGIS="undef" SIGNAME="dec_add_keep_dout_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_TREADY" SIGIS="undef" SIGNAME="dec_add_keep_dout_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_dout_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_dout_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_dout_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_keep_ctrl_fifo_M_AXIS" NAME="ctrl_V_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="ctrl_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="ctrl_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="ctrl_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sd_fec_dec_M_AXIS_DOUT" NAME="din" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="din_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="din_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="din_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="din_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_add_keep_dout" NAME="dout" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dout_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dout_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dout_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dout_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="dout_TKEEP"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/dec_add_keep_trim" HWVERSION="1.1" INSTANCE="dec_add_keep_trim" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[15:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_add_keep_trim_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_keep_ctrl_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_keep_ctrl_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_dec_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_keep_ctrl_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_dec_keep_ctrl_V_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_add_keep_trim_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dec_ctrl_fifo" HWVERSION="2.0" INSTANCE="dec_ctrl_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_ctrl_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_ctrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_ctrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_ctrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_ctrl_reg_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_ctrl_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/dec_ctrl_reg" HWVERSION="1.1" INSTANCE="dec_ctrl_reg" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_ctrl_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="dec_ctrl_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_ctrl_reinterpret_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_ctrl_reg_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/dec_ctrl_reinterpret" HWVERSION="1.1" INSTANCE="dec_ctrl_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_ctrl_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_ctrl_out_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_ctrl_out_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_ctrl_out_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="data_source_dec_ctrl_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="dec_ctrl_out_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="dec_ctrl_reg_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_dec_ctrl_out" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 40} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_ctrl_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/dec_data_reinterpret" HWVERSION="1.1" INSTANCE="dec_data_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[127:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[15:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_data_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dec_add_keep_dout_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="dout_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dec_add_keep_dout_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="dout_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_dout_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="dout_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_dout_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="dout_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dec_add_keep_dout_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="dout_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="hard_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="hard_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="hard_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="hard_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_add_keep_dout" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_data_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121321" FULLNAME="/dec_ip_mon" HWVERSION="1.0" INSTANCE="dec_ip_mon" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="monitor" VLNV="xilinx.com:hls:monitor:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="first_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of first_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="first_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of first_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="last_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of last_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="last_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of last_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="stalled_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of stalled_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="stalled_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of stalled_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_ip_mon_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA00D0000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA00DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rtc_V" RIGHT="0" SIGIS="data" SIGNAME="rtc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rtc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tvalid_V" RIGHT="0" SIGIS="data" SIGNAME="dec_ip_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_probe" PORT="valid_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tready_V" RIGHT="0" SIGIS="data" SIGNAME="dec_ip_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_probe" PORT="ready_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tlast_V" RIGHT="0" SIGIS="data" SIGNAME="dec_ip_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_probe" PORT="last_op"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dec_ip_probe" HWVERSION="1.0" INSTANCE="dec_ip_probe" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axis_probe" VLNV="xilinx.com:user:axis_probe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_ip_probe_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="valid_op" SIGIS="undef" SIGNAME="dec_ip_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="tvalid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_op" SIGIS="undef" SIGNAME="dec_ip_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="tready_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_op" SIGIS="undef" SIGNAME="dec_ip_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="tlast_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="llr_reinterpret_M_AXIS" NAME="mon" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="mon_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="mon_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="mon_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dec_keep_ctrl_fifo" HWVERSION="2.0" INSTANCE="dec_keep_ctrl_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_keep_ctrl_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_trim_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="ctrl_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="ctrl_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="ctrl_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_add_keep_trim_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_keep_ctrl_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121321" FULLNAME="/dec_op_mon" HWVERSION="1.0" INSTANCE="dec_op_mon" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="monitor" VLNV="xilinx.com:hls:monitor:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="first_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of first_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="first_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of first_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="last_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of last_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="last_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of last_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="stalled_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of stalled_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="stalled_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of stalled_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_op_mon_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA00E0000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA00EFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rtc_V" RIGHT="0" SIGIS="data" SIGNAME="rtc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rtc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tvalid_V" RIGHT="0" SIGIS="data" SIGNAME="dec_op_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_probe" PORT="valid_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tready_V" RIGHT="0" SIGIS="data" SIGNAME="dec_op_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_probe" PORT="ready_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tlast_V" RIGHT="0" SIGIS="data" SIGNAME="dec_op_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_probe" PORT="last_op"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dec_op_probe" HWVERSION="1.0" INSTANCE="dec_op_probe" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axis_probe" VLNV="xilinx.com:user:axis_probe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_op_probe_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="valid_op" SIGIS="undef" SIGNAME="dec_op_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="tvalid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_op" SIGIS="undef" SIGNAME="dec_op_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="tready_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_op" SIGIS="undef" SIGNAME="dec_op_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="tlast_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sd_fec_dec_M_AXIS_DOUT" NAME="mon" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="mon_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="mon_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="mon_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/dec_stat_reinterpret" HWVERSION="1.1" INSTANCE="dec_stat_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="8'b00000000,tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dec_stat_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_status_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_status_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="m_axis_status_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="fe_status_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="fe_status_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="fe_status_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sd_fec_dec_M_AXIS_STATUS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_stat_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802122229" FULLNAME="/demod" HWVERSION="1.0" INSTANCE="demod" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demod_4x" VLNV="xilinx.com:hls:demod_4x:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_demod_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_in_V_TVALID" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_out_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_in_V_TREADY" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_out_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ctrl_in_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ctrl_out_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_1_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_1_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="chan_data_1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_2_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_2_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_2_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_2_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="chan_data_2_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_2_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_3_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_3_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_3_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_3_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="chan_data_3_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_3_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_4_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_4_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_4_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_4_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="chan_data_4_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="chan_data_4_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="soft_data_TVALID" SIGIS="undef" SIGNAME="demod_soft_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="soft_data_TREADY" SIGIS="undef" SIGNAME="demod_soft_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="191" NAME="soft_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_soft_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="soft_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="demod_soft_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="soft_data_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="demod_soft_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_data_TVALID" SIGIS="undef" SIGNAME="demod_hard_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hard_data_TREADY" SIGIS="undef" SIGNAME="demod_hard_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="hard_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_hard_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="hard_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="demod_hard_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mod_and_chan_ctrl_out_V" NAME="ctrl_in_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="ctrl_in_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="ctrl_in_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="ctrl_in_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_1_V" NAME="chan_data_1_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_2_V" NAME="chan_data_2_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_2_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_2_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_2_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_3_V" NAME="chan_data_3_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_3_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_3_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_3_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_4_V" NAME="chan_data_4_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_4_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_4_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_4_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="demod_soft_data" NAME="soft_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="24"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 192}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="soft_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="soft_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="soft_data_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="soft_data_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="soft_data_TKEEP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="demod_hard_data" NAME="hard_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="hard_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="hard_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="hard_data_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="hard_data_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802122325" FULLNAME="/enc_add_keep" HWVERSION="1.0" INSTANCE="enc_add_keep" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add_keep_128" VLNV="xilinx.com:hls:add_keep_128:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_add_keep_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_V_V_TVALID" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_V_V_TREADY" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ctrl_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="din_TVALID" SIGIS="undef" SIGNAME="enc_add_keep_din_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="din_TREADY" SIGIS="undef" SIGNAME="enc_add_keep_din_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_dout_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="din_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_din_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="din_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_din_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="m_axis_dout_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dout_TVALID" SIGIS="undef" SIGNAME="enc_add_keep_dout_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dout_TREADY" SIGIS="undef" SIGNAME="enc_add_keep_dout_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_dout_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_dout_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_dout_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="enc_keep_ctrl_fifo_M_AXIS" NAME="ctrl_V_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="ctrl_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="ctrl_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="ctrl_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sd_fec_enc_M_AXIS_DOUT" NAME="din" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="din_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="din_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="din_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="din_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_add_keep_dout" NAME="dout" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="dout_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="dout_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="dout_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="dout_TLAST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="dout_TKEEP"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/enc_add_keep_trim" HWVERSION="1.1" INSTANCE="enc_add_keep_trim" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[15:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_add_keep_trim_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_keep_ctrl_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_keep_ctrl_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_enc_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_keep_ctrl_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_enc_keep_ctrl_V_V" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_add_keep_trim_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/enc_ctrl_reinterpret" HWVERSION="1.1" INSTANCE="enc_ctrl_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_ctrl_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_ctrl_out_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_ctrl_out_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_ctrl_out_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="data_source_enc_ctrl_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="enc_ctrl_out_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_ctrl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_ctrl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_ctrl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_enc_ctrl_out" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 40} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_ctrl_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/enc_data_fifo" HWVERSION="2.0" INSTANCE="enc_data_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="32768"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="hard_data_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="hard_data_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mod_and_chan" PORT="hard_data_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="enc_data_reinterpret_M_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/enc_data_reinterpret" HWVERSION="1.1" INSTANCE="enc_data_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="12"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[95:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[11:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_data_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="enc_add_keep_dout_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="dout_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="enc_add_keep_dout_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="dout_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_dout_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="dout_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_dout_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="dout_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="enc_add_keep_dout_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="dout_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="enc_data_fifo_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="enc_add_keep_dout" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_data_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121321" FULLNAME="/enc_ip_mon" HWVERSION="1.0" INSTANCE="enc_ip_mon" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="monitor" VLNV="xilinx.com:hls:monitor:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="first_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of first_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="first_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of first_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="last_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of last_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="last_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of last_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="stalled_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of stalled_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="stalled_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of stalled_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_ip_mon_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA0010000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rtc_V" RIGHT="0" SIGIS="data" SIGNAME="rtc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rtc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tvalid_V" RIGHT="0" SIGIS="data" SIGNAME="enc_ip_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_probe" PORT="valid_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tready_V" RIGHT="0" SIGIS="data" SIGNAME="enc_ip_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_probe" PORT="ready_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tlast_V" RIGHT="0" SIGIS="data" SIGNAME="enc_ip_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_probe" PORT="last_op"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/enc_ip_probe" HWVERSION="1.0" INSTANCE="enc_ip_probe" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axis_probe" VLNV="xilinx.com:user:axis_probe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_ip_probe_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="valid_op" SIGIS="undef" SIGNAME="enc_ip_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="tvalid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_op" SIGIS="undef" SIGNAME="enc_ip_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="tready_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_op" SIGIS="undef" SIGNAME="enc_ip_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="tlast_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="src_data_broadcast_M00_AXIS" NAME="mon" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="mon_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="mon_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="mon_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/enc_keep_ctrl_fifo" HWVERSION="2.0" INSTANCE="enc_keep_ctrl_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_keep_ctrl_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_trim_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="ctrl_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="ctrl_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_ctrl_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="ctrl_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="enc_add_keep_trim_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_keep_ctrl_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121321" FULLNAME="/enc_op_mon" HWVERSION="1.0" INSTANCE="enc_op_mon" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="monitor" VLNV="xilinx.com:hls:monitor:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="first_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of first_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="first_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of first_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="last_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of last_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="last_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of last_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="stalled_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of stalled_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="stalled_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of stalled_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_op_mon_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA0020000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rtc_V" RIGHT="0" SIGIS="data" SIGNAME="rtc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rtc" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tvalid_V" RIGHT="0" SIGIS="data" SIGNAME="enc_op_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_probe" PORT="valid_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tready_V" RIGHT="0" SIGIS="data" SIGNAME="enc_op_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_probe" PORT="ready_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="tlast_V" RIGHT="0" SIGIS="data" SIGNAME="enc_op_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_probe" PORT="last_op"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/enc_op_probe" HWVERSION="1.0" INSTANCE="enc_op_probe" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axis_probe" VLNV="xilinx.com:user:axis_probe:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_enc_op_probe_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mon_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="mon_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="valid_op" SIGIS="undef" SIGNAME="enc_op_probe_valid_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="tvalid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready_op" SIGIS="undef" SIGNAME="enc_op_probe_ready_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="tready_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="last_op" SIGIS="undef" SIGNAME="enc_op_probe_last_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="tlast_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sd_fec_enc_M_AXIS_DOUT" NAME="mon" TYPE="MONITOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="mon_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="mon_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="mon_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/gpio_reset" HWVERSION="2.0" INSTANCE="gpio_reset" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gpio_reset_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA00C1000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA00C1FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_slice" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hard_chan_data_fifo" HWVERSION="2.0" INSTANCE="hard_chan_data_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hard_chan_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="demod_hard_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="hard_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="demod_hard_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="hard_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="demod_hard_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="hard_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="demod_hard_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="hard_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="error_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="error_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="error_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="error_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="demod_hard_data" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hard_chan_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/hard_data_reg" HWVERSION="1.1" INSTANCE="hard_data_reg" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_register_slice;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hard_data_reg_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="data_source_hard_data_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="hard_data_out_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="data_source_hard_data_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="hard_data_out_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_hard_data_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="hard_data_out_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="data_source_hard_data_out_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="hard_data_out_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="data_source_hard_data_out_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="hard_data_out_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="data_source_hard_data_out" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hard_data_reg_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/llr_reinterpret" HWVERSION="1.1" INSTANCE="llr_reinterpret" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="32"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="32"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[255:128],tdata[127:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="tkeep[31:0]"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="tlast[0]"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_llr_reinterpret_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reshape" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_din_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_din_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_din_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axis_din_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="llr_reshape_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="llr_reinterpret_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/llr_reshape" HWVERSION="1.1" INSTANCE="llr_reshape" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_dwidth_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="192"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="24"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="32"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_llr_reshape_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="demod_soft_data_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="soft_data_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="demod_soft_data_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="soft_data_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="191" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="demod_soft_data_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="soft_data_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="demod_soft_data_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="soft_data_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="demod_soft_data_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="soft_data_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="llr_reinterpret_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="demod_soft_data" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="24"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 192} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 192}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="llr_reshape_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121402" FULLNAME="/mod_and_chan" HWVERSION="1.0" INSTANCE="mod_and_chan" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mod_and_chan_4x" VLNV="xilinx.com:hls:mod_and_chan_4x:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mod_and_chan_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_in_V_TVALID" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_in_V_TREADY" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ctrl_in_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="chan_ctrl_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ctrl_out_V_TVALID" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="ctrl_in_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_out_V_TREADY" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="ctrl_in_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ctrl_out_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_ctrl_in_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="ctrl_in_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hard_data_V_V_TVALID" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_data_V_V_TREADY" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="hard_data_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="enc_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_1_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_1_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="chan_data_1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_2_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_2_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_2_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_2_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="chan_data_2_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_2_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_2_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_3_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_3_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_3_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_3_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="chan_data_3_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_3_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_3_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="chan_data_4_V_TVALID" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_4_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chan_data_4_V_TREADY" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_4_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="chan_data_4_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="demod_chan_data_4_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="demod" PORT="chan_data_4_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="chan_ctrl_fifo_M_AXIS" NAME="ctrl_in_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="ctrl_in_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="ctrl_in_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="ctrl_in_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_ctrl_out_V" NAME="ctrl_out_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 58} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fec_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fec_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_mod_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value mod_type} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 3} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_skip_chan {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value skip_chan} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_snr {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value snr} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_inv_sigma_sq {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value inv_sigma_sq} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 22} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}} field_block_symbls {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_symbls} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 39} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_block_rem {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value block_rem} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 53} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 64}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="ctrl_out_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="ctrl_out_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="ctrl_out_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="enc_data_fifo_M_AXIS" NAME="hard_data_V_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="hard_data_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="hard_data_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="hard_data_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_1_V" NAME="chan_data_1_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_2_V" NAME="chan_data_2_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_2_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_2_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_2_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_3_V" NAME="chan_data_3_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_3_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_3_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_3_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="mod_and_chan_chan_data_4_V" NAME="chan_data_4_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 38} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 40}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="chan_data_4_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="chan_data_4_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="chan_data_4_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/reset_slice" HWVERSION="1.0" INSTANCE="reset_slice" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reset_slice_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="reset_slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_clk_wiz_100M" HWVERSION="5.0" INSTANCE="rst_clk_wiz_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rst_clk_wiz_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="data_source" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="dec_op_mon" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="enc_op_mon" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="stats" PORT="ap_rst_n_cntrl_aclk"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s0_axis_aresetn"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M09_ARESETN"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M10_ARESETN"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="m0_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_clk_wiz_300M" HWVERSION="5.0" INSTANCE="rst_clk_wiz_300M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rst_clk_wiz_300M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst" SIGNAME="reset_slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_slice" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rtc" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="chan_ctrl_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="chan_ctrl_reg" PORT="aresetn"/>
            <CONNECTION INSTANCE="dec_add_keep_trim" PORT="aresetn"/>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dec_ctrl_reg" PORT="aresetn"/>
            <CONNECTION INSTANCE="dec_ctrl_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="dec_keep_ctrl_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="enc_add_keep_trim" PORT="aresetn"/>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="enc_data_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="enc_data_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="enc_keep_ctrl_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="hard_data_reg" PORT="aresetn"/>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="aresetn"/>
            <CONNECTION INSTANCE="llr_reshape" PORT="aresetn"/>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="aresetn"/>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dec_add_keep" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dec_op_mon" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="demod" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="enc_add_keep" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="enc_op_mon" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="mod_and_chan" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="reset_n"/>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="reset_n"/>
            <CONNECTION INSTANCE="stats" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_zynq_ultra_ps_e_0_99M" HWVERSION="5.0" INSTANCE="rst_zynq_ultra_ps_e_0_99M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rst_zynq_ultra_ps_e_0_99M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_resetn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rtc" HWVERSION="12.0" INSTANCE="rtc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_rtc_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="rtc_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="rtc_V"/>
            <CONNECTION INSTANCE="dec_op_mon" PORT="rtc_V"/>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="rtc_V"/>
            <CONNECTION INSTANCE="enc_op_mon" PORT="rtc_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sd_fec_dec" HWVERSION="1.1" INSTANCE="sd_fec_dec" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sd_fec" VLNV="xilinx.com:ip:sd_fec:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sd_fec;v=v1_1;d=pg256-sd_fec.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="PARAMS" RANGE="262144" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="ULTRASCALE_PLUS"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_S_AXI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DIN_WORDS_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DIN_WORDS_VALUE" VALUE="16"/>
        <PARAMETER NAME="C_S_DIN_WORDS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_VALUE" VALUE="16"/>
        <PARAMETER NAME="C_S_DIN_TDATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_DOUT_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_STANDARD" VALUE="CUSTOM"/>
        <PARAMETER NAME="C_MODE" VALUE="LDPC_DECODE"/>
        <PARAMETER NAME="C_PHYSICAL_UTILIZATION" VALUE="100"/>
        <PARAMETER NAME="C_THROUGHPUT_UTILIZATION" VALUE="100"/>
        <PARAMETER NAME="C_CTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENCODE" VALUE="0"/>
        <PARAMETER NAME="ONLY_5G" VALUE="0"/>
        <PARAMETER NAME="CORE_AXI_WR_PROTECT" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_CODE_WR_PROTECT" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_AXIS_WIDTH" VALUE="0x00000001"/>
        <PARAMETER NAME="CORE_AXIS_ENABLE" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_ORDER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_IER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_ECC_IER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_BYPASS" VALUE="0x00000000"/>
        <PARAMETER NAME="TURBO_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="SC_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="LA_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="QC_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="QC_TABLE_FILENAME_T" VALUE="NO_INIT"/>
        <PARAMETER NAME="NM_NMQC_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="CODE_REG_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="MERGED_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="MERGED_CODE_REG_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_SC_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_LA_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_QC_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sd_fec_dec_0"/>
        <PARAMETER NAME="Standard" VALUE="Custom"/>
        <PARAMETER NAME="Turbo_Decode" VALUE="false"/>
        <PARAMETER NAME="Turbo_Decode_Algorithm" VALUE="MaxScale"/>
        <PARAMETER NAME="Turbo_Decode_Scale" VALUE="12"/>
        <PARAMETER NAME="LDPC_Decode" VALUE="true"/>
        <PARAMETER NAME="Enable_Wgt1" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_Code_Definition" VALUE="../../../../../../project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/all_code_def.txt"/>
        <PARAMETER NAME="LDPC_Decode_Overrides" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_No_OPC" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_Scale" VALUE="12"/>
        <PARAMETER NAME="LDPC_Decode_Max_Schedule" VALUE="0"/>
        <PARAMETER NAME="LDPC_Encode" VALUE="false"/>
        <PARAMETER NAME="LDPC_Encode_Code_Definition" VALUE="no_file_loaded"/>
        <PARAMETER NAME="Parameter_Interface" VALUE="Runtime-Configured"/>
        <PARAMETER NAME="Enable_IFs" VALUE="false"/>
        <PARAMETER NAME="Out_of_Order" VALUE="false"/>
        <PARAMETER NAME="Interrupts" VALUE="false"/>
        <PARAMETER NAME="ECC_Interrupts" VALUE="None"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="AXI_WR_Protect" VALUE="false"/>
        <PARAMETER NAME="Code_WR_Protect" VALUE="false"/>
        <PARAMETER NAME="DIN_Interface" VALUE="Pre-Configured"/>
        <PARAMETER NAME="DIN_Lanes" VALUE="2"/>
        <PARAMETER NAME="DIN_Words_Configuration" VALUE="Fixed"/>
        <PARAMETER NAME="DIN_Words" VALUE="16"/>
        <PARAMETER NAME="DOUT_Interface" VALUE="Pre-Configured"/>
        <PARAMETER NAME="DOUT_Lanes" VALUE="1"/>
        <PARAMETER NAME="DOUT_Words_Configuration" VALUE="Fixed"/>
        <PARAMETER NAME="DOUT_Words" VALUE="16"/>
        <PARAMETER NAME="Physical_Utilization" VALUE="100"/>
        <PARAMETER NAME="Activity" VALUE="100"/>
        <PARAMETER NAME="Percentage_Loading" VALUE="Automatic"/>
        <PARAMETER NAME="TD_PERCENT_LOAD" VALUE="0"/>
        <PARAMETER NAME="LD_PERCENT_LOAD" VALUE="100"/>
        <PARAMETER NAME="LE_PERCENT_LOAD" VALUE="0"/>
        <PARAMETER NAME="Include_PS_Example_Design" VALUE="true"/>
        <PARAMETER NAME="Example_Design_PS_Type" VALUE="ZYNQ_UltraScale+_RFSoC"/>
        <PARAMETER NAME="Include_Encoder" VALUE="true"/>
        <PARAMETER NAME="Build_SDK_Project" VALUE="true"/>
        <PARAMETER NAME="DRV_STANDARD" VALUE="0"/>
        <PARAMETER NAME="DRV_INITIALIZATION_PARAMS" VALUE="{ 0x00000014,0x00000001,0x0000000C,0x00000001 }"/>
        <PARAMETER NAME="DRV_TURBO_PARAMS" VALUE="undefined"/>
        <PARAMETER NAME="DRV_LDPC_PARAMS" VALUE="docsis_short {dec_OK 1 enc_OK 1 n 1120 k 840 p 56 nlayers 5 nqc 82 nmqc 44 nm 10 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {3079 3335 3080 3591 3079} qc_table {132352 65536 134146 134657 131588 131331 142598 140549 137224 137735 131850 131081 139788 132877 142862 428559 0 8961 258 6659 4 2565 4102 4103 8712 1033 522 136971 12 13069 431120 274703 3072 65536 5634 65536 772 7169 13062 11779 6408 4101 4874 519 13324 7433 9486 4619 270864 435985 0 13057 4098 7939 3332 9989 6918 8455 2056 6921 13578 3339 8462 13325 427794 271889 9216 1537 770 13059 1028 4869 1030 11527 12296 2313 5644 2827 11022 5901 265746 426259}} docsis_medium {dec_OK 1 enc_OK 1 n 5940 k 5040 p 180 nlayers 5 nqc 131 nmqc 132 nm 66 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {3353 4378 4377 5401 3865} qc_table {167424 171521 160002 162819 154628 142341 154886 148999 175112 131849 137482 142347 167180 172045 143886 142607 161296 152593 147475 147988 155925 131350 160535 133144 158745 398876 13824 44033 37122 7171 14084 4869 40710 5639 24584 3081 21770 32780 1293 40462 30735 13072 43793 147730 36115 10773 21270 1815 10009 162074 152603 288028 437021 16128 2817 28674 29187 15620 31493 18438 14087 29192 5129 13578 29195 10764 8461 1038 16911 41744 12817 11794 4371 44820 23576 10522 35355 270877 405278 7168 40961 26114 11267 2052 21509 32262 2311 43272 44553 37642 6155 37132 6670 17170 21011 1044 45333 38678 33559 35608 29977 9242 4635 268062 395295 13312 40705 19202 18947 11780 18181 10758 2823 27656 39177 18443 41741 2319 528 43025 40466 276 12565 22806 16151 45848 2585 19226 41243 307487 398112}} docsis_long {dec_OK 1 enc_OK 1 n 16200 k 14400 p 360 nlayers 5 nqc 169 nmqc 172 nm 135 norm_type 1 no_packing 0 special_qc 0 no_final_parity 1 max_schedule 0 sc_table {52428 12} la_table {5152 4385 5153 5153 5153} qc_table {154880 200449 152323 137732 184325 193798 182279 175881 215818 135435 153100 217358 192016 151825 209683 173333 143127 150552 149785 169498 220443 166684 215837 161310 219423 138016 206369 168227 202532 155941 158246 172071 429864 70144 29441 215298 86531 31748 75014 148744 16393 87562 22540 166669 166159 54288 171282 49939 222484 20757 180758 279 40728 14361 18458 32283 70940 39965 8222 28447 44832 209442 57379 52773 7463 289320 478761 34304 90881 44802 6147 64772 61957 47879 24072 6665 22282 77323 48909 82702 5647 62737 75282 61459 21524 19477 87574 88343 44568 68889 84250 54812 55841 26658 10275 50468 18725 58662 16167 331305 411690 47106 17923 63236 3589 5638 1799 72968 13833 90123 6668 27661 2574 76303 31504 35601 29970 86036 12565 51734 91927 87576 57370 27163 69917 45342 62751 25120 90913 45602 45091 37668 71718 318762 446507 64768 69889 23042 38661 79622 81927 86792 75530 37899 12300 23309 15886 25615 59408 37393 51218 34579 3092 45846 59417 5403 84764 80157 89374 8735 24864 47905 9762 60196 13349 43558 14887 327979 393260}} wifi802_11_cr1_2_648 {dec_OK 1 enc_OK 0 n 648 k 324 p 27 nlayers 12 nqc 172 nmqc 44 nm 6 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {3075 3330 3074 3075 3075 3330 3075 3075 3587 3330 3074 3075} qc_table {131072 65536 65536 65536 131076 65536 65536 65536 131080 131077 65536 65536 393484 425997 65536 131083 5632 65536 65536 65536 4356 131073 131078 65536 3080 262157 425998 131079 1536 65536 131074 65536 2564 65536 131082 65536 6152 65536 262158 425999 512 65536 65536 65536 5124 65536 65536 65536 6408 65536 65536 131075 426000 131081 65536 262159 5888 65536 65536 65536 772 65536 65536 65536 8 65536 65536 65536 262160 426001 2314 2827 6144 65536 5890 65536 4356 65536 774 65536 2568 262161 426002 259 6400 65536 65536 65536 2052 65536 65536 65536 1800 65536 65536 65536 262156 4617 262162 426003 3328 65536 65536 65536 4 65536 65536 65536 1544 65536 65536 65536 426004 6145 2054 262163 1792 65536 65536 65536 5636 5121 65536 65536 5896 2565 65536 65536 262164 426005 65536 4099 2816 65536 65536 65536 4868 65536 778 65536 3336 262165 426006 4363 6400 65536 65536 65536 5892 65536 2050 3591 2312 4613 262166 426007 768 65536 65536 65536 4100 65536 65536 65536 6408 65536 65536 519 262412 1289 65536 294935}} wifi802_11_cr1_2_1296 {dec_OK 1 enc_OK 0 n 1296 k 648 p 54 nlayers 12 nqc 112 nmqc 56 nm 12 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {3332 3332 3331 3075 3075 3076 3331 3077 3587 3077 3587 2820} qc_table {141312 65536 136708 65536 143622 65536 142088 136967 393484 425997 12800 65536 12292 65536 3336 131329 138762 140037 425998 262157 9984 65536 1028 12801 518 143627 262158 425999 8448 65536 9476 140803 264 1031 426000 262159 11520 65536 4 5637 5128 141833 262160 426001 13056 65536 8964 65536 11272 65536 4618 12291 426002 262161 12032 65536 13064 2817 262156 4357 262162 426003 1280 65536 137474 65536 1540 65536 11526 65536 3336 10249 426004 262163 8448 65536 6148 8707 5896 11787 262164 426005 256 65536 6914 65536 260 65536 9736 65536 11274 65536 426006 262165 65536 4609 5892 2055 8 8969 262166 426007 12544 65536 4354 65536 7684 65536 8712 4875 262412 294935}} wifi802_11_cr1_2_1944 {dec_OK 1 enc_OK 0 n 1944 k 972 p 81 nlayers 12 nqc 86 nmqc 88 nm 24 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {3334 3334 3334 3334 3334 3334 3079 3590 3334 3334 3334 3335} qc_table {145664 143876 133894 143880 151306 393484 393229 768 138242 4 14088 132873 262157 393230 7680 6148 140549 14344 3593 262158 393231 15872 144641 13572 131847 8968 262159 393232 10240 136195 16900 5639 7176 262160 393233 0 2052 10758 12808 133131 262161 393234 17664 20225 20226 14342 13320 262156 262162 393235 16640 9732 14597 18440 6922 262163 393236 16384 3588 13317 7688 8203 262164 393237 11521 17923 4 19720 2313 262165 393238 512 14337 14595 8964 3082 262166 393239 6144 15618 15364 6919 13064 4107 262412 262167}} wifi802_11_cr2_3_648 {dec_OK 1 enc_OK 0 n 648 k 432 p 27 nlayers 8 nqc 132 nmqc 36 nm 6 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {3075 3587 3586 3075 3589 4100 3843 3842} qc_table {137472 65536 65536 65536 136196 137729 65536 65536 132104 135181 134658 133131 393488 426001 131590 135695 65536 65536 3842 65536 65536 2305 135690 65536 2560 131077 133646 133891 133132 262161 426002 131335 4096 65536 5122 6659 5380 513 1542 1803 264 137737 262162 426003 65536 65536 65536 3 65536 3329 65536 1799 2560 773 1282 4111 426004 3341 6666 262163 5888 65536 65536 65536 3076 65536 65536 65536 4360 65536 65536 65536 5132 65536 6146 65536 262160 3585 4870 65536 262164 426005 5390 65536 65536 5633 65536 65536 65536 6405 65536 65536 65536 2057 65536 5123 65536 4621 2306 4359 1536 262165 426006 3595 65536 65536 5378 65536 3584 65536 6150 2819 5124 65536 4874 5647 4616 5889 262166 426007 4352 2817 65536 5123 4620 5381 2818 6663 262416 777 6670 294935}} wifi802_11_cr2_3_1296 {dec_OK 1 enc_OK 0 n 1296 k 864 p 54 nlayers 8 nqc 102 nmqc 52 nm 12 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {3077 3335 3590 3589 3077 3333 3333 3077} qc_table {65536 139009 141056 142083 136706 141317 132102 143883 133896 132623 393488 426001 6400 65536 10498 65536 132612 65536 3590 65536 8712 65536 137228 13313 140558 515 426002 262161 11008 65536 7426 65536 5380 65536 7174 7937 1804 3 4366 131593 262162 426003 5120 65536 12290 8449 1028 3333 136714 137735 10766 142861 426004 262163 11520 65536 4610 1793 3076 13059 1292 6405 262160 12809 262164 426005 65536 10241 8960 4099 8194 4615 1284 13067 11018 8205 426006 262165 65536 6145 2304 5635 3330 9479 7172 13325 6410 3343 262166 426007 65536 5633 8192 5379 1026 7177 4100 9739 6920 2063 262416 294935}} wifi802_11_cr2_3_1944 {dec_OK 1 enc_OK 0 n 1944 k 1296 p 81 nlayers 8 nqc 88 nmqc 88 nm 24 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {3082 3338 3338 3338 3338 3338 3338 3338} qc_table {146688 150273 132098 147203 145412 133131 131597 135438 137487 393488 393233 14336 18945 19714 5123 147463 137224 132105 148234 132876 262161 393234 7168 5377 17410 2563 1796 134661 147718 5898 19214 262162 393235 12288 9729 11010 19971 19460 1289 9226 3852 18445 262163 393236 10240 513 13570 6403 13317 15878 5128 11275 262160 262164 393237 17664 5889 16386 2563 5636 5382 17420 5901 7438 262165 393238 3072 1 17410 5123 14084 15621 10247 13323 11279 262166 393239 14848 2049 8706 16387 19972 2823 19976 6153 14863 262416 262167}} wifi802_11_cr3_4_648 {dec_OK 1 enc_OK 0 n 648 k 486 p 27 nlayers 6 nqc 116 nmqc 32 nm 6 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 204} la_table {3844 3587 3077 3843 3332 3332} qc_table {135168 65536 136706 65536 133380 65536 134662 65536 132104 135425 132874 65536 137740 131845 131598 137219 136464 131593 393490 426003 6400 3073 3074 65536 772 6661 1542 771 3852 3849 5642 136455 426004 135185 1038 262163 6400 65536 65536 65536 5636 65536 65536 65536 8 65536 6658 65536 1036 4609 2310 65536 2832 5893 1034 4099 262164 426005 2062 136975 2304 65536 2 65536 4356 1793 778 259 776 135181 262162 1799 5392 262165 426006 136971 65536 65536 65536 1795 65536 1281 65536 3847 6144 3849 65536 2059 260 3341 6658 3343 6152 2833 262166 426007 65536 513 65536 3587 65536 261 65536 4871 65536 5385 4866 523 512 6157 3846 783 6148 529 262418 294935}} wifi802_11_cr3_4_1296 {dec_OK 1 enc_OK 0 n 1296 k 972 p 54 nlayers 6 nqc 122 nmqc 64 nm 12 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 204} la_table {4617 4361 4617 4362 4873 4361} qc_table {65536 141313 65536 141571 65536 138501 65536 140295 65536 134665 141056 132619 144130 139533 131844 133903 133126 132113 393490 426003 12288 65536 12034 65536 12292 65536 13062 65536 140808 65536 138250 65536 139788 5377 143886 2307 143888 8965 426004 262163 65536 9985 65536 10755 65536 9989 65536 4359 65536 1545 7680 4619 7170 5133 12804 3855 1286 10257 262164 426005 7424 65536 258 65536 9220 65536 12038 65536 12552 65536 12042 65536 780 65536 8974 1 8720 11011 262162 7685 426006 262165 65536 8193 65536 5891 65536 11269 65536 1799 65536 12297 256 1035 2818 2317 2564 4367 3078 4113 262166 426007 3328 65536 3842 65536 5892 65536 12038 65536 11016 65536 7434 65536 13324 1793 526 12035 13584 4101 262418 294935}} wifi802_11_cr3_4_1944 {dec_OK 1 enc_OK 0 n 1944 k 1458 p 81 nlayers 6 nqc 85 nmqc 88 nm 24 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 204} la_table {3597 3341 3341 3086 3597 3085} qc_table {143360 138497 138242 141059 133380 146693 147209 142602 151563 140559 139280 136721 393490 393235 1024 12545 10754 12291 2820 7685 12553 4362 10507 140556 134925 13839 262163 393236 8960 19457 19970 13059 9476 8965 136454 135432 16393 15117 132878 8209 262164 393237 2304 16641 11266 2307 13828 14341 18694 139783 10760 8972 11792 10001 262162 262165 393238 768 15873 1794 20483 17412 6661 20487 14088 9226 6668 2318 18448 262166 393239 6656 19201 8450 5379 17668 15109 774 9735 8971 15885 9230 6671 262418 262167}} wifi802_11_cr5_6_648 {dec_OK 1 enc_OK 0 n 648 k 540 p 27 nlayers 4 nqc 96 nmqc 24 nm 6 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3333 3333 3333 3333} qc_table {135424 134401 65536 65536 133380 131845 133122 136451 133640 131081 135686 134151 135948 131597 132106 134923 137744 135953 132366 133647 393492 426005 134418 134419 65536 3073 2818 65536 768 6405 1286 3587 2820 2313 522 4615 8 2573 6158 6667 6668 5137 1042 1807 3600 262165 426006 531 65536 65536 1026 771 5632 4097 3078 1287 2564 5381 4874 1291 5384 3593 1294 4623 2832 2061 1298 3859 262164 1297 262166 426007 1792 65536 65536 3587 1028 1793 3586 6151 6152 4101 4102 1803 3852 2569 266 6671 2064 1549 2574 3603 262420 4625 5394 294935}} wifi802_11_cr5_6_1296 {dec_OK 1 enc_OK 0 n 1296 k 1080 p 54 nlayers 4 nqc 88 nmqc 44 nm 12 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3338 3082 3338 3082} qc_table {143360 65536 140546 138497 131588 144387 132614 135173 144648 134663 139786 139017 135692 132363 144654 141837 142608 139023 142866 144403 393492 426005 4352 65536 7682 1025 11012 1795 6150 2821 3592 1543 1546 5385 4364 9995 12046 10253 3856 1807 4882 141585 426006 262165 1792 513 13058 7939 11780 5893 4102 2823 13576 10249 2570 1803 11788 13581 8462 8975 8978 6417 262164 9747 262166 426007 65536 12289 4864 259 10498 1797 2564 12039 9222 7433 1288 13323 13322 2573 7948 1551 6670 529 784 13075 262420 294935}} wifi802_11_cr5_6_1944 {dec_OK 1 enc_OK 0 n 1944 k 1620 p 81 nlayers 4 nqc 79 nmqc 80 nm 24 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3091 3347 3347 3346} qc_table {134400 143361 151554 147971 132100 150021 132870 138759 150536 144393 140554 146443 143629 149774 139023 150032 149777 136978 393492 393237 17664 16129 18946 14339 16388 19717 14598 16647 1544 4105 13066 147468 17422 2319 12304 15889 13842 138003 262165 393238 13056 3841 2 20483 6148 6405 10758 13831 11272 18185 18186 2315 17164 8973 14863 7441 13587 262164 262166 393239 4096 7425 9218 10499 11268 14341 15110 9479 12808 6153 16651 1036 16653 13326 1040 18706 13331 262420 262167}} 5g_graph1_set1_l4_p32 {dec_OK 1 enc_OK 0 n 832 k 704 p 32 nlayers 4 nqc 92 nmqc 24 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {4100 3333 3589 3333} qc_table {65536 132353 131586 139011 137728 132101 133638 134667 139020 137993 132362 131855 136976 133389 138770 131859 134932 139029 393494 426007 512 65536 65536 5379 138244 65536 65536 138759 133128 1797 65536 7179 1548 3337 3842 1039 3600 138001 134414 7955 426008 7189 262166 262167 65536 3841 65536 65536 2560 5381 6402 65536 7940 7945 7430 65536 4360 3597 1802 1287 5396 5393 270 271 262168 426009 3346 6931 6400 65536 65536 65536 5124 6401 5638 65536 4872 6925 2058 65536 5644 3089 4878 5123 4112 3093 5138 775 4116 294937 262422 5643}} 5g_graph1_set1_l4_p64 {dec_OK 1 enc_OK 0 n 1664 k 1408 p 64 nlayers 4 nqc 82 nmqc 44 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3849 3337 3337 3338} qc_table {65536 132353 145920 139011 139778 140293 133638 146185 140554 142859 147212 133389 136976 131855 146962 140051 143124 139029 393494 426007 65536 13571 512 1797 12034 138759 146436 11529 141320 7179 9740 1039 142606 138001 3600 16147 262166 7189 426008 262167 10752 65536 14594 12033 16132 13573 7430 9479 12552 7945 9994 3597 8462 8463 3346 13585 13588 15123 262168 426009 14592 65536 5124 65536 5638 65536 13064 6401 2058 5123 13836 775 4878 5643 12304 6925 13330 3089 4116 3093 262422 294937}} 5g_graph1_set1_l4_p128 {dec_OK 1 enc_OK 0 n 3328 k 2816 p 128 nlayers 4 nqc 76 nmqc 76 nm 26 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3346 3346 3346 3602} qc_table {162304 148737 156162 139011 156677 133638 146185 156938 159243 147212 133389 148239 136976 146962 140051 159508 139029 393494 393239 512 28418 29955 162820 18181 155143 157704 11529 23563 26124 158990 1039 3600 138001 32531 7189 262166 262167 393240 27136 28417 14594 16132 29957 23814 25863 12552 24329 9994 3597 24846 24847 29969 19730 31507 29972 262168 393241 30976 22785 21507 5124 5638 775 29448 2058 22027 30220 23309 21262 28688 19473 29714 4116 3093 262422 262169}} 5g_graph1_set1_l4_p256 {dec_OK 1 enc_OK 0 n 6656 k 5632 p 256 nlayers 4 nqc 76 nmqc 76 nm 52 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {3858 3858 3858 4370} qc_table {195072 148737 188930 171779 156677 133638 146185 189706 159243 179980 133389 181007 136976 179730 140051 192276 139029 393494 393239 512 61186 29955 162820 18181 187911 157704 44297 56331 26124 158990 33807 36368 170769 65299 7189 262166 262167 393240 27136 28417 47362 16132 29957 23814 58631 45320 24329 9994 36365 57614 57615 62737 52498 64275 29972 262168 393241 30976 22785 21507 5124 38406 33543 62216 34826 22027 62988 56077 54030 61456 19473 62482 36884 3093 262422 262169}} 5g_graph1_set2_l4_p384 {dec_OK 1 enc_OK 0 n 9984 k 8448 p 384 nlayers 4 nqc 76 nmqc 76 nm 78 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table 52428 la_table {4370 4370 4370 5138} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393494 393239 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 262166 262167 393240 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 262168 393241 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 262422 262169}} 5g_graph1_set1_l5_p32 {dec_OK 1 enc_OK 0 n 864 k 704 p 32 nlayers 5 nqc 104 nmqc 28 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {3588 3333 3589 3333 2818} qc_table {65536 132353 131586 139011 137728 132101 133638 134667 139020 137993 132362 131855 136976 133389 138770 131859 134932 139029 393494 426007 512 65536 65536 5379 138244 65536 65536 138759 133128 1797 65536 7179 1548 3337 3842 1039 3600 138001 134414 7955 426008 7189 262166 262167 65536 3841 65536 65536 2560 5381 6402 65536 7940 7945 7430 65536 4360 3597 1802 1287 5396 5393 270 271 262168 426009 3346 6931 6400 65536 65536 65536 5124 6401 5638 65536 4872 6925 2058 65536 5644 3089 4878 5123 4112 3093 5138 775 4116 294937 262422 5643 65536 65536 65536 65536 65536 65536 65536 65536 7424 1537 426010 65536}} 5g_graph1_set2_l5_p384 {dec_OK 1 enc_OK 0 n 10368 k 8448 p 384 nlayers 5 nqc 79 nmqc 80 nm 81 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {12306 4370 4370 5138 3586} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393494 393239 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 262166 262167 393240 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 262168 393241 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 262422 262169 84992 46337 393242}} 5g_graph1_set1_l46_p32 {dec_OK 1 enc_OK 0 n 2176 k 704 p 32 nlayers 46 nqc 616 nmqc 156 nm 17 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {3588 3333 3589 3333 2818 3586 3074 3074 3075 3586 2562 3586 2818 3075 3587 2307 2562 258 2306 3074 2818 2 2818 2 2050 2 2562 2 2050 258 2306 258 2050 2 2050 258 2050 258 2562 2 2050 258 2307 2 1794 258} qc_table {65536 132353 131586 139011 137728 132101 133638 134667 139020 137993 132362 131855 136976 133389 138770 131859 134932 139029 393494 426007 512 65536 65536 5379 138244 65536 65536 138759 133128 1797 65536 7179 1548 3337 3842 1039 3600 138001 134414 7955 426008 7189 262166 262167 65536 3841 65536 65536 2560 5381 6402 65536 7940 7945 7430 65536 4360 3597 1802 1287 5396 5393 270 271 262168 426009 3346 6931 6400 65536 65536 65536 5124 6401 5638 65536 4872 6925 2058 65536 5644 3089 4878 5123 4112 3093 5138 775 4116 294937 262422 5643 65536 65536 65536 65536 65536 65536 65536 65536 7424 1537 426010 65536 3328 65536 65536 65536 1804 3073 65536 515 7184 6933 267030 426011 5888 65536 5638 65536 4884 5133 7178 65536 426012 2833 7442 779 7168 65536 65536 65536 7940 3073 65536 65536 1800 426013 2062 7943 4096 65536 65536 65536 4876 65536 65536 65536 1552 1025 266518 1795 268824 3349 426014 1043 65536 5633 65536 65536 1792 3597 3338 5387 6164 3601 7442 426015 1796 65536 65536 65536 4360 65536 5378 65536 426016 513 6670 7 3328 2305 65536 65536 4876 3605 65536 65536 5648 426017 269334 267799 65536 65536 5386 65536 65536 2561 1810 65536 0 2573 426018 11 65536 65536 65536 6147 65536 65536 65536 5895 4352 65536 65536 269847 6420 65536 65536 426019 3584 65536 65536 65536 5900 65536 65536 65536 7952 4113 65536 65536 426020 1301 65536 3599 65536 1 65536 65536 65536 7949 65536 65536 65536 267033 266 65536 2048 426021 2834 65536 65536 65536 65536 65536 65536 65536 268822 4355 4884 1 426022 4363 65536 65536 65536 65536 1792 273 65536 65536 6928 4117 1038 426023 65536 65536 65536 65536 2316 2561 65536 65536 426024 2061 6930 4883 65536 65536 65536 65536 7168 2305 65536 65536 7944 426025 10 2055 65536 65536 65536 65536 65536 65536 262166 6659 5888 6409 426026 3851 65536 6401 65536 65536 3344 6405 65536 65536 788 2837 65536 426027 0 65536 65536 65536 3596 7181 65536 65536 426028 7697 65536 65536 65536 65536 4866 65536 65536 7169 2570 65536 65536 426029 6162 65536 65536 65536 65536 65536 4096 65536 269846 5635 3076 65536 426030 5131 65536 65536 65536 65536 65536 65536 2054 5127 65536 5889 5646 426031 768 65536 65536 65536 5892 65536 65536 65536 426032 65536 4866 7439 65536 65536 65536 65536 65536 6401 65536 65536 520 426033 2054 65536 65536 65536 65536 65536 0 65536 65536 65536 1284 7957 426034 5395 65536 65536 65536 65536 65536 5633 3086 65536 65536 263705 5138 426035 6144 65536 65536 65536 264472 65536 65536 65536 426036 6157 2314 65536 65536 7937 65536 65536 65536 269593 65536 65536 65536 426037 265238 4359 7424 65536 65536 65536 4108 65536 1806 65536 268568 65536 426038 65536 65536 65536 65536 65536 65536 513 65536 2315 65536 4885 6914 426039 65536 65536 65536 65536 7936 65536 65536 1799 426040 7953 65536 1039 65536 65536 65536 65536 65536 257 1286 65536 3852 426041 263958 65536 65536 65536 2318 65536 65536 65536 6162 65536 1280 65536 426042 4879 65536 65536 65536 65536 65536 1537 65536 268823 65536 7181 65536 426043 1792 65536 65536 65536 780 65536 65536 65536 426044 5897 7434 65536 65536 65536 65536 2819 65536 3329 65536 5383 65536 426045 65536 19 65536 65536 65536 65536 7424 65536 65536 65536 2312 5393 426046 65536 65536 65536 65536 65536 65536 1793 65536 3331 65536 2825 5906 426047 5376 65536 65536 65536 7428 65536 65536 65536 264472 65536 65536 65536 426048 65536 65536 65536 65536 5889 65536 65536 65536 264985 65536 65536 784 426049 3346 65536 65536 65536 65536 65536 65536 65536 265494 65536 2816 777 426050 7431 65536 65536 65536 65536 65536 65536 5894 65536 65536 5377 1802 426051}} 5g_graph1_set2_l46_p384 {dec_OK 1 enc_OK 0 n 26112 k 8448 p 384 nlayers 46 nqc 316 nmqc 316 nm 204 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {3602 4370 4370 5138 3586 12295 3592 3590 3593 3592 4358 2823 3590 3589 3590 3590 4357 5 5 2821 3589 5 4 4 517 4 4 515 1540 4 4 4 4 4 4 4 4 3 516 4 3 516 3 1284 4 3} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393494 393239 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 262166 262167 393240 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 262168 393241 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 262422 262169 84992 46337 393242 49920 3585 29443 42508 61712 13077 302358 393243 71168 65798 266 89867 23565 64785 4626 57620 393244 2304 15873 80900 85255 74248 29198 393245 78592 45825 42243 4620 10000 57363 94229 279318 305688 393246 93696 59393 82186 34059 14605 77585 16146 21012 393247 25857 86786 70148 28423 98056 90638 393248 12288 26113 2060 12048 48149 347670 291607 393249 19712 47617 44554 59403 12813 18962 393250 80128 45315 68103 29460 356887 393251 36352 63500 35087 22800 88849 3093 393252 61696 513 53770 81421 14098 331033 393253 3329 86531 14603 74004 276758 393254 66560 77582 20752 91665 96021 393255 33281 41740 71693 33810 1043 393256 37120 54529 88071 61960 50442 393257 47872 52739 67593 87307 277270 393258 52481 26117 83984 54548 24853 393259 7680 2828 59661 5649 393260 6145 22786 15626 6930 393261 76288 40451 60164 86795 322070 393262 18433 4358 98055 79886 393263 18176 20738 19460 34831 393264 49665 49670 25864 393265 56832 4868 62483 70165 393266 64513 1294 37650 282137 393267 40704 58634 66573 285208 393268 25601 55047 328214 327705 393269 26112 51468 44814 335640 393270 82689 2050 92427 26901 393271 58880 37895 51727 79889 393272 81921 85766 524 330262 393273 53760 80142 76047 5394 393274 68865 21005 291607 393275 47360 45321 73994 54796 393276 66049 23811 88583 76051 393277 44800 9480 79889 393278 13313 80387 35593 73746 393279 28928 3588 317976 393280 28929 33808 29202 305177 393281 20480 19975 41737 332310 393282 34561 38150 3850 393283}} 5g_graph2_set1_l7_p32 {dec_OK 1 enc_OK 0 n 544 k 320 p 32 nlayers 7 nqc 96 nmqc 24 nm 5 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 3276} la_table {3074 3587 3075 3587 2562 3330 3330} qc_table {65536 65536 134146 65536 65536 136449 138502 137731 133376 134409 393226 425995 1792 65536 65536 65536 138500 65536 65536 1539 131080 138501 65536 138247 425996 7177 518 262155 4352 65536 65536 65536 5124 65536 65536 65536 4104 4609 65536 65536 262156 425997 262410 3075 65536 2049 65536 65536 65536 2053 6658 65536 7684 9 4358 65536 4616 294925 262154 5639 65536 65536 65536 65536 65536 65536 65536 65536 4864 5633 425998 263947 65536 65536 65536 7943 65536 2305 65536 263947 1792 517 65536 425999 65536 65536 65536 65536 6912 1029 65536 3335 426000 7177 65536 269835}} 5g_graph2_set1_l7_p64 {dec_OK 1 enc_OK 0 n 1088 k 640 p 64 nlayers 7 nqc 62 nmqc 32 nm 9 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 3276} la_table {3587 3332 3332 3588 2818 3332 3587} qc_table {133376 144641 134146 137731 146694 134409 393226 425995 9984 9731 146692 146693 8710 138247 139272 15369 425996 262155 4352 65536 13316 65536 12296 12801 262410 11267 262156 425997 14850 2049 7684 10245 4358 13831 4616 9 262154 294925 65536 65536 13056 5633 425998 263947 65536 10497 65536 517 65536 7943 65536 272139 9984 425999 65536 9221 65536 11527 6912 7177 426000 269835}} 5g_graph2_set1_l7_p128 {dec_OK 1 enc_OK 0 n 2176 k 1280 p 128 nlayers 7 nqc 52 nmqc 52 nm 17 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 3276} la_table {3079 3593 3847 3337 2819 3077 3333} qc_table {133376 161025 150530 137731 146694 150793 393226 393227 9984 9731 163076 163077 25094 138247 155656 31753 262155 393228 20736 29185 11267 13316 28680 262410 262156 393229 2049 14850 7684 26629 20742 13831 4616 9 262154 262157 13056 22017 280331 393230 26368 10497 16901 7943 288523 393231 6912 25605 11527 7177 269835 393232}} 5g_graph2_set1_l7_p256 {dec_OK 1 enc_OK 0 n 4352 k 2560 p 256 nlayers 7 nqc 52 nmqc 52 nm 34 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 3276} la_table {3335 4361 4871 3849 2819 3589 3845} qc_table {133376 161025 183298 137731 179462 183561 393226 393227 42752 42499 195844 163077 57862 171015 188424 64521 262155 393228 20736 29185 11267 13316 61448 262410 262156 393229 2049 14850 40452 26629 53510 13831 4616 32777 262154 262157 45824 54785 280331 393230 59136 10497 49669 40711 288523 393231 39680 58373 11527 7177 302603 393232}} 5g_graph2_set2_l7_p384 {dec_OK 1 enc_OK 0 n 6528 k 3840 p 384 nlayers 7 nqc 52 nmqc 52 nm 51 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 3276} la_table {3591 5129 5895 4361 2819 5381 4357} qc_table {175616 155905 173570 147971 149254 175113 393226 393227 6912 9219 143364 154629 7942 178951 178440 777 262155 393228 6400 29185 29955 28164 29192 262410 262156 393229 34817 44802 28932 18437 31494 30215 7176 47625 262154 262157 18432 18945 269579 393230 2560 11265 30981 20487 274443 393231 33024 23557 25607 12553 309259 393232}} 5g_graph2_set1_l42_p32 {dec_OK 1 enc_OK 0 n 1664 k 320 p 32 nlayers 42 nqc 520 nmqc 132 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {3074 3587 3075 3587 2562 3330 3330 3075 2562 3074 3074 3074 2 3330 3074 3074 3074 3330 2 2818 2818 2 2306 2 2562 2 2050 258 2306 258 2306 2 2050 2 2562 2 1794 2 2 1794 2 2} qc_table {65536 65536 134146 65536 65536 136449 138502 137731 133376 134409 393226 425995 1792 65536 65536 65536 138500 65536 65536 1539 131080 138501 65536 138247 425996 7177 518 262155 4352 65536 65536 65536 5124 65536 65536 65536 4104 4609 65536 65536 262156 425997 262410 3075 65536 2049 65536 65536 65536 2053 6658 65536 7684 9 4358 65536 4616 294925 262154 5639 65536 65536 65536 65536 65536 65536 65536 65536 4864 5633 425998 263947 65536 65536 65536 7943 65536 2305 65536 263947 1792 517 65536 425999 65536 65536 65536 65536 6912 1029 65536 3335 426000 7177 65536 269835 65536 257 65536 65536 65536 4869 65536 65536 65536 267277 65536 3079 65536 426001 65536 262923 65536 65536 65536 65536 3584 65536 65536 65536 263692 7681 426002 65536 65536 65536 65536 65536 65536 65536 65536 268043 3336 2817 269578 426003 65536 65536 65536 65536 2816 65536 65536 65536 426004 6401 6 5383 65536 4617 65536 65536 65536 268301 65536 65536 2816 426005 65536 3079 65536 65536 65536 65536 65536 65536 65536 3843 65536 7937 426006 265739 65536 65536 65536 65536 4864 513 65536 65536 1544 269837 65536 426007 65536 65536 65536 65536 65536 4865 65536 65536 426008 264205 4358 262923 65536 65536 65536 65536 65536 65536 65536 65536 4864 426009 265994 267531 65536 65536 65536 65536 65536 2817 65536 65536 266764 3593 426010 264203 65536 65536 65536 65536 65536 7681 65536 266763 262156 7173 65536 426011 65536 65536 65536 65536 7168 65536 65536 65536 426012 65536 518 4615 65536 65536 65536 65536 65536 5121 65536 65536 5888 426013 268554 65536 65536 65536 65536 65536 65536 65536 65536 65536 2308 6657 426014 269579 65536 65536 65536 65536 3072 65536 65536 65536 2568 266765 65536 426015 65536 65536 65536 65536 65536 65536 65536 65536 426016 7681 7938 65536 65536 65536 65536 65536 65536 3589 65536 65536 5888 426017 65536 2819 65536 65536 65536 65536 65536 3585 2818 65536 65536 2057 426018 65536 65536 65536 65536 65536 65536 65536 65536 65536 1024 7173 65536 426019 65536 65536 65536 65536 262156 65536 65536 65536 426020 268813 7426 3847 65536 65536 65536 65536 65536 65536 65536 65536 2048 426021 5894 65536 65536 65536 65536 65536 65536 513 1282 65536 65536 1797 426022 65536 65536 65536 65536 65536 4608 65536 65536 65536 7172 65536 65536 426023 65536 65536 65536 65536 65536 4101 65536 65536 426024 5129 1794 2311 65536 2561 65536 65536 65536 262413 65536 65536 65536 426025 65536 65536 65536 65536 65536 65536 4608 65536 65536 65536 263692 3077 426026 65536 65536 65536 65536 65536 65536 65536 1026 1031 65536 65536 264970 426027 4864 65536 65536 65536 267532 65536 65536 65536 426028 263181 65536 65536 65536 6401 65536 65536 65536 2053 65536 65536 65536 426029 65536 270091 65536 65536 65536 65536 65536 65536 1538 65536 3072 65536 426030 6663 65536 65536 65536 65536 65536 65536 65536 65536 65536 268045 269066 426031 65536 65536 65536 65536 65536 7937 65536 65536 426032 517 65536 263691 65536 65536 65536 65536 3840 65536 65536 65536 262668 426033 65536 3079 65536 65536 2 65536 65536 65536 264970 65536 65536 268301 426034 65536 65536 65536 65536 65536 65536 257 65536 267787 65536 1285 65536 426035}} 5g_graph2_set2_l42_p384 {dec_OK 1 enc_OK 0 n 19968 k 3840 p 384 nlayers 42 nqc 197 nmqc 200 nm 156 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {2823 5129 5895 4361 2819 5381 4357 4357 2819 4356 2820 5124 3 3588 4356 3587 3588 3588 3 4355 4355 3 514 771 3 1282 772 2 515 1538 772 2 1283 3 1283 3 515 2 3 3 3 3} qc_table {175616 155905 173570 147971 149254 175113 393226 393227 6912 9219 143364 154629 7942 178951 178440 777 262155 393228 6400 29185 29955 28164 29192 262410 262156 393229 34817 44802 28932 18437 31494 30215 7176 47625 262154 262157 18432 18945 269579 393230 2560 11265 30981 20487 274443 393231 33024 23557 25607 12553 309259 393232 20481 47621 4103 288267 298765 393233 30208 17921 301068 393234 7169 33800 309514 307723 393235 15104 26625 5638 13319 393236 8192 23559 44553 301581 393237 9985 23811 264971 393238 12544 32001 8968 304653 393239 4865 30214 267531 303885 393240 17408 278282 282891 393241 22273 45321 296715 278540 393242 40449 5893 264459 263692 393243 47616 1542 11783 393244 14848 10753 302090 393245 19457 15620 301323 393246 40192 44808 279309 393247 5121 13314 393248 27136 22019 24325 393249 46593 39170 16393 393250 11520 5381 393251 17154 35079 276236 283917 393252 26368 12806 393253 17921 28418 43013 393254 28160 4356 393255 30722 39429 13319 14345 393256 769 305677 393257 21504 2053 266508 393258 42242 45831 293898 393259 44288 307468 265229 393260 19713 47109 266763 393261 6400 38658 43527 393262 271626 270093 393263 21505 38661 310795 393264 23808 33799 276748 393265 26370 289546 303885 393266 37633 1797 277515 393267}}"/>
        <PARAMETER NAME="HDL_INITIALIZATION" VALUE="{8192 55051360 {K, N}} {8196 20536 {NM, NO_PACKING, PSIZE}} {8200 1071109 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8204 0 {QC_OFF, LA_OFF, SC_OFF}} {65536 52428 SC_TABLE} {65540 12 {}} {98304 3079 LA_TABLE} {98308 3335 {}} {98312 3080 {}} {98316 3591 {}} {98320 3079 {}} {131072 132352 QC_TABLE} {131076 65536 {}} {131080 134146 {}} {131084 134657 {}} {131088 131588 {}} {131092 131331 {}} {131096 142598 {}} {131100 140549 {}} {131104 137224 {}} {131108 137735 {}} {131112 131850 {}} {131116 131081 {}} {131120 139788 {}} {131124 132877 {}} {131128 142862 {}} {131132 428559 {}} {131136 0 {}} {131140 8961 {}} {131144 258 {}} {131148 6659 {}} {131152 4 {}} {131156 2565 {}} {131160 4102 {}} {131164 4103 {}} {131168 8712 {}} {131172 1033 {}} {131176 522 {}} {131180 136971 {}} {131184 12 {}} {131188 13069 {}} {131192 431120 {}} {131196 274703 {}} {131200 3072 {}} {131204 65536 {}} {131208 5634 {}} {131212 65536 {}} {131216 772 {}} {131220 7169 {}} {131224 13062 {}} {131228 11779 {}} {131232 6408 {}} {131236 4101 {}} {131240 4874 {}} {131244 519 {}} {131248 13324 {}} {131252 7433 {}} {131256 9486 {}} {131260 4619 {}} {131264 270864 {}} {131268 435985 {}} {131272 0 {}} {131276 13057 {}} {131280 4098 {}} {131284 7939 {}} {131288 3332 {}} {131292 9989 {}} {131296 6918 {}} {131300 8455 {}} {131304 2056 {}} {131308 6921 {}} {131312 13578 {}} {131316 3339 {}} {131320 8462 {}} {131324 13325 {}} {131328 427794 {}} {131332 271889 {}} {131336 9216 {}} {131340 1537 {}} {131344 770 {}} {131348 13059 {}} {131352 1028 {}} {131356 4869 {}} {131360 1030 {}} {131364 11527 {}} {131368 12296 {}} {131372 2313 {}} {131376 5644 {}} {131380 2827 {}} {131384 11022 {}} {131388 5901 {}} {131392 265746 {}} {131396 426259 {}} {8208 330307380 {K, N}} {8212 135348 {NM, NO_PACKING, PSIZE}} {8216 1116165 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8220 1376770 {QC_OFF, LA_OFF, SC_OFF}} {65544 52428 SC_TABLE} {65548 12 {}} {98336 3353 LA_TABLE} {98340 4378 {}} {98344 4377 {}} {98348 5401 {}} {98352 3865 {}} {131408 167424 QC_TABLE} {131412 171521 {}} {131416 160002 {}} {131420 162819 {}} {131424 154628 {}} {131428 142341 {}} {131432 154886 {}} {131436 148999 {}} {131440 175112 {}} {131444 131849 {}} {131448 137482 {}} {131452 142347 {}} {131456 167180 {}} {131460 172045 {}} {131464 143886 {}} {131468 142607 {}} {131472 161296 {}} {131476 152593 {}} {131480 147475 {}} {131484 147988 {}} {131488 155925 {}} {131492 131350 {}} {131496 160535 {}} {131500 133144 {}} {131504 158745 {}} {131508 398876 {}} {131512 13824 {}} {131516 44033 {}} {131520 37122 {}} {131524 7171 {}} {131528 14084 {}} {131532 4869 {}} {131536 40710 {}} {131540 5639 {}} {131544 24584 {}} {131548 3081 {}} {131552 21770 {}} {131556 32780 {}} {131560 1293 {}} {131564 40462 {}} {131568 30735 {}} {131572 13072 {}} {131576 43793 {}} {131580 147730 {}} {131584 36115 {}} {131588 10773 {}} {131592 21270 {}} {131596 1815 {}} {131600 10009 {}} {131604 162074 {}} {131608 152603 {}} {131612 288028 {}} {131616 437021 {}} {131620 16128 {}} {131624 2817 {}} {131628 28674 {}} {131632 29187 {}} {131636 15620 {}} {131640 31493 {}} {131644 18438 {}} {131648 14087 {}} {131652 29192 {}} {131656 5129 {}} {131660 13578 {}} {131664 29195 {}} {131668 10764 {}} {131672 8461 {}} {131676 1038 {}} {131680 16911 {}} {131684 41744 {}} {131688 12817 {}} {131692 11794 {}} {131696 4371 {}} {131700 44820 {}} {131704 23576 {}} {131708 10522 {}} {131712 35355 {}} {131716 270877 {}} {131720 405278 {}} {131724 7168 {}} {131728 40961 {}} {131732 26114 {}} {131736 11267 {}} {131740 2052 {}} {131744 21509 {}} {131748 32262 {}} {131752 2311 {}} {131756 43272 {}} {131760 44553 {}} {131764 37642 {}} {131768 6155 {}} {131772 37132 {}} {131776 6670 {}} {131780 17170 {}} {131784 21011 {}} {131788 1044 {}} {131792 45333 {}} {131796 38678 {}} {131800 33559 {}} {131804 35608 {}} {131808 29977 {}} {131812 9242 {}} {131816 4635 {}} {131820 268062 {}} {131824 395295 {}} {131828 13312 {}} {131832 40705 {}} {131836 19202 {}} {131840 18947 {}} {131844 11780 {}} {131848 18181 {}} {131852 10758 {}} {131856 2823 {}} {131860 27656 {}} {131864 39177 {}} {131868 18443 {}} {131872 41741 {}} {131876 2319 {}} {131880 528 {}} {131884 43025 {}} {131888 40466 {}} {131892 276 {}} {131896 12565 {}} {131900 22806 {}} {131904 16151 {}} {131908 45848 {}} {131912 2585 {}} {131916 19226 {}} {131920 41243 {}} {131924 307487 {}} {131928 398112 {}} {8224 943734600 {K, N}} {8228 276840 {NM, NO_PACKING, PSIZE}} {8232 5330949 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8236 3539972 {QC_OFF, LA_OFF, SC_OFF}} {65552 52428 SC_TABLE} {65556 12 {}} {98368 5152 LA_TABLE} {98372 4385 {}} {98376 5153 {}} {98380 5153 {}} {98384 5153 {}} {131936 154880 QC_TABLE} {131940 200449 {}} {131944 152323 {}} {131948 137732 {}} {131952 184325 {}} {131956 193798 {}} {131960 182279 {}} {131964 175881 {}} {131968 215818 {}} {131972 135435 {}} {131976 153100 {}} {131980 217358 {}} {131984 192016 {}} {131988 151825 {}} {131992 209683 {}} {131996 173333 {}} {132000 143127 {}} {132004 150552 {}} {132008 149785 {}} {132012 169498 {}} {132016 220443 {}} {132020 166684 {}} {132024 215837 {}} {132028 161310 {}} {132032 219423 {}} {132036 138016 {}} {132040 206369 {}} {132044 168227 {}} {132048 202532 {}} {132052 155941 {}} {132056 158246 {}} {132060 172071 {}} {132064 429864 {}} {132068 70144 {}} {132072 29441 {}} {132076 215298 {}} {132080 86531 {}} {132084 31748 {}} {132088 75014 {}} {132092 148744 {}} {132096 16393 {}} {132100 87562 {}} {132104 22540 {}} {132108 166669 {}} {132112 166159 {}} {132116 54288 {}} {132120 171282 {}} {132124 49939 {}} {132128 222484 {}} {132132 20757 {}} {132136 180758 {}} {132140 279 {}} {132144 40728 {}} {132148 14361 {}} {132152 18458 {}} {132156 32283 {}} {132160 70940 {}} {132164 39965 {}} {132168 8222 {}} {132172 28447 {}} {132176 44832 {}} {132180 209442 {}} {132184 57379 {}} {132188 52773 {}} {132192 7463 {}} {132196 289320 {}} {132200 478761 {}} {132204 34304 {}} {132208 90881 {}} {132212 44802 {}} {132216 6147 {}} {132220 64772 {}} {132224 61957 {}} {132228 47879 {}} {132232 24072 {}} {132236 6665 {}} {132240 22282 {}} {132244 77323 {}} {132248 48909 {}} {132252 82702 {}} {132256 5647 {}} {132260 62737 {}} {132264 75282 {}} {132268 61459 {}} {132272 21524 {}} {132276 19477 {}} {132280 87574 {}} {132284 88343 {}} {132288 44568 {}} {132292 68889 {}} {132296 84250 {}} {132300 54812 {}} {132304 55841 {}} {132308 26658 {}} {132312 10275 {}} {132316 50468 {}} {132320 18725 {}} {132324 58662 {}} {132328 16167 {}} {132332 331305 {}} {132336 411690 {}} {132340 47106 {}} {132344 17923 {}} {132348 63236 {}} {132352 3589 {}} {132356 5638 {}} {132360 1799 {}} {132364 72968 {}} {132368 13833 {}} {132372 90123 {}} {132376 6668 {}} {132380 27661 {}} {132384 2574 {}} {132388 76303 {}} {132392 31504 {}} {132396 35601 {}} {132400 29970 {}} {132404 86036 {}} {132408 12565 {}} {132412 51734 {}} {132416 91927 {}} {132420 87576 {}} {132424 57370 {}} {132428 27163 {}} {132432 69917 {}} {132436 45342 {}} {132440 62751 {}} {132444 25120 {}} {132448 90913 {}} {132452 45602 {}} {132456 45091 {}} {132460 37668 {}} {132464 71718 {}} {132468 318762 {}} {132472 446507 {}} {132476 64768 {}} {132480 69889 {}} {132484 23042 {}} {132488 38661 {}} {132492 79622 {}} {132496 81927 {}} {132500 86792 {}} {132504 75530 {}} {132508 37899 {}} {132512 12300 {}} {132516 23309 {}} {132520 15886 {}} {132524 25615 {}} {132528 59408 {}} {132532 37393 {}} {132536 51218 {}} {132540 34579 {}} {132544 3092 {}} {132548 45846 {}} {132552 59417 {}} {132556 5403 {}} {132560 84764 {}} {132564 80157 {}} {132568 89374 {}} {132572 8735 {}} {132576 24864 {}} {132580 47905 {}} {132584 9762 {}} {132588 60196 {}} {132592 13349 {}} {132596 43558 {}} {132600 14887 {}} {132604 327979 {}} {132608 393260 {}} {8240 21234312 {K, N}} {8244 12315 {NM, NO_PACKING, PSIZE}} {8248 1071116 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8252 6358534 {QC_OFF, LA_OFF, SC_OFF}} {65560 52428 SC_TABLE} {65564 52428 {}} {65568 52428 {}} {98400 3075 LA_TABLE} {98404 3330 {}} {98408 3074 {}} {98412 3075 {}} {98416 3075 {}} {98420 3330 {}} {98424 3075 {}} {98428 3075 {}} {98432 3587 {}} {98436 3330 {}} {98440 3074 {}} {98444 3075 {}} {132624 131072 QC_TABLE} {132628 65536 {}} {132632 65536 {}} {132636 65536 {}} {132640 131076 {}} {132644 65536 {}} {132648 65536 {}} {132652 65536 {}} {132656 131080 {}} {132660 131077 {}} {132664 65536 {}} {132668 65536 {}} {132672 393484 {}} {132676 425997 {}} {132680 65536 {}} {132684 131083 {}} {132688 5632 {}} {132692 65536 {}} {132696 65536 {}} {132700 65536 {}} {132704 4356 {}} {132708 131073 {}} {132712 131078 {}} {132716 65536 {}} {132720 3080 {}} {132724 262157 {}} {132728 425998 {}} {132732 131079 {}} {132736 1536 {}} {132740 65536 {}} {132744 131074 {}} {132748 65536 {}} {132752 2564 {}} {132756 65536 {}} {132760 131082 {}} {132764 65536 {}} {132768 6152 {}} {132772 65536 {}} {132776 262158 {}} {132780 425999 {}} {132784 512 {}} {132788 65536 {}} {132792 65536 {}} {132796 65536 {}} {132800 5124 {}} {132804 65536 {}} {132808 65536 {}} {132812 65536 {}} {132816 6408 {}} {132820 65536 {}} {132824 65536 {}} {132828 131075 {}} {132832 426000 {}} {132836 131081 {}} {132840 65536 {}} {132844 262159 {}} {132848 5888 {}} {132852 65536 {}} {132856 65536 {}} {132860 65536 {}} {132864 772 {}} {132868 65536 {}} {132872 65536 {}} {132876 65536 {}} {132880 8 {}} {132884 65536 {}} {132888 65536 {}} {132892 65536 {}} {132896 262160 {}} {132900 426001 {}} {132904 2314 {}} {132908 2827 {}} {132912 6144 {}} {132916 65536 {}} {132920 5890 {}} {132924 65536 {}} {132928 4356 {}} {132932 65536 {}} {132936 774 {}} {132940 65536 {}} {132944 2568 {}} {132948 262161 {}} {132952 426002 {}} {132956 259 {}} {132960 6400 {}} {132964 65536 {}} {132968 65536 {}} {132972 65536 {}} {132976 2052 {}} {132980 65536 {}} {132984 65536 {}} {132988 65536 {}} {132992 1800 {}} {132996 65536 {}} {133000 65536 {}} {133004 65536 {}} {133008 262156 {}} {133012 4617 {}} {133016 262162 {}} {133020 426003 {}} {133024 3328 {}} {133028 65536 {}} {133032 65536 {}} {133036 65536 {}} {133040 4 {}} {133044 65536 {}} {133048 65536 {}} {133052 65536 {}} {133056 1544 {}} {133060 65536 {}} {133064 65536 {}} {133068 65536 {}} {133072 426004 {}} {133076 6145 {}} {133080 2054 {}} {133084 262163 {}} {133088 1792 {}} {133092 65536 {}} {133096 65536 {}} {133100 65536 {}} {133104 5636 {}} {133108 5121 {}} {133112 65536 {}} {133116 65536 {}} {133120 5896 {}} {133124 2565 {}} {133128 65536 {}} {133132 65536 {}} {133136 262164 {}} {133140 426005 {}} {133144 65536 {}} {133148 4099 {}} {133152 2816 {}} {133156 65536 {}} {133160 65536 {}} {133164 65536 {}} {133168 4868 {}} {133172 65536 {}} {133176 778 {}} {133180 65536 {}} {133184 3336 {}} {133188 262165 {}} {133192 426006 {}} {133196 4363 {}} {133200 6400 {}} {133204 65536 {}} {133208 65536 {}} {133212 65536 {}} {133216 5892 {}} {133220 65536 {}} {133224 2050 {}} {133228 3591 {}} {133232 2312 {}} {133236 4613 {}} {133240 262166 {}} {133244 426007 {}} {133248 768 {}} {133252 65536 {}} {133256 65536 {}} {133260 65536 {}} {133264 4100 {}} {133268 65536 {}} {133272 65536 {}} {133276 65536 {}} {133280 6408 {}} {133284 65536 {}} {133288 65536 {}} {133292 519 {}} {133296 262412 {}} {133300 1289 {}} {133304 65536 {}} {133308 294935 {}} {8256 42468624 {K, N}} {8260 24630 {NM, NO_PACKING, PSIZE}} {8264 1077260 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8268 9177353 {QC_OFF, LA_OFF, SC_OFF}} {65572 52428 SC_TABLE} {65576 52428 {}} {65580 52428 {}} {98448 3332 LA_TABLE} {98452 3332 {}} {98456 3331 {}} {98460 3075 {}} {98464 3075 {}} {98468 3076 {}} {98472 3331 {}} {98476 3077 {}} {98480 3587 {}} {98484 3077 {}} {98488 3587 {}} {98492 2820 {}} {133312 141312 QC_TABLE} {133316 65536 {}} {133320 136708 {}} {133324 65536 {}} {133328 143622 {}} {133332 65536 {}} {133336 142088 {}} {133340 136967 {}} {133344 393484 {}} {133348 425997 {}} {133352 12800 {}} {133356 65536 {}} {133360 12292 {}} {133364 65536 {}} {133368 3336 {}} {133372 131329 {}} {133376 138762 {}} {133380 140037 {}} {133384 425998 {}} {133388 262157 {}} {133392 9984 {}} {133396 65536 {}} {133400 1028 {}} {133404 12801 {}} {133408 518 {}} {133412 143627 {}} {133416 262158 {}} {133420 425999 {}} {133424 8448 {}} {133428 65536 {}} {133432 9476 {}} {133436 140803 {}} {133440 264 {}} {133444 1031 {}} {133448 426000 {}} {133452 262159 {}} {133456 11520 {}} {133460 65536 {}} {133464 4 {}} {133468 5637 {}} {133472 5128 {}} {133476 141833 {}} {133480 262160 {}} {133484 426001 {}} {133488 13056 {}} {133492 65536 {}} {133496 8964 {}} {133500 65536 {}} {133504 11272 {}} {133508 65536 {}} {133512 4618 {}} {133516 12291 {}} {133520 426002 {}} {133524 262161 {}} {133528 12032 {}} {133532 65536 {}} {133536 13064 {}} {133540 2817 {}} {133544 262156 {}} {133548 4357 {}} {133552 262162 {}} {133556 426003 {}} {133560 1280 {}} {133564 65536 {}} {133568 137474 {}} {133572 65536 {}} {133576 1540 {}} {133580 65536 {}} {133584 11526 {}} {133588 65536 {}} {133592 3336 {}} {133596 10249 {}} {133600 426004 {}} {133604 262163 {}} {133608 8448 {}} {133612 65536 {}} {133616 6148 {}} {133620 8707 {}} {133624 5896 {}} {133628 11787 {}} {133632 262164 {}} {133636 426005 {}} {133640 256 {}} {133644 65536 {}} {133648 6914 {}} {133652 65536 {}} {133656 260 {}} {133660 65536 {}} {133664 9736 {}} {133668 65536 {}} {133672 11274 {}} {133676 65536 {}} {133680 426006 {}} {133684 262165 {}} {133688 65536 {}} {133692 4609 {}} {133696 5892 {}} {133700 2055 {}} {133704 8 {}} {133708 8969 {}} {133712 262166 {}} {133716 426007 {}} {133720 12544 {}} {133724 65536 {}} {133728 4354 {}} {133732 65536 {}} {133736 7684 {}} {133740 65536 {}} {133744 8712 {}} {133748 4875 {}} {133752 262412 {}} {133756 294935 {}} {8272 63702936 {K, N}} {8276 49233 {NM, NO_PACKING, PSIZE}} {8280 1093644 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8284 11013132 {QC_OFF, LA_OFF, SC_OFF}} {65584 52428 SC_TABLE} {65588 52428 {}} {65592 52428 {}} {98496 3334 LA_TABLE} {98500 3334 {}} {98504 3334 {}} {98508 3334 {}} {98512 3334 {}} {98516 3334 {}} {98520 3079 {}} {98524 3590 {}} {98528 3334 {}} {98532 3334 {}} {98536 3334 {}} {98540 3335 {}} {133760 145664 QC_TABLE} {133764 143876 {}} {133768 133894 {}} {133772 143880 {}} {133776 151306 {}} {133780 393484 {}} {133784 393229 {}} {133788 768 {}} {133792 138242 {}} {133796 4 {}} {133800 14088 {}} {133804 132873 {}} {133808 262157 {}} {133812 393230 {}} {133816 7680 {}} {133820 6148 {}} {133824 140549 {}} {133828 14344 {}} {133832 3593 {}} {133836 262158 {}} {133840 393231 {}} {133844 15872 {}} {133848 144641 {}} {133852 13572 {}} {133856 131847 {}} {133860 8968 {}} {133864 262159 {}} {133868 393232 {}} {133872 10240 {}} {133876 136195 {}} {133880 16900 {}} {133884 5639 {}} {133888 7176 {}} {133892 262160 {}} {133896 393233 {}} {133900 0 {}} {133904 2052 {}} {133908 10758 {}} {133912 12808 {}} {133916 133131 {}} {133920 262161 {}} {133924 393234 {}} {133928 17664 {}} {133932 20225 {}} {133936 20226 {}} {133940 14342 {}} {133944 13320 {}} {133948 262156 {}} {133952 262162 {}} {133956 393235 {}} {133960 16640 {}} {133964 9732 {}} {133968 14597 {}} {133972 18440 {}} {133976 6922 {}} {133980 262163 {}} {133984 393236 {}} {133988 16384 {}} {133992 3588 {}} {133996 13317 {}} {134000 7688 {}} {134004 8203 {}} {134008 262164 {}} {134012 393237 {}} {134016 11521 {}} {134020 17923 {}} {134024 4 {}} {134028 19720 {}} {134032 2313 {}} {134036 262165 {}} {134040 393238 {}} {134044 512 {}} {134048 14337 {}} {134052 14595 {}} {134056 8964 {}} {134060 3082 {}} {134064 262166 {}} {134068 393239 {}} {134072 6144 {}} {134076 15618 {}} {134080 15364 {}} {134084 6919 {}} {134088 13064 {}} {134092 4107 {}} {134096 262412 {}} {134100 262167 {}} {8288 28312200 {K, N}} {8292 12315 {NM, NO_PACKING, PSIZE}} {8296 1067016 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8300 12455695 {QC_OFF, LA_OFF, SC_OFF}} {65596 52428 SC_TABLE} {65600 52428 {}} {98544 3075 LA_TABLE} {98548 3587 {}} {98552 3586 {}} {98556 3075 {}} {98560 3589 {}} {98564 4100 {}} {98568 3843 {}} {98572 3842 {}} {134112 137472 QC_TABLE} {134116 65536 {}} {134120 65536 {}} {134124 65536 {}} {134128 136196 {}} {134132 137729 {}} {134136 65536 {}} {134140 65536 {}} {134144 132104 {}} {134148 135181 {}} {134152 134658 {}} {134156 133131 {}} {134160 393488 {}} {134164 426001 {}} {134168 131590 {}} {134172 135695 {}} {134176 65536 {}} {134180 65536 {}} {134184 3842 {}} {134188 65536 {}} {134192 65536 {}} {134196 2305 {}} {134200 135690 {}} {134204 65536 {}} {134208 2560 {}} {134212 131077 {}} {134216 133646 {}} {134220 133891 {}} {134224 133132 {}} {134228 262161 {}} {134232 426002 {}} {134236 131335 {}} {134240 4096 {}} {134244 65536 {}} {134248 5122 {}} {134252 6659 {}} {134256 5380 {}} {134260 513 {}} {134264 1542 {}} {134268 1803 {}} {134272 264 {}} {134276 137737 {}} {134280 262162 {}} {134284 426003 {}} {134288 65536 {}} {134292 65536 {}} {134296 65536 {}} {134300 3 {}} {134304 65536 {}} {134308 3329 {}} {134312 65536 {}} {134316 1799 {}} {134320 2560 {}} {134324 773 {}} {134328 1282 {}} {134332 4111 {}} {134336 426004 {}} {134340 3341 {}} {134344 6666 {}} {134348 262163 {}} {134352 5888 {}} {134356 65536 {}} {134360 65536 {}} {134364 65536 {}} {134368 3076 {}} {134372 65536 {}} {134376 65536 {}} {134380 65536 {}} {134384 4360 {}} {134388 65536 {}} {134392 65536 {}} {134396 65536 {}} {134400 5132 {}} {134404 65536 {}} {134408 6146 {}} {134412 65536 {}} {134416 262160 {}} {134420 3585 {}} {134424 4870 {}} {134428 65536 {}} {134432 262164 {}} {134436 426005 {}} {134440 5390 {}} {134444 65536 {}} {134448 65536 {}} {134452 5633 {}} {134456 65536 {}} {134460 65536 {}} {134464 65536 {}} {134468 6405 {}} {134472 65536 {}} {134476 65536 {}} {134480 65536 {}} {134484 2057 {}} {134488 65536 {}} {134492 5123 {}} {134496 65536 {}} {134500 4621 {}} {134504 2306 {}} {134508 4359 {}} {134512 1536 {}} {134516 262165 {}} {134520 426006 {}} {134524 3595 {}} {134528 65536 {}} {134532 65536 {}} {134536 5378 {}} {134540 65536 {}} {134544 3584 {}} {134548 65536 {}} {134552 6150 {}} {134556 2819 {}} {134560 5124 {}} {134564 65536 {}} {134568 4874 {}} {134572 5647 {}} {134576 4616 {}} {134580 5889 {}} {134584 262166 {}} {134588 426007 {}} {134592 4352 {}} {134596 2817 {}} {134600 65536 {}} {134604 5123 {}} {134608 4620 {}} {134612 5381 {}} {134616 2818 {}} {134620 6663 {}} {134624 262416 {}} {134628 777 {}} {134632 6670 {}} {134636 294935 {}} {8304 56624400 {K, N}} {8308 24630 {NM, NO_PACKING, PSIZE}} {8312 1075208 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8316 14618897 {QC_OFF, LA_OFF, SC_OFF}} {65604 52428 SC_TABLE} {65608 52428 {}} {98576 3077 LA_TABLE} {98580 3335 {}} {98584 3590 {}} {98588 3589 {}} {98592 3077 {}} {98596 3333 {}} {98600 3333 {}} {98604 3077 {}} {134640 65536 QC_TABLE} {134644 139009 {}} {134648 141056 {}} {134652 142083 {}} {134656 136706 {}} {134660 141317 {}} {134664 132102 {}} {134668 143883 {}} {134672 133896 {}} {134676 132623 {}} {134680 393488 {}} {134684 426001 {}} {134688 6400 {}} {134692 65536 {}} {134696 10498 {}} {134700 65536 {}} {134704 132612 {}} {134708 65536 {}} {134712 3590 {}} {134716 65536 {}} {134720 8712 {}} {134724 65536 {}} {134728 137228 {}} {134732 13313 {}} {134736 140558 {}} {134740 515 {}} {134744 426002 {}} {134748 262161 {}} {134752 11008 {}} {134756 65536 {}} {134760 7426 {}} {134764 65536 {}} {134768 5380 {}} {134772 65536 {}} {134776 7174 {}} {134780 7937 {}} {134784 1804 {}} {134788 3 {}} {134792 4366 {}} {134796 131593 {}} {134800 262162 {}} {134804 426003 {}} {134808 5120 {}} {134812 65536 {}} {134816 12290 {}} {134820 8449 {}} {134824 1028 {}} {134828 3333 {}} {134832 136714 {}} {134836 137735 {}} {134840 10766 {}} {134844 142861 {}} {134848 426004 {}} {134852 262163 {}} {134856 11520 {}} {134860 65536 {}} {134864 4610 {}} {134868 1793 {}} {134872 3076 {}} {134876 13059 {}} {134880 1292 {}} {134884 6405 {}} {134888 262160 {}} {134892 12809 {}} {134896 262164 {}} {134900 426005 {}} {134904 65536 {}} {134908 10241 {}} {134912 8960 {}} {134916 4099 {}} {134920 8194 {}} {134924 4615 {}} {134928 1284 {}} {134932 13067 {}} {134936 11018 {}} {134940 8205 {}} {134944 426006 {}} {134948 262165 {}} {134952 65536 {}} {134956 6145 {}} {134960 2304 {}} {134964 5635 {}} {134968 3330 {}} {134972 9479 {}} {134976 7172 {}} {134980 13325 {}} {134984 6410 {}} {134988 3343 {}} {134992 262166 {}} {134996 426007 {}} {135000 65536 {}} {135004 5633 {}} {135008 8192 {}} {135012 5379 {}} {135016 1026 {}} {135020 7177 {}} {135024 4100 {}} {135028 9739 {}} {135032 6920 {}} {135036 2063 {}} {135040 262416 {}} {135044 294935 {}} {8320 84936600 {K, N}} {8324 49233 {NM, NO_PACKING, PSIZE}} {8328 1093640 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8332 16323347 {QC_OFF, LA_OFF, SC_OFF}} {65612 52428 SC_TABLE} {65616 52428 {}} {98608 3082 LA_TABLE} {98612 3338 {}} {98616 3338 {}} {98620 3338 {}} {98624 3338 {}} {98628 3338 {}} {98632 3338 {}} {98636 3338 {}} {135056 146688 QC_TABLE} {135060 150273 {}} {135064 132098 {}} {135068 147203 {}} {135072 145412 {}} {135076 133131 {}} {135080 131597 {}} {135084 135438 {}} {135088 137487 {}} {135092 393488 {}} {135096 393233 {}} {135100 14336 {}} {135104 18945 {}} {135108 19714 {}} {135112 5123 {}} {135116 147463 {}} {135120 137224 {}} {135124 132105 {}} {135128 148234 {}} {135132 132876 {}} {135136 262161 {}} {135140 393234 {}} {135144 7168 {}} {135148 5377 {}} {135152 17410 {}} {135156 2563 {}} {135160 1796 {}} {135164 134661 {}} {135168 147718 {}} {135172 5898 {}} {135176 19214 {}} {135180 262162 {}} {135184 393235 {}} {135188 12288 {}} {135192 9729 {}} {135196 11010 {}} {135200 19971 {}} {135204 19460 {}} {135208 1289 {}} {135212 9226 {}} {135216 3852 {}} {135220 18445 {}} {135224 262163 {}} {135228 393236 {}} {135232 10240 {}} {135236 513 {}} {135240 13570 {}} {135244 6403 {}} {135248 13317 {}} {135252 15878 {}} {135256 5128 {}} {135260 11275 {}} {135264 262160 {}} {135268 262164 {}} {135272 393237 {}} {135276 17664 {}} {135280 5889 {}} {135284 16386 {}} {135288 2563 {}} {135292 5636 {}} {135296 5382 {}} {135300 17420 {}} {135304 5901 {}} {135308 7438 {}} {135312 262165 {}} {135316 393238 {}} {135320 3072 {}} {135324 1 {}} {135328 17410 {}} {135332 5123 {}} {135336 14084 {}} {135340 15621 {}} {135344 10247 {}} {135348 13323 {}} {135352 11279 {}} {135356 262166 {}} {135360 393239 {}} {135364 14848 {}} {135368 2049 {}} {135372 8706 {}} {135376 16387 {}} {135380 19972 {}} {135384 2823 {}} {135388 19976 {}} {135392 6153 {}} {135396 14863 {}} {135400 262416 {}} {135404 262167 {}} {8336 31851144 {K, N}} {8340 12315 {NM, NO_PACKING, PSIZE}} {8344 1064966 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8348 17765653 {QC_OFF, LA_OFF, SC_OFF}} {65620 52428 SC_TABLE} {65624 204 {}} {98640 3844 LA_TABLE} {98644 3587 {}} {98648 3077 {}} {98652 3843 {}} {98656 3332 {}} {98660 3332 {}} {135408 135168 QC_TABLE} {135412 65536 {}} {135416 136706 {}} {135420 65536 {}} {135424 133380 {}} {135428 65536 {}} {135432 134662 {}} {135436 65536 {}} {135440 132104 {}} {135444 135425 {}} {135448 132874 {}} {135452 65536 {}} {135456 137740 {}} {135460 131845 {}} {135464 131598 {}} {135468 137219 {}} {135472 136464 {}} {135476 131593 {}} {135480 393490 {}} {135484 426003 {}} {135488 6400 {}} {135492 3073 {}} {135496 3074 {}} {135500 65536 {}} {135504 772 {}} {135508 6661 {}} {135512 1542 {}} {135516 771 {}} {135520 3852 {}} {135524 3849 {}} {135528 5642 {}} {135532 136455 {}} {135536 426004 {}} {135540 135185 {}} {135544 1038 {}} {135548 262163 {}} {135552 6400 {}} {135556 65536 {}} {135560 65536 {}} {135564 65536 {}} {135568 5636 {}} {135572 65536 {}} {135576 65536 {}} {135580 65536 {}} {135584 8 {}} {135588 65536 {}} {135592 6658 {}} {135596 65536 {}} {135600 1036 {}} {135604 4609 {}} {135608 2310 {}} {135612 65536 {}} {135616 2832 {}} {135620 5893 {}} {135624 1034 {}} {135628 4099 {}} {135632 262164 {}} {135636 426005 {}} {135640 2062 {}} {135644 136975 {}} {135648 2304 {}} {135652 65536 {}} {135656 2 {}} {135660 65536 {}} {135664 4356 {}} {135668 1793 {}} {135672 778 {}} {135676 259 {}} {135680 776 {}} {135684 135181 {}} {135688 262162 {}} {135692 1799 {}} {135696 5392 {}} {135700 262165 {}} {135704 426006 {}} {135708 136971 {}} {135712 65536 {}} {135716 65536 {}} {135720 65536 {}} {135724 1795 {}} {135728 65536 {}} {135732 1281 {}} {135736 65536 {}} {135740 3847 {}} {135744 6144 {}} {135748 3849 {}} {135752 65536 {}} {135756 2059 {}} {135760 260 {}} {135764 3341 {}} {135768 6658 {}} {135772 3343 {}} {135776 6152 {}} {135780 2833 {}} {135784 262166 {}} {135788 426007 {}} {135792 65536 {}} {135796 513 {}} {135800 65536 {}} {135804 3587 {}} {135808 65536 {}} {135812 261 {}} {135816 65536 {}} {135820 4871 {}} {135824 65536 {}} {135828 5385 {}} {135832 4866 {}} {135836 523 {}} {135840 512 {}} {135844 6157 {}} {135848 3846 {}} {135852 783 {}} {135856 6148 {}} {135860 529 {}} {135864 262418 {}} {135868 294935 {}} {8352 63702288 {K, N}} {8356 24630 {NM, NO_PACKING, PSIZE}} {8360 1081350 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8364 19666711 {QC_OFF, LA_OFF, SC_OFF}} {65628 52428 SC_TABLE} {65632 204 {}} {98672 4617 LA_TABLE} {98676 4361 {}} {98680 4617 {}} {98684 4362 {}} {98688 4873 {}} {98692 4361 {}} {135872 65536 QC_TABLE} {135876 141313 {}} {135880 65536 {}} {135884 141571 {}} {135888 65536 {}} {135892 138501 {}} {135896 65536 {}} {135900 140295 {}} {135904 65536 {}} {135908 134665 {}} {135912 141056 {}} {135916 132619 {}} {135920 144130 {}} {135924 139533 {}} {135928 131844 {}} {135932 133903 {}} {135936 133126 {}} {135940 132113 {}} {135944 393490 {}} {135948 426003 {}} {135952 12288 {}} {135956 65536 {}} {135960 12034 {}} {135964 65536 {}} {135968 12292 {}} {135972 65536 {}} {135976 13062 {}} {135980 65536 {}} {135984 140808 {}} {135988 65536 {}} {135992 138250 {}} {135996 65536 {}} {136000 139788 {}} {136004 5377 {}} {136008 143886 {}} {136012 2307 {}} {136016 143888 {}} {136020 8965 {}} {136024 426004 {}} {136028 262163 {}} {136032 65536 {}} {136036 9985 {}} {136040 65536 {}} {136044 10755 {}} {136048 65536 {}} {136052 9989 {}} {136056 65536 {}} {136060 4359 {}} {136064 65536 {}} {136068 1545 {}} {136072 7680 {}} {136076 4619 {}} {136080 7170 {}} {136084 5133 {}} {136088 12804 {}} {136092 3855 {}} {136096 1286 {}} {136100 10257 {}} {136104 262164 {}} {136108 426005 {}} {136112 7424 {}} {136116 65536 {}} {136120 258 {}} {136124 65536 {}} {136128 9220 {}} {136132 65536 {}} {136136 12038 {}} {136140 65536 {}} {136144 12552 {}} {136148 65536 {}} {136152 12042 {}} {136156 65536 {}} {136160 780 {}} {136164 65536 {}} {136168 8974 {}} {136172 1 {}} {136176 8720 {}} {136180 11011 {}} {136184 262162 {}} {136188 7685 {}} {136192 426006 {}} {136196 262165 {}} {136200 65536 {}} {136204 8193 {}} {136208 65536 {}} {136212 5891 {}} {136216 65536 {}} {136220 11269 {}} {136224 65536 {}} {136228 1799 {}} {136232 65536 {}} {136236 12297 {}} {136240 256 {}} {136244 1035 {}} {136248 2818 {}} {136252 2317 {}} {136256 2564 {}} {136260 4367 {}} {136264 3078 {}} {136268 4113 {}} {136272 262166 {}} {136276 426007 {}} {136280 3328 {}} {136284 65536 {}} {136288 3842 {}} {136292 65536 {}} {136296 5892 {}} {136300 65536 {}} {136304 12038 {}} {136308 65536 {}} {136312 11016 {}} {136316 65536 {}} {136320 7434 {}} {136324 65536 {}} {136328 13324 {}} {136332 1793 {}} {136336 526 {}} {136340 12035 {}} {136344 13584 {}} {136348 4101 {}} {136352 262418 {}} {136356 294935 {}} {8368 95553432 {K, N}} {8372 49233 {NM, NO_PACKING, PSIZE}} {8376 1093638 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8380 21698841 {QC_OFF, LA_OFF, SC_OFF}} {65636 52428 SC_TABLE} {65640 204 {}} {98704 3597 LA_TABLE} {98708 3341 {}} {98712 3341 {}} {98716 3086 {}} {98720 3597 {}} {98724 3085 {}} {136368 143360 QC_TABLE} {136372 138497 {}} {136376 138242 {}} {136380 141059 {}} {136384 133380 {}} {136388 146693 {}} {136392 147209 {}} {136396 142602 {}} {136400 151563 {}} {136404 140559 {}} {136408 139280 {}} {136412 136721 {}} {136416 393490 {}} {136420 393235 {}} {136424 1024 {}} {136428 12545 {}} {136432 10754 {}} {136436 12291 {}} {136440 2820 {}} {136444 7685 {}} {136448 12553 {}} {136452 4362 {}} {136456 10507 {}} {136460 140556 {}} {136464 134925 {}} {136468 13839 {}} {136472 262163 {}} {136476 393236 {}} {136480 8960 {}} {136484 19457 {}} {136488 19970 {}} {136492 13059 {}} {136496 9476 {}} {136500 8965 {}} {136504 136454 {}} {136508 135432 {}} {136512 16393 {}} {136516 15117 {}} {136520 132878 {}} {136524 8209 {}} {136528 262164 {}} {136532 393237 {}} {136536 2304 {}} {136540 16641 {}} {136544 11266 {}} {136548 2307 {}} {136552 13828 {}} {136556 14341 {}} {136560 18694 {}} {136564 139783 {}} {136568 10760 {}} {136572 8972 {}} {136576 11792 {}} {136580 10001 {}} {136584 262162 {}} {136588 262165 {}} {136592 393238 {}} {136596 768 {}} {136600 15873 {}} {136604 1794 {}} {136608 20483 {}} {136612 17412 {}} {136616 6661 {}} {136620 20487 {}} {136624 14088 {}} {136628 9226 {}} {136632 6668 {}} {136636 2318 {}} {136640 18448 {}} {136644 262166 {}} {136648 393239 {}} {136652 6656 {}} {136656 19201 {}} {136660 8450 {}} {136664 5379 {}} {136668 17668 {}} {136672 15109 {}} {136676 774 {}} {136680 9735 {}} {136684 8971 {}} {136688 15885 {}} {136692 9230 {}} {136696 6671 {}} {136700 262418 {}} {136704 262167 {}} {8384 35390088 {K, N}} {8388 12315 {NM, NO_PACKING, PSIZE}} {8392 1060868 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8396 23141147 {QC_OFF, LA_OFF, SC_OFF}} {65644 52428 SC_TABLE} {98736 3333 LA_TABLE} {98740 3333 {}} {98744 3333 {}} {98748 3333 {}} {136720 135424 QC_TABLE} {136724 134401 {}} {136728 65536 {}} {136732 65536 {}} {136736 133380 {}} {136740 131845 {}} {136744 133122 {}} {136748 136451 {}} {136752 133640 {}} {136756 131081 {}} {136760 135686 {}} {136764 134151 {}} {136768 135948 {}} {136772 131597 {}} {136776 132106 {}} {136780 134923 {}} {136784 137744 {}} {136788 135953 {}} {136792 132366 {}} {136796 133647 {}} {136800 393492 {}} {136804 426005 {}} {136808 134418 {}} {136812 134419 {}} {136816 65536 {}} {136820 3073 {}} {136824 2818 {}} {136828 65536 {}} {136832 768 {}} {136836 6405 {}} {136840 1286 {}} {136844 3587 {}} {136848 2820 {}} {136852 2313 {}} {136856 522 {}} {136860 4615 {}} {136864 8 {}} {136868 2573 {}} {136872 6158 {}} {136876 6667 {}} {136880 6668 {}} {136884 5137 {}} {136888 1042 {}} {136892 1807 {}} {136896 3600 {}} {136900 262165 {}} {136904 426006 {}} {136908 531 {}} {136912 65536 {}} {136916 65536 {}} {136920 1026 {}} {136924 771 {}} {136928 5632 {}} {136932 4097 {}} {136936 3078 {}} {136940 1287 {}} {136944 2564 {}} {136948 5381 {}} {136952 4874 {}} {136956 1291 {}} {136960 5384 {}} {136964 3593 {}} {136968 1294 {}} {136972 4623 {}} {136976 2832 {}} {136980 2061 {}} {136984 1298 {}} {136988 3859 {}} {136992 262164 {}} {136996 1297 {}} {137000 262166 {}} {137004 426007 {}} {137008 1792 {}} {137012 65536 {}} {137016 65536 {}} {137020 3587 {}} {137024 1028 {}} {137028 1793 {}} {137032 3586 {}} {137036 6151 {}} {137040 6152 {}} {137044 4101 {}} {137048 4102 {}} {137052 1803 {}} {137056 3852 {}} {137060 2569 {}} {137064 266 {}} {137068 6671 {}} {137072 2064 {}} {137076 1549 {}} {137080 2574 {}} {137084 3603 {}} {137088 262420 {}} {137092 4625 {}} {137096 5394 {}} {137100 294935 {}} {8400 70780176 {K, N}} {8404 24630 {NM, NO_PACKING, PSIZE}} {8408 1071108 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8412 24714268 {QC_OFF, LA_OFF, SC_OFF}} {65648 52428 SC_TABLE} {98752 3338 LA_TABLE} {98756 3082 {}} {98760 3338 {}} {98764 3082 {}} {137104 143360 QC_TABLE} {137108 65536 {}} {137112 140546 {}} {137116 138497 {}} {137120 131588 {}} {137124 144387 {}} {137128 132614 {}} {137132 135173 {}} {137136 144648 {}} {137140 134663 {}} {137144 139786 {}} {137148 139017 {}} {137152 135692 {}} {137156 132363 {}} {137160 144654 {}} {137164 141837 {}} {137168 142608 {}} {137172 139023 {}} {137176 142866 {}} {137180 144403 {}} {137184 393492 {}} {137188 426005 {}} {137192 4352 {}} {137196 65536 {}} {137200 7682 {}} {137204 1025 {}} {137208 11012 {}} {137212 1795 {}} {137216 6150 {}} {137220 2821 {}} {137224 3592 {}} {137228 1543 {}} {137232 1546 {}} {137236 5385 {}} {137240 4364 {}} {137244 9995 {}} {137248 12046 {}} {137252 10253 {}} {137256 3856 {}} {137260 1807 {}} {137264 4882 {}} {137268 141585 {}} {137272 426006 {}} {137276 262165 {}} {137280 1792 {}} {137284 513 {}} {137288 13058 {}} {137292 7939 {}} {137296 11780 {}} {137300 5893 {}} {137304 4102 {}} {137308 2823 {}} {137312 13576 {}} {137316 10249 {}} {137320 2570 {}} {137324 1803 {}} {137328 11788 {}} {137332 13581 {}} {137336 8462 {}} {137340 8975 {}} {137344 8978 {}} {137348 6417 {}} {137352 262164 {}} {137356 9747 {}} {137360 262166 {}} {137364 426007 {}} {137368 65536 {}} {137372 12289 {}} {137376 4864 {}} {137380 259 {}} {137384 10498 {}} {137388 1797 {}} {137392 2564 {}} {137396 12039 {}} {137400 9222 {}} {137404 7433 {}} {137408 1288 {}} {137412 13323 {}} {137416 13322 {}} {137420 2573 {}} {137424 7948 {}} {137428 1551 {}} {137432 6670 {}} {137436 529 {}} {137440 784 {}} {137444 13075 {}} {137448 262420 {}} {137452 294935 {}} {8416 106170264 {K, N}} {8420 49233 {NM, NO_PACKING, PSIZE}} {8424 1089540 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8428 26156317 {QC_OFF, LA_OFF, SC_OFF}} {65652 52428 SC_TABLE} {98768 3091 LA_TABLE} {98772 3347 {}} {98776 3347 {}} {98780 3346 {}} {137456 134400 QC_TABLE} {137460 143361 {}} {137464 151554 {}} {137468 147971 {}} {137472 132100 {}} {137476 150021 {}} {137480 132870 {}} {137484 138759 {}} {137488 150536 {}} {137492 144393 {}} {137496 140554 {}} {137500 146443 {}} {137504 143629 {}} {137508 149774 {}} {137512 139023 {}} {137516 150032 {}} {137520 149777 {}} {137524 136978 {}} {137528 393492 {}} {137532 393237 {}} {137536 17664 {}} {137540 16129 {}} {137544 18946 {}} {137548 14339 {}} {137552 16388 {}} {137556 19717 {}} {137560 14598 {}} {137564 16647 {}} {137568 1544 {}} {137572 4105 {}} {137576 13066 {}} {137580 147468 {}} {137584 17422 {}} {137588 2319 {}} {137592 12304 {}} {137596 15889 {}} {137600 13842 {}} {137604 138003 {}} {137608 262165 {}} {137612 393238 {}} {137616 13056 {}} {137620 3841 {}} {137624 2 {}} {137628 20483 {}} {137632 6148 {}} {137636 6405 {}} {137640 10758 {}} {137644 13831 {}} {137648 11272 {}} {137652 18185 {}} {137656 18186 {}} {137660 2315 {}} {137664 17164 {}} {137668 8973 {}} {137672 14863 {}} {137676 7441 {}} {137680 13587 {}} {137684 262164 {}} {137688 262166 {}} {137692 393239 {}} {137696 4096 {}} {137700 7425 {}} {137704 9218 {}} {137708 10499 {}} {137712 11268 {}} {137716 14341 {}} {137720 15110 {}} {137724 9479 {}} {137728 12808 {}} {137732 6153 {}} {137736 16651 {}} {137740 1036 {}} {137744 16653 {}} {137748 13326 {}} {137752 1040 {}} {137756 18706 {}} {137760 13331 {}} {137764 262420 {}} {137768 262167 {}} {8432 46138176 {K, N}} {8436 14368 {NM, NO_PACKING, PSIZE}} {8440 1060868 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8444 27467294 {QC_OFF, LA_OFF, SC_OFF}} {65656 52428 SC_TABLE} {98784 4100 LA_TABLE} {98788 3333 {}} {98792 3589 {}} {98796 3333 {}} {137776 65536 QC_TABLE} {137780 132353 {}} {137784 131586 {}} {137788 139011 {}} {137792 137728 {}} {137796 132101 {}} {137800 133638 {}} {137804 134667 {}} {137808 139020 {}} {137812 137993 {}} {137816 132362 {}} {137820 131855 {}} {137824 136976 {}} {137828 133389 {}} {137832 138770 {}} {137836 131859 {}} {137840 134932 {}} {137844 139029 {}} {137848 393494 {}} {137852 426007 {}} {137856 512 {}} {137860 65536 {}} {137864 65536 {}} {137868 5379 {}} {137872 138244 {}} {137876 65536 {}} {137880 65536 {}} {137884 138759 {}} {137888 133128 {}} {137892 1797 {}} {137896 65536 {}} {137900 7179 {}} {137904 1548 {}} {137908 3337 {}} {137912 3842 {}} {137916 1039 {}} {137920 3600 {}} {137924 138001 {}} {137928 134414 {}} {137932 7955 {}} {137936 426008 {}} {137940 7189 {}} {137944 262166 {}} {137948 262167 {}} {137952 65536 {}} {137956 3841 {}} {137960 65536 {}} {137964 65536 {}} {137968 2560 {}} {137972 5381 {}} {137976 6402 {}} {137980 65536 {}} {137984 7940 {}} {137988 7945 {}} {137992 7430 {}} {137996 65536 {}} {138000 4360 {}} {138004 3597 {}} {138008 1802 {}} {138012 1287 {}} {138016 5396 {}} {138020 5393 {}} {138024 270 {}} {138028 271 {}} {138032 262168 {}} {138036 426009 {}} {138040 3346 {}} {138044 6931 {}} {138048 6400 {}} {138052 65536 {}} {138056 65536 {}} {138060 65536 {}} {138064 5124 {}} {138068 6401 {}} {138072 5638 {}} {138076 65536 {}} {138080 4872 {}} {138084 6925 {}} {138088 2058 {}} {138092 65536 {}} {138096 5644 {}} {138100 3089 {}} {138104 4878 {}} {138108 5123 {}} {138112 4112 {}} {138116 3093 {}} {138120 5138 {}} {138124 775 {}} {138128 4116 {}} {138132 294937 {}} {138136 262422 {}} {138140 5643 {}} {8448 92276352 {K, N}} {8452 26688 {NM, NO_PACKING, PSIZE}} {8456 1071108 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8460 28974879 {QC_OFF, LA_OFF, SC_OFF}} {65660 52428 SC_TABLE} {98800 3849 LA_TABLE} {98804 3337 {}} {98808 3337 {}} {98812 3338 {}} {138144 65536 QC_TABLE} {138148 132353 {}} {138152 145920 {}} {138156 139011 {}} {138160 139778 {}} {138164 140293 {}} {138168 133638 {}} {138172 146185 {}} {138176 140554 {}} {138180 142859 {}} {138184 147212 {}} {138188 133389 {}} {138192 136976 {}} {138196 131855 {}} {138200 146962 {}} {138204 140051 {}} {138208 143124 {}} {138212 139029 {}} {138216 393494 {}} {138220 426007 {}} {138224 65536 {}} {138228 13571 {}} {138232 512 {}} {138236 1797 {}} {138240 12034 {}} {138244 138759 {}} {138248 146436 {}} {138252 11529 {}} {138256 141320 {}} {138260 7179 {}} {138264 9740 {}} {138268 1039 {}} {138272 142606 {}} {138276 138001 {}} {138280 3600 {}} {138284 16147 {}} {138288 262166 {}} {138292 7189 {}} {138296 426008 {}} {138300 262167 {}} {138304 10752 {}} {138308 65536 {}} {138312 14594 {}} {138316 12033 {}} {138320 16132 {}} {138324 13573 {}} {138328 7430 {}} {138332 9479 {}} {138336 12552 {}} {138340 7945 {}} {138344 9994 {}} {138348 3597 {}} {138352 8462 {}} {138356 8463 {}} {138360 3346 {}} {138364 13585 {}} {138368 13588 {}} {138372 15123 {}} {138376 262168 {}} {138380 426009 {}} {138384 14592 {}} {138388 65536 {}} {138392 5124 {}} {138396 65536 {}} {138400 5638 {}} {138404 65536 {}} {138408 13064 {}} {138412 6401 {}} {138416 2058 {}} {138420 5123 {}} {138424 13836 {}} {138428 775 {}} {138432 4878 {}} {138436 5643 {}} {138440 12304 {}} {138444 6925 {}} {138448 13330 {}} {138452 3089 {}} {138456 4116 {}} {138460 3093 {}} {138464 262422 {}} {138468 294937 {}} {8464 184552704 {K, N}} {8468 53376 {NM, NO_PACKING, PSIZE}} {8472 1087492 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8476 30351392 {QC_OFF, LA_OFF, SC_OFF}} {65664 52428 SC_TABLE} {98816 3346 LA_TABLE} {98820 3346 {}} {98824 3346 {}} {98828 3602 {}} {138480 162304 QC_TABLE} {138484 148737 {}} {138488 156162 {}} {138492 139011 {}} {138496 156677 {}} {138500 133638 {}} {138504 146185 {}} {138508 156938 {}} {138512 159243 {}} {138516 147212 {}} {138520 133389 {}} {138524 148239 {}} {138528 136976 {}} {138532 146962 {}} {138536 140051 {}} {138540 159508 {}} {138544 139029 {}} {138548 393494 {}} {138552 393239 {}} {138556 512 {}} {138560 28418 {}} {138564 29955 {}} {138568 162820 {}} {138572 18181 {}} {138576 155143 {}} {138580 157704 {}} {138584 11529 {}} {138588 23563 {}} {138592 26124 {}} {138596 158990 {}} {138600 1039 {}} {138604 3600 {}} {138608 138001 {}} {138612 32531 {}} {138616 7189 {}} {138620 262166 {}} {138624 262167 {}} {138628 393240 {}} {138632 27136 {}} {138636 28417 {}} {138640 14594 {}} {138644 16132 {}} {138648 29957 {}} {138652 23814 {}} {138656 25863 {}} {138660 12552 {}} {138664 24329 {}} {138668 9994 {}} {138672 3597 {}} {138676 24846 {}} {138680 24847 {}} {138684 29969 {}} {138688 19730 {}} {138692 31507 {}} {138696 29972 {}} {138700 262168 {}} {138704 393241 {}} {138708 30976 {}} {138712 22785 {}} {138716 21507 {}} {138720 5124 {}} {138724 5638 {}} {138728 775 {}} {138732 29448 {}} {138736 2058 {}} {138740 22027 {}} {138744 30220 {}} {138748 23309 {}} {138752 21262 {}} {138756 28688 {}} {138760 19473 {}} {138764 29714 {}} {138768 4116 {}} {138772 3093 {}} {138776 262422 {}} {138780 262169 {}} {8480 369105408 {K, N}} {8484 106752 {NM, NO_PACKING, PSIZE}} {8488 1087492 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8492 31596833 {QC_OFF, LA_OFF, SC_OFF}} {65668 52428 SC_TABLE} {98832 3858 LA_TABLE} {98836 3858 {}} {98840 3858 {}} {98844 4370 {}} {138784 195072 QC_TABLE} {138788 148737 {}} {138792 188930 {}} {138796 171779 {}} {138800 156677 {}} {138804 133638 {}} {138808 146185 {}} {138812 189706 {}} {138816 159243 {}} {138820 179980 {}} {138824 133389 {}} {138828 181007 {}} {138832 136976 {}} {138836 179730 {}} {138840 140051 {}} {138844 192276 {}} {138848 139029 {}} {138852 393494 {}} {138856 393239 {}} {138860 512 {}} {138864 61186 {}} {138868 29955 {}} {138872 162820 {}} {138876 18181 {}} {138880 187911 {}} {138884 157704 {}} {138888 44297 {}} {138892 56331 {}} {138896 26124 {}} {138900 158990 {}} {138904 33807 {}} {138908 36368 {}} {138912 170769 {}} {138916 65299 {}} {138920 7189 {}} {138924 262166 {}} {138928 262167 {}} {138932 393240 {}} {138936 27136 {}} {138940 28417 {}} {138944 47362 {}} {138948 16132 {}} {138952 29957 {}} {138956 23814 {}} {138960 58631 {}} {138964 45320 {}} {138968 24329 {}} {138972 9994 {}} {138976 36365 {}} {138980 57614 {}} {138984 57615 {}} {138988 62737 {}} {138992 52498 {}} {138996 64275 {}} {139000 29972 {}} {139004 262168 {}} {139008 393241 {}} {139012 30976 {}} {139016 22785 {}} {139020 21507 {}} {139024 5124 {}} {139028 38406 {}} {139032 33543 {}} {139036 62216 {}} {139040 34826 {}} {139044 22027 {}} {139048 62988 {}} {139052 56077 {}} {139056 54030 {}} {139060 61456 {}} {139064 19473 {}} {139068 62482 {}} {139072 36884 {}} {139076 3093 {}} {139080 262422 {}} {139084 262169 {}} {8496 553658112 {K, N}} {8500 160128 {NM, NO_PACKING, PSIZE}} {8504 1087492 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8508 32842274 {QC_OFF, LA_OFF, SC_OFF}} {65672 52428 SC_TABLE} {98848 4370 LA_TABLE} {98852 4370 {}} {98856 4370 {}} {98860 5138 {}} {139088 209664 QC_TABLE} {139092 135937 {}} {139096 143874 {}} {139100 225539 {}} {139104 177413 {}} {139108 186374 {}} {139112 212233 {}} {139116 204810 {}} {139120 158987 {}} {139124 135436 {}} {139128 222477 {}} {139132 186127 {}} {139136 158224 {}} {139140 193042 {}} {139144 177171 {}} {139148 215572 {}} {139152 219669 {}} {139156 393494 {}} {139160 393239 {}} {139164 19456 {}} {139168 19458 {}} {139172 18691 {}} {139176 204804 {}} {139180 36869 {}} {139184 215815 {}} {139188 215816 {}} {139192 45577 {}} {139196 75531 {}} {139200 87564 {}} {139204 186638 {}} {139208 25359 {}} {139212 90640 {}} {139216 160273 {}} {139220 84755 {}} {139224 28693 {}} {139228 262166 {}} {139232 262167 {}} {139236 393240 {}} {139240 52480 {}} {139244 64001 {}} {139248 83970 {}} {139252 84996 {}} {139256 65541 {}} {139260 41222 {}} {139264 68359 {}} {139268 40968 {}} {139272 16137 {}} {139276 33034 {}} {139280 51213 {}} {139284 22542 {}} {139288 13583 {}} {139292 33553 {}} {139296 61458 {}} {139300 52499 {}} {139304 3348 {}} {139308 262168 {}} {139312 393241 {}} {139316 70656 {}} {139320 22273 {}} {139324 3 {}} {139328 70404 {}} {139332 50950 {}} {139336 39175 {}} {139340 14344 {}} {139344 33802 {}} {139348 78091 {}} {139352 59148 {}} {139356 87309 {}} {139360 54286 {}} {139364 77840 {}} {139368 76817 {}} {139372 69394 {}} {139376 10004 {}} {139380 91413 {}} {139384 262422 {}} {139388 262169 {}} {8512 46138208 {K, N}} {8516 14368 {NM, NO_PACKING, PSIZE}} {8520 1062917 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8524 34087715 {QC_OFF, LA_OFF, SC_OFF}} {65676 52428 SC_TABLE} {65680 12 {}} {98864 3588 LA_TABLE} {98868 3333 {}} {98872 3589 {}} {98876 3333 {}} {98880 2818 {}} {139392 65536 QC_TABLE} {139396 132353 {}} {139400 131586 {}} {139404 139011 {}} {139408 137728 {}} {139412 132101 {}} {139416 133638 {}} {139420 134667 {}} {139424 139020 {}} {139428 137993 {}} {139432 132362 {}} {139436 131855 {}} {139440 136976 {}} {139444 133389 {}} {139448 138770 {}} {139452 131859 {}} {139456 134932 {}} {139460 139029 {}} {139464 393494 {}} {139468 426007 {}} {139472 512 {}} {139476 65536 {}} {139480 65536 {}} {139484 5379 {}} {139488 138244 {}} {139492 65536 {}} {139496 65536 {}} {139500 138759 {}} {139504 133128 {}} {139508 1797 {}} {139512 65536 {}} {139516 7179 {}} {139520 1548 {}} {139524 3337 {}} {139528 3842 {}} {139532 1039 {}} {139536 3600 {}} {139540 138001 {}} {139544 134414 {}} {139548 7955 {}} {139552 426008 {}} {139556 7189 {}} {139560 262166 {}} {139564 262167 {}} {139568 65536 {}} {139572 3841 {}} {139576 65536 {}} {139580 65536 {}} {139584 2560 {}} {139588 5381 {}} {139592 6402 {}} {139596 65536 {}} {139600 7940 {}} {139604 7945 {}} {139608 7430 {}} {139612 65536 {}} {139616 4360 {}} {139620 3597 {}} {139624 1802 {}} {139628 1287 {}} {139632 5396 {}} {139636 5393 {}} {139640 270 {}} {139644 271 {}} {139648 262168 {}} {139652 426009 {}} {139656 3346 {}} {139660 6931 {}} {139664 6400 {}} {139668 65536 {}} {139672 65536 {}} {139676 65536 {}} {139680 5124 {}} {139684 6401 {}} {139688 5638 {}} {139692 65536 {}} {139696 4872 {}} {139700 6925 {}} {139704 2058 {}} {139708 65536 {}} {139712 5644 {}} {139716 3089 {}} {139720 4878 {}} {139724 5123 {}} {139728 4112 {}} {139732 3093 {}} {139736 5138 {}} {139740 775 {}} {139744 4116 {}} {139748 294937 {}} {139752 262422 {}} {139756 5643 {}} {139760 65536 {}} {139764 65536 {}} {139768 65536 {}} {139772 65536 {}} {139776 65536 {}} {139780 65536 {}} {139784 65536 {}} {139788 65536 {}} {139792 7424 {}} {139796 1537 {}} {139800 426010 {}} {139804 65536 {}} {8528 553658496 {K, N}} {8532 166272 {NM, NO_PACKING, PSIZE}} {8536 1089541 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8540 35792165 {QC_OFF, LA_OFF, SC_OFF}} {65684 52428 SC_TABLE} {65688 12 {}} {98896 12306 LA_TABLE} {98900 4370 {}} {98904 4370 {}} {98908 5138 {}} {98912 3586 {}} {139808 209664 QC_TABLE} {139812 135937 {}} {139816 143874 {}} {139820 225539 {}} {139824 177413 {}} {139828 186374 {}} {139832 212233 {}} {139836 204810 {}} {139840 158987 {}} {139844 135436 {}} {139848 222477 {}} {139852 186127 {}} {139856 158224 {}} {139860 193042 {}} {139864 177171 {}} {139868 215572 {}} {139872 219669 {}} {139876 393494 {}} {139880 393239 {}} {139884 19456 {}} {139888 19458 {}} {139892 18691 {}} {139896 204804 {}} {139900 36869 {}} {139904 215815 {}} {139908 215816 {}} {139912 45577 {}} {139916 75531 {}} {139920 87564 {}} {139924 186638 {}} {139928 25359 {}} {139932 90640 {}} {139936 160273 {}} {139940 84755 {}} {139944 28693 {}} {139948 262166 {}} {139952 262167 {}} {139956 393240 {}} {139960 52480 {}} {139964 64001 {}} {139968 83970 {}} {139972 84996 {}} {139976 65541 {}} {139980 41222 {}} {139984 68359 {}} {139988 40968 {}} {139992 16137 {}} {139996 33034 {}} {140000 51213 {}} {140004 22542 {}} {140008 13583 {}} {140012 33553 {}} {140016 61458 {}} {140020 52499 {}} {140024 3348 {}} {140028 262168 {}} {140032 393241 {}} {140036 70656 {}} {140040 22273 {}} {140044 3 {}} {140048 70404 {}} {140052 50950 {}} {140056 39175 {}} {140060 14344 {}} {140064 33802 {}} {140068 78091 {}} {140072 59148 {}} {140076 87309 {}} {140080 54286 {}} {140084 77840 {}} {140088 76817 {}} {140092 69394 {}} {140096 10004 {}} {140100 91413 {}} {140104 262422 {}} {140108 262169 {}} {140112 84992 {}} {140116 46337 {}} {140120 393242 {}} {8544 46139520 {K, N}} {8548 34848 {NM, NO_PACKING, PSIZE}} {8552 1128494 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8556 37103399 {QC_OFF, LA_OFF, SC_OFF}} {65692 52428 SC_TABLE} {65696 52428 {}} {65700 52428 {}} {65704 52428 {}} {65708 52428 {}} {65712 52428 {}} {65716 52428 {}} {65720 52428 {}} {65724 52428 {}} {65728 52428 {}} {65732 52428 {}} {65736 204 {}} {98928 3588 LA_TABLE} {98932 3333 {}} {98936 3589 {}} {98940 3333 {}} {98944 2818 {}} {98948 3586 {}} {98952 3074 {}} {98956 3074 {}} {98960 3075 {}} {98964 3586 {}} {98968 2562 {}} {98972 3586 {}} {98976 2818 {}} {98980 3075 {}} {98984 3587 {}} {98988 2307 {}} {98992 2562 {}} {98996 258 {}} {99000 2306 {}} {99004 3074 {}} {99008 2818 {}} {99012 2 {}} {99016 2818 {}} {99020 2 {}} {99024 2050 {}} {99028 2 {}} {99032 2562 {}} {99036 2 {}} {99040 2050 {}} {99044 258 {}} {99048 2306 {}} {99052 258 {}} {99056 2050 {}} {99060 2 {}} {99064 2050 {}} {99068 258 {}} {99072 2050 {}} {99076 258 {}} {99080 2562 {}} {99084 2 {}} {99088 2050 {}} {99092 258 {}} {99096 2307 {}} {99100 2 {}} {99104 1794 {}} {99108 258 {}} {140128 65536 QC_TABLE} {140132 132353 {}} {140136 131586 {}} {140140 139011 {}} {140144 137728 {}} {140148 132101 {}} {140152 133638 {}} {140156 134667 {}} {140160 139020 {}} {140164 137993 {}} {140168 132362 {}} {140172 131855 {}} {140176 136976 {}} {140180 133389 {}} {140184 138770 {}} {140188 131859 {}} {140192 134932 {}} {140196 139029 {}} {140200 393494 {}} {140204 426007 {}} {140208 512 {}} {140212 65536 {}} {140216 65536 {}} {140220 5379 {}} {140224 138244 {}} {140228 65536 {}} {140232 65536 {}} {140236 138759 {}} {140240 133128 {}} {140244 1797 {}} {140248 65536 {}} {140252 7179 {}} {140256 1548 {}} {140260 3337 {}} {140264 3842 {}} {140268 1039 {}} {140272 3600 {}} {140276 138001 {}} {140280 134414 {}} {140284 7955 {}} {140288 426008 {}} {140292 7189 {}} {140296 262166 {}} {140300 262167 {}} {140304 65536 {}} {140308 3841 {}} {140312 65536 {}} {140316 65536 {}} {140320 2560 {}} {140324 5381 {}} {140328 6402 {}} {140332 65536 {}} {140336 7940 {}} {140340 7945 {}} {140344 7430 {}} {140348 65536 {}} {140352 4360 {}} {140356 3597 {}} {140360 1802 {}} {140364 1287 {}} {140368 5396 {}} {140372 5393 {}} {140376 270 {}} {140380 271 {}} {140384 262168 {}} {140388 426009 {}} {140392 3346 {}} {140396 6931 {}} {140400 6400 {}} {140404 65536 {}} {140408 65536 {}} {140412 65536 {}} {140416 5124 {}} {140420 6401 {}} {140424 5638 {}} {140428 65536 {}} {140432 4872 {}} {140436 6925 {}} {140440 2058 {}} {140444 65536 {}} {140448 5644 {}} {140452 3089 {}} {140456 4878 {}} {140460 5123 {}} {140464 4112 {}} {140468 3093 {}} {140472 5138 {}} {140476 775 {}} {140480 4116 {}} {140484 294937 {}} {140488 262422 {}} {140492 5643 {}} {140496 65536 {}} {140500 65536 {}} {140504 65536 {}} {140508 65536 {}} {140512 65536 {}} {140516 65536 {}} {140520 65536 {}} {140524 65536 {}} {140528 7424 {}} {140532 1537 {}} {140536 426010 {}} {140540 65536 {}} {140544 3328 {}} {140548 65536 {}} {140552 65536 {}} {140556 65536 {}} {140560 1804 {}} {140564 3073 {}} {140568 65536 {}} {140572 515 {}} {140576 7184 {}} {140580 6933 {}} {140584 267030 {}} {140588 426011 {}} {140592 5888 {}} {140596 65536 {}} {140600 5638 {}} {140604 65536 {}} {140608 4884 {}} {140612 5133 {}} {140616 7178 {}} {140620 65536 {}} {140624 426012 {}} {140628 2833 {}} {140632 7442 {}} {140636 779 {}} {140640 7168 {}} {140644 65536 {}} {140648 65536 {}} {140652 65536 {}} {140656 7940 {}} {140660 3073 {}} {140664 65536 {}} {140668 65536 {}} {140672 1800 {}} {140676 426013 {}} {140680 2062 {}} {140684 7943 {}} {140688 4096 {}} {140692 65536 {}} {140696 65536 {}} {140700 65536 {}} {140704 4876 {}} {140708 65536 {}} {140712 65536 {}} {140716 65536 {}} {140720 1552 {}} {140724 1025 {}} {140728 266518 {}} {140732 1795 {}} {140736 268824 {}} {140740 3349 {}} {140744 426014 {}} {140748 1043 {}} {140752 65536 {}} {140756 5633 {}} {140760 65536 {}} {140764 65536 {}} {140768 1792 {}} {140772 3597 {}} {140776 3338 {}} {140780 5387 {}} {140784 6164 {}} {140788 3601 {}} {140792 7442 {}} {140796 426015 {}} {140800 1796 {}} {140804 65536 {}} {140808 65536 {}} {140812 65536 {}} {140816 4360 {}} {140820 65536 {}} {140824 5378 {}} {140828 65536 {}} {140832 426016 {}} {140836 513 {}} {140840 6670 {}} {140844 7 {}} {140848 3328 {}} {140852 2305 {}} {140856 65536 {}} {140860 65536 {}} {140864 4876 {}} {140868 3605 {}} {140872 65536 {}} {140876 65536 {}} {140880 5648 {}} {140884 426017 {}} {140888 269334 {}} {140892 267799 {}} {140896 65536 {}} {140900 65536 {}} {140904 5386 {}} {140908 65536 {}} {140912 65536 {}} {140916 2561 {}} {140920 1810 {}} {140924 65536 {}} {140928 0 {}} {140932 2573 {}} {140936 426018 {}} {140940 11 {}} {140944 65536 {}} {140948 65536 {}} {140952 65536 {}} {140956 6147 {}} {140960 65536 {}} {140964 65536 {}} {140968 65536 {}} {140972 5895 {}} {140976 4352 {}} {140980 65536 {}} {140984 65536 {}} {140988 269847 {}} {140992 6420 {}} {140996 65536 {}} {141000 65536 {}} {141004 426019 {}} {141008 3584 {}} {141012 65536 {}} {141016 65536 {}} {141020 65536 {}} {141024 5900 {}} {141028 65536 {}} {141032 65536 {}} {141036 65536 {}} {141040 7952 {}} {141044 4113 {}} {141048 65536 {}} {141052 65536 {}} {141056 426020 {}} {141060 1301 {}} {141064 65536 {}} {141068 3599 {}} {141072 65536 {}} {141076 1 {}} {141080 65536 {}} {141084 65536 {}} {141088 65536 {}} {141092 7949 {}} {141096 65536 {}} {141100 65536 {}} {141104 65536 {}} {141108 267033 {}} {141112 266 {}} {141116 65536 {}} {141120 2048 {}} {141124 426021 {}} {141128 2834 {}} {141132 65536 {}} {141136 65536 {}} {141140 65536 {}} {141144 65536 {}} {141148 65536 {}} {141152 65536 {}} {141156 65536 {}} {141160 268822 {}} {141164 4355 {}} {141168 4884 {}} {141172 1 {}} {141176 426022 {}} {141180 4363 {}} {141184 65536 {}} {141188 65536 {}} {141192 65536 {}} {141196 65536 {}} {141200 1792 {}} {141204 273 {}} {141208 65536 {}} {141212 65536 {}} {141216 6928 {}} {141220 4117 {}} {141224 1038 {}} {141228 426023 {}} {141232 65536 {}} {141236 65536 {}} {141240 65536 {}} {141244 65536 {}} {141248 2316 {}} {141252 2561 {}} {141256 65536 {}} {141260 65536 {}} {141264 426024 {}} {141268 2061 {}} {141272 6930 {}} {141276 4883 {}} {141280 65536 {}} {141284 65536 {}} {141288 65536 {}} {141292 65536 {}} {141296 7168 {}} {141300 2305 {}} {141304 65536 {}} {141308 65536 {}} {141312 7944 {}} {141316 426025 {}} {141320 10 {}} {141324 2055 {}} {141328 65536 {}} {141332 65536 {}} {141336 65536 {}} {141340 65536 {}} {141344 65536 {}} {141348 65536 {}} {141352 262166 {}} {141356 6659 {}} {141360 5888 {}} {141364 6409 {}} {141368 426026 {}} {141372 3851 {}} {141376 65536 {}} {141380 6401 {}} {141384 65536 {}} {141388 65536 {}} {141392 3344 {}} {141396 6405 {}} {141400 65536 {}} {141404 65536 {}} {141408 788 {}} {141412 2837 {}} {141416 65536 {}} {141420 426027 {}} {141424 0 {}} {141428 65536 {}} {141432 65536 {}} {141436 65536 {}} {141440 3596 {}} {141444 7181 {}} {141448 65536 {}} {141452 65536 {}} {141456 426028 {}} {141460 7697 {}} {141464 65536 {}} {141468 65536 {}} {141472 65536 {}} {141476 65536 {}} {141480 4866 {}} {141484 65536 {}} {141488 65536 {}} {141492 7169 {}} {141496 2570 {}} {141500 65536 {}} {141504 65536 {}} {141508 426029 {}} {141512 6162 {}} {141516 65536 {}} {141520 65536 {}} {141524 65536 {}} {141528 65536 {}} {141532 65536 {}} {141536 4096 {}} {141540 65536 {}} {141544 269846 {}} {141548 5635 {}} {141552 3076 {}} {141556 65536 {}} {141560 426030 {}} {141564 5131 {}} {141568 65536 {}} {141572 65536 {}} {141576 65536 {}} {141580 65536 {}} {141584 65536 {}} {141588 65536 {}} {141592 2054 {}} {141596 5127 {}} {141600 65536 {}} {141604 5889 {}} {141608 5646 {}} {141612 426031 {}} {141616 768 {}} {141620 65536 {}} {141624 65536 {}} {141628 65536 {}} {141632 5892 {}} {141636 65536 {}} {141640 65536 {}} {141644 65536 {}} {141648 426032 {}} {141652 65536 {}} {141656 4866 {}} {141660 7439 {}} {141664 65536 {}} {141668 65536 {}} {141672 65536 {}} {141676 65536 {}} {141680 65536 {}} {141684 6401 {}} {141688 65536 {}} {141692 65536 {}} {141696 520 {}} {141700 426033 {}} {141704 2054 {}} {141708 65536 {}} {141712 65536 {}} {141716 65536 {}} {141720 65536 {}} {141724 65536 {}} {141728 0 {}} {141732 65536 {}} {141736 65536 {}} {141740 65536 {}} {141744 1284 {}} {141748 7957 {}} {141752 426034 {}} {141756 5395 {}} {141760 65536 {}} {141764 65536 {}} {141768 65536 {}} {141772 65536 {}} {141776 65536 {}} {141780 5633 {}} {141784 3086 {}} {141788 65536 {}} {141792 65536 {}} {141796 263705 {}} {141800 5138 {}} {141804 426035 {}} {141808 6144 {}} {141812 65536 {}} {141816 65536 {}} {141820 65536 {}} {141824 264472 {}} {141828 65536 {}} {141832 65536 {}} {141836 65536 {}} {141840 426036 {}} {141844 6157 {}} {141848 2314 {}} {141852 65536 {}} {141856 65536 {}} {141860 7937 {}} {141864 65536 {}} {141868 65536 {}} {141872 65536 {}} {141876 269593 {}} {141880 65536 {}} {141884 65536 {}} {141888 65536 {}} {141892 426037 {}} {141896 265238 {}} {141900 4359 {}} {141904 7424 {}} {141908 65536 {}} {141912 65536 {}} {141916 65536 {}} {141920 4108 {}} {141924 65536 {}} {141928 1806 {}} {141932 65536 {}} {141936 268568 {}} {141940 65536 {}} {141944 426038 {}} {141948 65536 {}} {141952 65536 {}} {141956 65536 {}} {141960 65536 {}} {141964 65536 {}} {141968 65536 {}} {141972 513 {}} {141976 65536 {}} {141980 2315 {}} {141984 65536 {}} {141988 4885 {}} {141992 6914 {}} {141996 426039 {}} {142000 65536 {}} {142004 65536 {}} {142008 65536 {}} {142012 65536 {}} {142016 7936 {}} {142020 65536 {}} {142024 65536 {}} {142028 1799 {}} {142032 426040 {}} {142036 7953 {}} {142040 65536 {}} {142044 1039 {}} {142048 65536 {}} {142052 65536 {}} {142056 65536 {}} {142060 65536 {}} {142064 65536 {}} {142068 257 {}} {142072 1286 {}} {142076 65536 {}} {142080 3852 {}} {142084 426041 {}} {142088 263958 {}} {142092 65536 {}} {142096 65536 {}} {142100 65536 {}} {142104 2318 {}} {142108 65536 {}} {142112 65536 {}} {142116 65536 {}} {142120 6162 {}} {142124 65536 {}} {142128 1280 {}} {142132 65536 {}} {142136 426042 {}} {142140 4879 {}} {142144 65536 {}} {142148 65536 {}} {142152 65536 {}} {142156 65536 {}} {142160 65536 {}} {142164 1537 {}} {142168 65536 {}} {142172 268823 {}} {142176 65536 {}} {142180 7181 {}} {142184 65536 {}} {142188 426043 {}} {142192 1792 {}} {142196 65536 {}} {142200 65536 {}} {142204 65536 {}} {142208 780 {}} {142212 65536 {}} {142216 65536 {}} {142220 65536 {}} {142224 426044 {}} {142228 5897 {}} {142232 7434 {}} {142236 65536 {}} {142240 65536 {}} {142244 65536 {}} {142248 65536 {}} {142252 2819 {}} {142256 65536 {}} {142260 3329 {}} {142264 65536 {}} {142268 5383 {}} {142272 65536 {}} {142276 426045 {}} {142280 65536 {}} {142284 19 {}} {142288 65536 {}} {142292 65536 {}} {142296 65536 {}} {142300 65536 {}} {142304 7424 {}} {142308 65536 {}} {142312 65536 {}} {142316 65536 {}} {142320 2312 {}} {142324 5393 {}} {142328 426046 {}} {142332 65536 {}} {142336 65536 {}} {142340 65536 {}} {142344 65536 {}} {142348 65536 {}} {142352 65536 {}} {142356 1793 {}} {142360 65536 {}} {142364 3331 {}} {142368 65536 {}} {142372 2825 {}} {142376 5906 {}} {142380 426047 {}} {142384 5376 {}} {142388 65536 {}} {142392 65536 {}} {142396 65536 {}} {142400 7428 {}} {142404 65536 {}} {142408 65536 {}} {142412 65536 {}} {142416 264472 {}} {142420 65536 {}} {142424 65536 {}} {142428 65536 {}} {142432 426048 {}} {142436 65536 {}} {142440 65536 {}} {142444 65536 {}} {142448 65536 {}} {142452 5889 {}} {142456 65536 {}} {142460 65536 {}} {142464 65536 {}} {142468 264985 {}} {142472 65536 {}} {142476 65536 {}} {142480 784 {}} {142484 426049 {}} {142488 3346 {}} {142492 65536 {}} {142496 65536 {}} {142500 65536 {}} {142504 65536 {}} {142508 65536 {}} {142512 65536 {}} {142516 65536 {}} {142520 265494 {}} {142524 65536 {}} {142528 2816 {}} {142532 777 {}} {142536 426050 {}} {142540 7431 {}} {142544 65536 {}} {142548 65536 {}} {142552 65536 {}} {142556 65536 {}} {142560 65536 {}} {142564 65536 {}} {142568 5894 {}} {142572 65536 {}} {142576 65536 {}} {142580 5377 {}} {142584 1802 {}} {142588 426051 {}} {8560 553674240 {K, N}} {8564 418176 {NM, NO_PACKING, PSIZE}} {8568 1210414 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8572 47199027 {QC_OFF, LA_OFF, SC_OFF}} {65740 52428 SC_TABLE} {65744 52428 {}} {65748 52428 {}} {65752 52428 {}} {65756 52428 {}} {65760 52428 {}} {65764 52428 {}} {65768 52428 {}} {65772 52428 {}} {65776 52428 {}} {65780 52428 {}} {65784 204 {}} {99120 3602 LA_TABLE} {99124 4370 {}} {99128 4370 {}} {99132 5138 {}} {99136 3586 {}} {99140 12295 {}} {99144 3592 {}} {99148 3590 {}} {99152 3593 {}} {99156 3592 {}} {99160 4358 {}} {99164 2823 {}} {99168 3590 {}} {99172 3589 {}} {99176 3590 {}} {99180 3590 {}} {99184 4357 {}} {99188 5 {}} {99192 5 {}} {99196 2821 {}} {99200 3589 {}} {99204 5 {}} {99208 4 {}} {99212 4 {}} {99216 517 {}} {99220 4 {}} {99224 4 {}} {99228 515 {}} {99232 1540 {}} {99236 4 {}} {99240 4 {}} {99244 4 {}} {99248 4 {}} {99252 4 {}} {99256 4 {}} {99260 4 {}} {99264 4 {}} {99268 3 {}} {99272 516 {}} {99276 4 {}} {99280 3 {}} {99284 516 {}} {99288 3 {}} {99292 1284 {}} {99296 4 {}} {99300 3 {}} {142592 209664 QC_TABLE} {142596 135937 {}} {142600 143874 {}} {142604 225539 {}} {142608 177413 {}} {142612 186374 {}} {142616 212233 {}} {142620 204810 {}} {142624 158987 {}} {142628 135436 {}} {142632 222477 {}} {142636 186127 {}} {142640 158224 {}} {142644 193042 {}} {142648 177171 {}} {142652 215572 {}} {142656 219669 {}} {142660 393494 {}} {142664 393239 {}} {142668 19456 {}} {142672 19458 {}} {142676 18691 {}} {142680 204804 {}} {142684 36869 {}} {142688 215815 {}} {142692 215816 {}} {142696 45577 {}} {142700 75531 {}} {142704 87564 {}} {142708 186638 {}} {142712 25359 {}} {142716 90640 {}} {142720 160273 {}} {142724 84755 {}} {142728 28693 {}} {142732 262166 {}} {142736 262167 {}} {142740 393240 {}} {142744 52480 {}} {142748 64001 {}} {142752 83970 {}} {142756 84996 {}} {142760 65541 {}} {142764 41222 {}} {142768 68359 {}} {142772 40968 {}} {142776 16137 {}} {142780 33034 {}} {142784 51213 {}} {142788 22542 {}} {142792 13583 {}} {142796 33553 {}} {142800 61458 {}} {142804 52499 {}} {142808 3348 {}} {142812 262168 {}} {142816 393241 {}} {142820 70656 {}} {142824 22273 {}} {142828 3 {}} {142832 70404 {}} {142836 50950 {}} {142840 39175 {}} {142844 14344 {}} {142848 33802 {}} {142852 78091 {}} {142856 59148 {}} {142860 87309 {}} {142864 54286 {}} {142868 77840 {}} {142872 76817 {}} {142876 69394 {}} {142880 10004 {}} {142884 91413 {}} {142888 262422 {}} {142892 262169 {}} {142896 84992 {}} {142900 46337 {}} {142904 393242 {}} {142908 49920 {}} {142912 3585 {}} {142916 29443 {}} {142920 42508 {}} {142924 61712 {}} {142928 13077 {}} {142932 302358 {}} {142936 393243 {}} {142940 71168 {}} {142944 65798 {}} {142948 266 {}} {142952 89867 {}} {142956 23565 {}} {142960 64785 {}} {142964 4626 {}} {142968 57620 {}} {142972 393244 {}} {142976 2304 {}} {142980 15873 {}} {142984 80900 {}} {142988 85255 {}} {142992 74248 {}} {142996 29198 {}} {143000 393245 {}} {143004 78592 {}} {143008 45825 {}} {143012 42243 {}} {143016 4620 {}} {143020 10000 {}} {143024 57363 {}} {143028 94229 {}} {143032 279318 {}} {143036 305688 {}} {143040 393246 {}} {143044 93696 {}} {143048 59393 {}} {143052 82186 {}} {143056 34059 {}} {143060 14605 {}} {143064 77585 {}} {143068 16146 {}} {143072 21012 {}} {143076 393247 {}} {143080 25857 {}} {143084 86786 {}} {143088 70148 {}} {143092 28423 {}} {143096 98056 {}} {143100 90638 {}} {143104 393248 {}} {143108 12288 {}} {143112 26113 {}} {143116 2060 {}} {143120 12048 {}} {143124 48149 {}} {143128 347670 {}} {143132 291607 {}} {143136 393249 {}} {143140 19712 {}} {143144 47617 {}} {143148 44554 {}} {143152 59403 {}} {143156 12813 {}} {143160 18962 {}} {143164 393250 {}} {143168 80128 {}} {143172 45315 {}} {143176 68103 {}} {143180 29460 {}} {143184 356887 {}} {143188 393251 {}} {143192 36352 {}} {143196 63500 {}} {143200 35087 {}} {143204 22800 {}} {143208 88849 {}} {143212 3093 {}} {143216 393252 {}} {143220 61696 {}} {143224 513 {}} {143228 53770 {}} {143232 81421 {}} {143236 14098 {}} {143240 331033 {}} {143244 393253 {}} {143248 3329 {}} {143252 86531 {}} {143256 14603 {}} {143260 74004 {}} {143264 276758 {}} {143268 393254 {}} {143272 66560 {}} {143276 77582 {}} {143280 20752 {}} {143284 91665 {}} {143288 96021 {}} {143292 393255 {}} {143296 33281 {}} {143300 41740 {}} {143304 71693 {}} {143308 33810 {}} {143312 1043 {}} {143316 393256 {}} {143320 37120 {}} {143324 54529 {}} {143328 88071 {}} {143332 61960 {}} {143336 50442 {}} {143340 393257 {}} {143344 47872 {}} {143348 52739 {}} {143352 67593 {}} {143356 87307 {}} {143360 277270 {}} {143364 393258 {}} {143368 52481 {}} {143372 26117 {}} {143376 83984 {}} {143380 54548 {}} {143384 24853 {}} {143388 393259 {}} {143392 7680 {}} {143396 2828 {}} {143400 59661 {}} {143404 5649 {}} {143408 393260 {}} {143412 6145 {}} {143416 22786 {}} {143420 15626 {}} {143424 6930 {}} {143428 393261 {}} {143432 76288 {}} {143436 40451 {}} {143440 60164 {}} {143444 86795 {}} {143448 322070 {}} {143452 393262 {}} {143456 18433 {}} {143460 4358 {}} {143464 98055 {}} {143468 79886 {}} {143472 393263 {}} {143476 18176 {}} {143480 20738 {}} {143484 19460 {}} {143488 34831 {}} {143492 393264 {}} {143496 49665 {}} {143500 49670 {}} {143504 25864 {}} {143508 393265 {}} {143512 56832 {}} {143516 4868 {}} {143520 62483 {}} {143524 70165 {}} {143528 393266 {}} {143532 64513 {}} {143536 1294 {}} {143540 37650 {}} {143544 282137 {}} {143548 393267 {}} {143552 40704 {}} {143556 58634 {}} {143560 66573 {}} {143564 285208 {}} {143568 393268 {}} {143572 25601 {}} {143576 55047 {}} {143580 328214 {}} {143584 327705 {}} {143588 393269 {}} {143592 26112 {}} {143596 51468 {}} {143600 44814 {}} {143604 335640 {}} {143608 393270 {}} {143612 82689 {}} {143616 2050 {}} {143620 92427 {}} {143624 26901 {}} {143628 393271 {}} {143632 58880 {}} {143636 37895 {}} {143640 51727 {}} {143644 79889 {}} {143648 393272 {}} {143652 81921 {}} {143656 85766 {}} {143660 524 {}} {143664 330262 {}} {143668 393273 {}} {143672 53760 {}} {143676 80142 {}} {143680 76047 {}} {143684 5394 {}} {143688 393274 {}} {143692 68865 {}} {143696 21005 {}} {143700 291607 {}} {143704 393275 {}} {143708 47360 {}} {143712 45321 {}} {143716 73994 {}} {143720 54796 {}} {143724 393276 {}} {143728 66049 {}} {143732 23811 {}} {143736 88583 {}} {143740 76051 {}} {143744 393277 {}} {143748 44800 {}} {143752 9480 {}} {143756 79889 {}} {143760 393278 {}} {143764 13313 {}} {143768 80387 {}} {143772 35593 {}} {143776 73746 {}} {143780 393279 {}} {143784 28928 {}} {143788 3588 {}} {143792 317976 {}} {143796 393280 {}} {143800 28929 {}} {143804 33808 {}} {143808 29202 {}} {143812 305177 {}} {143816 393281 {}} {143820 20480 {}} {143824 19975 {}} {143828 41737 {}} {143832 332310 {}} {143836 393282 {}} {143840 34561 {}} {143844 38150 {}} {143848 3850 {}} {143852 393283 {}} {8576 20972064 {K, N}} {8580 10272 {NM, NO_PACKING, PSIZE}} {8584 1060871 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8588 52379455 {QC_OFF, LA_OFF, SC_OFF}} {65788 52428 SC_TABLE} {65792 3276 {}} {99312 3074 LA_TABLE} {99316 3587 {}} {99320 3075 {}} {99324 3587 {}} {99328 2562 {}} {99332 3330 {}} {99336 3330 {}} {143856 65536 QC_TABLE} {143860 65536 {}} {143864 134146 {}} {143868 65536 {}} {143872 65536 {}} {143876 136449 {}} {143880 138502 {}} {143884 137731 {}} {143888 133376 {}} {143892 134409 {}} {143896 393226 {}} {143900 425995 {}} {143904 1792 {}} {143908 65536 {}} {143912 65536 {}} {143916 65536 {}} {143920 138500 {}} {143924 65536 {}} {143928 65536 {}} {143932 1539 {}} {143936 131080 {}} {143940 138501 {}} {143944 65536 {}} {143948 138247 {}} {143952 425996 {}} {143956 7177 {}} {143960 518 {}} {143964 262155 {}} {143968 4352 {}} {143972 65536 {}} {143976 65536 {}} {143980 65536 {}} {143984 5124 {}} {143988 65536 {}} {143992 65536 {}} {143996 65536 {}} {144000 4104 {}} {144004 4609 {}} {144008 65536 {}} {144012 65536 {}} {144016 262156 {}} {144020 425997 {}} {144024 262410 {}} {144028 3075 {}} {144032 65536 {}} {144036 2049 {}} {144040 65536 {}} {144044 65536 {}} {144048 65536 {}} {144052 2053 {}} {144056 6658 {}} {144060 65536 {}} {144064 7684 {}} {144068 9 {}} {144072 4358 {}} {144076 65536 {}} {144080 4616 {}} {144084 294925 {}} {144088 262154 {}} {144092 5639 {}} {144096 65536 {}} {144100 65536 {}} {144104 65536 {}} {144108 65536 {}} {144112 65536 {}} {144116 65536 {}} {144120 65536 {}} {144124 65536 {}} {144128 4864 {}} {144132 5633 {}} {144136 425998 {}} {144140 263947 {}} {144144 65536 {}} {144148 65536 {}} {144152 65536 {}} {144156 7943 {}} {144160 65536 {}} {144164 2305 {}} {144168 65536 {}} {144172 263947 {}} {144176 1792 {}} {144180 517 {}} {144184 65536 {}} {144188 425999 {}} {144192 65536 {}} {144196 65536 {}} {144200 65536 {}} {144204 65536 {}} {144208 6912 {}} {144212 1029 {}} {144216 65536 {}} {144220 3335 {}} {144224 426000 {}} {144228 7177 {}} {144232 65536 {}} {144236 269835 {}} {8592 41944128 {K, N}} {8596 18496 {NM, NO_PACKING, PSIZE}} {8600 1064967 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8604 53952833 {QC_OFF, LA_OFF, SC_OFF}} {65796 52428 SC_TABLE} {65800 3276 {}} {99344 3587 LA_TABLE} {99348 3332 {}} {99352 3332 {}} {99356 3588 {}} {99360 2818 {}} {99364 3332 {}} {99368 3587 {}} {144240 133376 QC_TABLE} {144244 144641 {}} {144248 134146 {}} {144252 137731 {}} {144256 146694 {}} {144260 134409 {}} {144264 393226 {}} {144268 425995 {}} {144272 9984 {}} {144276 9731 {}} {144280 146692 {}} {144284 146693 {}} {144288 8710 {}} {144292 138247 {}} {144296 139272 {}} {144300 15369 {}} {144304 425996 {}} {144308 262155 {}} {144312 4352 {}} {144316 65536 {}} {144320 13316 {}} {144324 65536 {}} {144328 12296 {}} {144332 12801 {}} {144336 262410 {}} {144340 11267 {}} {144344 262156 {}} {144348 425997 {}} {144352 14850 {}} {144356 2049 {}} {144360 7684 {}} {144364 10245 {}} {144368 4358 {}} {144372 13831 {}} {144376 4616 {}} {144380 9 {}} {144384 262154 {}} {144388 294925 {}} {144392 65536 {}} {144396 65536 {}} {144400 13056 {}} {144404 5633 {}} {144408 425998 {}} {144412 263947 {}} {144416 65536 {}} {144420 10497 {}} {144424 65536 {}} {144428 517 {}} {144432 65536 {}} {144436 7943 {}} {144440 65536 {}} {144444 272139 {}} {144448 9984 {}} {144452 425999 {}} {144456 65536 {}} {144460 9221 {}} {144464 65536 {}} {144468 11527 {}} {144472 6912 {}} {144476 7177 {}} {144480 426000 {}} {144484 269835 {}} {8608 83888256 {K, N}} {8612 34944 {NM, NO_PACKING, PSIZE}} {8616 1075207 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8620 55001923 {QC_OFF, LA_OFF, SC_OFF}} {65804 52428 SC_TABLE} {65808 3276 {}} {99376 3079 LA_TABLE} {99380 3593 {}} {99384 3847 {}} {99388 3337 {}} {99392 2819 {}} {99396 3077 {}} {99400 3333 {}} {144496 133376 QC_TABLE} {144500 161025 {}} {144504 150530 {}} {144508 137731 {}} {144512 146694 {}} {144516 150793 {}} {144520 393226 {}} {144524 393227 {}} {144528 9984 {}} {144532 9731 {}} {144536 163076 {}} {144540 163077 {}} {144544 25094 {}} {144548 138247 {}} {144552 155656 {}} {144556 31753 {}} {144560 262155 {}} {144564 393228 {}} {144568 20736 {}} {144572 29185 {}} {144576 11267 {}} {144580 13316 {}} {144584 28680 {}} {144588 262410 {}} {144592 262156 {}} {144596 393229 {}} {144600 2049 {}} {144604 14850 {}} {144608 7684 {}} {144612 26629 {}} {144616 20742 {}} {144620 13831 {}} {144624 4616 {}} {144628 9 {}} {144632 262154 {}} {144636 262157 {}} {144640 13056 {}} {144644 22017 {}} {144648 280331 {}} {144652 393230 {}} {144656 26368 {}} {144660 10497 {}} {144664 16901 {}} {144668 7943 {}} {144672 288523 {}} {144676 393231 {}} {144680 6912 {}} {144684 25605 {}} {144688 11527 {}} {144692 7177 {}} {144696 269835 {}} {144700 393232 {}} {8624 167776512 {K, N}} {8628 69888 {NM, NO_PACKING, PSIZE}} {8632 1075207 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8636 55854405 {QC_OFF, LA_OFF, SC_OFF}} {65812 52428 SC_TABLE} {65816 3276 {}} {99408 3335 LA_TABLE} {99412 4361 {}} {99416 4871 {}} {99420 3849 {}} {99424 2819 {}} {99428 3589 {}} {99432 3845 {}} {144704 133376 QC_TABLE} {144708 161025 {}} {144712 183298 {}} {144716 137731 {}} {144720 179462 {}} {144724 183561 {}} {144728 393226 {}} {144732 393227 {}} {144736 42752 {}} {144740 42499 {}} {144744 195844 {}} {144748 163077 {}} {144752 57862 {}} {144756 171015 {}} {144760 188424 {}} {144764 64521 {}} {144768 262155 {}} {144772 393228 {}} {144776 20736 {}} {144780 29185 {}} {144784 11267 {}} {144788 13316 {}} {144792 61448 {}} {144796 262410 {}} {144800 262156 {}} {144804 393229 {}} {144808 2049 {}} {144812 14850 {}} {144816 40452 {}} {144820 26629 {}} {144824 53510 {}} {144828 13831 {}} {144832 4616 {}} {144836 32777 {}} {144840 262154 {}} {144844 262157 {}} {144848 45824 {}} {144852 54785 {}} {144856 280331 {}} {144860 393230 {}} {144864 59136 {}} {144868 10497 {}} {144872 49669 {}} {144876 40711 {}} {144880 288523 {}} {144884 393231 {}} {144888 39680 {}} {144892 58373 {}} {144896 11527 {}} {144900 7177 {}} {144904 302603 {}} {144908 393232 {}} {8640 251664768 {K, N}} {8644 104832 {NM, NO_PACKING, PSIZE}} {8648 1075207 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8652 56706887 {QC_OFF, LA_OFF, SC_OFF}} {65820 52428 SC_TABLE} {65824 3276 {}} {99440 3591 LA_TABLE} {99444 5129 {}} {99448 5895 {}} {99452 4361 {}} {99456 2819 {}} {99460 5381 {}} {99464 4357 {}} {144912 175616 QC_TABLE} {144916 155905 {}} {144920 173570 {}} {144924 147971 {}} {144928 149254 {}} {144932 175113 {}} {144936 393226 {}} {144940 393227 {}} {144944 6912 {}} {144948 9219 {}} {144952 143364 {}} {144956 154629 {}} {144960 7942 {}} {144964 178951 {}} {144968 178440 {}} {144972 777 {}} {144976 262155 {}} {144980 393228 {}} {144984 6400 {}} {144988 29185 {}} {144992 29955 {}} {144996 28164 {}} {145000 29192 {}} {145004 262410 {}} {145008 262156 {}} {145012 393229 {}} {145016 34817 {}} {145020 44802 {}} {145024 28932 {}} {145028 18437 {}} {145032 31494 {}} {145036 30215 {}} {145040 7176 {}} {145044 47625 {}} {145048 262154 {}} {145052 262157 {}} {145056 18432 {}} {145060 18945 {}} {145064 269579 {}} {145068 393230 {}} {145072 2560 {}} {145076 11265 {}} {145080 30981 {}} {145084 20487 {}} {145088 274443 {}} {145092 393231 {}} {145096 33024 {}} {145100 23557 {}} {145104 25607 {}} {145108 12553 {}} {145112 309259 {}} {145116 393232 {}} {8656 20973184 {K, N}} {8660 26656 {NM, NO_PACKING, PSIZE}} {8664 1116202 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8668 57559369 {QC_OFF, LA_OFF, SC_OFF}} {65828 52428 SC_TABLE} {65832 52428 {}} {65836 52428 {}} {65840 52428 {}} {65844 52428 {}} {65848 52428 {}} {65852 52428 {}} {65856 52428 {}} {65860 52428 {}} {65864 52428 {}} {65868 204 {}} {99472 3074 LA_TABLE} {99476 3587 {}} {99480 3075 {}} {99484 3587 {}} {99488 2562 {}} {99492 3330 {}} {99496 3330 {}} {99500 3075 {}} {99504 2562 {}} {99508 3074 {}} {99512 3074 {}} {99516 3074 {}} {99520 2 {}} {99524 3330 {}} {99528 3074 {}} {99532 3074 {}} {99536 3074 {}} {99540 3330 {}} {99544 2 {}} {99548 2818 {}} {99552 2818 {}} {99556 2 {}} {99560 2306 {}} {99564 2 {}} {99568 2562 {}} {99572 2 {}} {99576 2050 {}} {99580 258 {}} {99584 2306 {}} {99588 258 {}} {99592 2306 {}} {99596 2 {}} {99600 2050 {}} {99604 2 {}} {99608 2562 {}} {99612 2 {}} {99616 1794 {}} {99620 2 {}} {99624 2 {}} {99628 1794 {}} {99632 2 {}} {99636 2 {}} {145120 65536 QC_TABLE} {145124 65536 {}} {145128 134146 {}} {145132 65536 {}} {145136 65536 {}} {145140 136449 {}} {145144 138502 {}} {145148 137731 {}} {145152 133376 {}} {145156 134409 {}} {145160 393226 {}} {145164 425995 {}} {145168 1792 {}} {145172 65536 {}} {145176 65536 {}} {145180 65536 {}} {145184 138500 {}} {145188 65536 {}} {145192 65536 {}} {145196 1539 {}} {145200 131080 {}} {145204 138501 {}} {145208 65536 {}} {145212 138247 {}} {145216 425996 {}} {145220 7177 {}} {145224 518 {}} {145228 262155 {}} {145232 4352 {}} {145236 65536 {}} {145240 65536 {}} {145244 65536 {}} {145248 5124 {}} {145252 65536 {}} {145256 65536 {}} {145260 65536 {}} {145264 4104 {}} {145268 4609 {}} {145272 65536 {}} {145276 65536 {}} {145280 262156 {}} {145284 425997 {}} {145288 262410 {}} {145292 3075 {}} {145296 65536 {}} {145300 2049 {}} {145304 65536 {}} {145308 65536 {}} {145312 65536 {}} {145316 2053 {}} {145320 6658 {}} {145324 65536 {}} {145328 7684 {}} {145332 9 {}} {145336 4358 {}} {145340 65536 {}} {145344 4616 {}} {145348 294925 {}} {145352 262154 {}} {145356 5639 {}} {145360 65536 {}} {145364 65536 {}} {145368 65536 {}} {145372 65536 {}} {145376 65536 {}} {145380 65536 {}} {145384 65536 {}} {145388 65536 {}} {145392 4864 {}} {145396 5633 {}} {145400 425998 {}} {145404 263947 {}} {145408 65536 {}} {145412 65536 {}} {145416 65536 {}} {145420 7943 {}} {145424 65536 {}} {145428 2305 {}} {145432 65536 {}} {145436 263947 {}} {145440 1792 {}} {145444 517 {}} {145448 65536 {}} {145452 425999 {}} {145456 65536 {}} {145460 65536 {}} {145464 65536 {}} {145468 65536 {}} {145472 6912 {}} {145476 1029 {}} {145480 65536 {}} {145484 3335 {}} {145488 426000 {}} {145492 7177 {}} {145496 65536 {}} {145500 269835 {}} {145504 65536 {}} {145508 257 {}} {145512 65536 {}} {145516 65536 {}} {145520 65536 {}} {145524 4869 {}} {145528 65536 {}} {145532 65536 {}} {145536 65536 {}} {145540 267277 {}} {145544 65536 {}} {145548 3079 {}} {145552 65536 {}} {145556 426001 {}} {145560 65536 {}} {145564 262923 {}} {145568 65536 {}} {145572 65536 {}} {145576 65536 {}} {145580 65536 {}} {145584 3584 {}} {145588 65536 {}} {145592 65536 {}} {145596 65536 {}} {145600 263692 {}} {145604 7681 {}} {145608 426002 {}} {145612 65536 {}} {145616 65536 {}} {145620 65536 {}} {145624 65536 {}} {145628 65536 {}} {145632 65536 {}} {145636 65536 {}} {145640 65536 {}} {145644 268043 {}} {145648 3336 {}} {145652 2817 {}} {145656 269578 {}} {145660 426003 {}} {145664 65536 {}} {145668 65536 {}} {145672 65536 {}} {145676 65536 {}} {145680 2816 {}} {145684 65536 {}} {145688 65536 {}} {145692 65536 {}} {145696 426004 {}} {145700 6401 {}} {145704 6 {}} {145708 5383 {}} {145712 65536 {}} {145716 4617 {}} {145720 65536 {}} {145724 65536 {}} {145728 65536 {}} {145732 268301 {}} {145736 65536 {}} {145740 65536 {}} {145744 2816 {}} {145748 426005 {}} {145752 65536 {}} {145756 3079 {}} {145760 65536 {}} {145764 65536 {}} {145768 65536 {}} {145772 65536 {}} {145776 65536 {}} {145780 65536 {}} {145784 65536 {}} {145788 3843 {}} {145792 65536 {}} {145796 7937 {}} {145800 426006 {}} {145804 265739 {}} {145808 65536 {}} {145812 65536 {}} {145816 65536 {}} {145820 65536 {}} {145824 4864 {}} {145828 513 {}} {145832 65536 {}} {145836 65536 {}} {145840 1544 {}} {145844 269837 {}} {145848 65536 {}} {145852 426007 {}} {145856 65536 {}} {145860 65536 {}} {145864 65536 {}} {145868 65536 {}} {145872 65536 {}} {145876 4865 {}} {145880 65536 {}} {145884 65536 {}} {145888 426008 {}} {145892 264205 {}} {145896 4358 {}} {145900 262923 {}} {145904 65536 {}} {145908 65536 {}} {145912 65536 {}} {145916 65536 {}} {145920 65536 {}} {145924 65536 {}} {145928 65536 {}} {145932 65536 {}} {145936 4864 {}} {145940 426009 {}} {145944 265994 {}} {145948 267531 {}} {145952 65536 {}} {145956 65536 {}} {145960 65536 {}} {145964 65536 {}} {145968 65536 {}} {145972 2817 {}} {145976 65536 {}} {145980 65536 {}} {145984 266764 {}} {145988 3593 {}} {145992 426010 {}} {145996 264203 {}} {146000 65536 {}} {146004 65536 {}} {146008 65536 {}} {146012 65536 {}} {146016 65536 {}} {146020 7681 {}} {146024 65536 {}} {146028 266763 {}} {146032 262156 {}} {146036 7173 {}} {146040 65536 {}} {146044 426011 {}} {146048 65536 {}} {146052 65536 {}} {146056 65536 {}} {146060 65536 {}} {146064 7168 {}} {146068 65536 {}} {146072 65536 {}} {146076 65536 {}} {146080 426012 {}} {146084 65536 {}} {146088 518 {}} {146092 4615 {}} {146096 65536 {}} {146100 65536 {}} {146104 65536 {}} {146108 65536 {}} {146112 65536 {}} {146116 5121 {}} {146120 65536 {}} {146124 65536 {}} {146128 5888 {}} {146132 426013 {}} {146136 268554 {}} {146140 65536 {}} {146144 65536 {}} {146148 65536 {}} {146152 65536 {}} {146156 65536 {}} {146160 65536 {}} {146164 65536 {}} {146168 65536 {}} {146172 65536 {}} {146176 2308 {}} {146180 6657 {}} {146184 426014 {}} {146188 269579 {}} {146192 65536 {}} {146196 65536 {}} {146200 65536 {}} {146204 65536 {}} {146208 3072 {}} {146212 65536 {}} {146216 65536 {}} {146220 65536 {}} {146224 2568 {}} {146228 266765 {}} {146232 65536 {}} {146236 426015 {}} {146240 65536 {}} {146244 65536 {}} {146248 65536 {}} {146252 65536 {}} {146256 65536 {}} {146260 65536 {}} {146264 65536 {}} {146268 65536 {}} {146272 426016 {}} {146276 7681 {}} {146280 7938 {}} {146284 65536 {}} {146288 65536 {}} {146292 65536 {}} {146296 65536 {}} {146300 65536 {}} {146304 65536 {}} {146308 3589 {}} {146312 65536 {}} {146316 65536 {}} {146320 5888 {}} {146324 426017 {}} {146328 65536 {}} {146332 2819 {}} {146336 65536 {}} {146340 65536 {}} {146344 65536 {}} {146348 65536 {}} {146352 65536 {}} {146356 3585 {}} {146360 2818 {}} {146364 65536 {}} {146368 65536 {}} {146372 2057 {}} {146376 426018 {}} {146380 65536 {}} {146384 65536 {}} {146388 65536 {}} {146392 65536 {}} {146396 65536 {}} {146400 65536 {}} {146404 65536 {}} {146408 65536 {}} {146412 65536 {}} {146416 1024 {}} {146420 7173 {}} {146424 65536 {}} {146428 426019 {}} {146432 65536 {}} {146436 65536 {}} {146440 65536 {}} {146444 65536 {}} {146448 262156 {}} {146452 65536 {}} {146456 65536 {}} {146460 65536 {}} {146464 426020 {}} {146468 268813 {}} {146472 7426 {}} {146476 3847 {}} {146480 65536 {}} {146484 65536 {}} {146488 65536 {}} {146492 65536 {}} {146496 65536 {}} {146500 65536 {}} {146504 65536 {}} {146508 65536 {}} {146512 2048 {}} {146516 426021 {}} {146520 5894 {}} {146524 65536 {}} {146528 65536 {}} {146532 65536 {}} {146536 65536 {}} {146540 65536 {}} {146544 65536 {}} {146548 513 {}} {146552 1282 {}} {146556 65536 {}} {146560 65536 {}} {146564 1797 {}} {146568 426022 {}} {146572 65536 {}} {146576 65536 {}} {146580 65536 {}} {146584 65536 {}} {146588 65536 {}} {146592 4608 {}} {146596 65536 {}} {146600 65536 {}} {146604 65536 {}} {146608 7172 {}} {146612 65536 {}} {146616 65536 {}} {146620 426023 {}} {146624 65536 {}} {146628 65536 {}} {146632 65536 {}} {146636 65536 {}} {146640 65536 {}} {146644 4101 {}} {146648 65536 {}} {146652 65536 {}} {146656 426024 {}} {146660 5129 {}} {146664 1794 {}} {146668 2311 {}} {146672 65536 {}} {146676 2561 {}} {146680 65536 {}} {146684 65536 {}} {146688 65536 {}} {146692 262413 {}} {146696 65536 {}} {146700 65536 {}} {146704 65536 {}} {146708 426025 {}} {146712 65536 {}} {146716 65536 {}} {146720 65536 {}} {146724 65536 {}} {146728 65536 {}} {146732 65536 {}} {146736 4608 {}} {146740 65536 {}} {146744 65536 {}} {146748 65536 {}} {146752 263692 {}} {146756 3077 {}} {146760 426026 {}} {146764 65536 {}} {146768 65536 {}} {146772 65536 {}} {146776 65536 {}} {146780 65536 {}} {146784 65536 {}} {146788 65536 {}} {146792 1026 {}} {146796 1031 {}} {146800 65536 {}} {146804 65536 {}} {146808 264970 {}} {146812 426027 {}} {146816 4864 {}} {146820 65536 {}} {146824 65536 {}} {146828 65536 {}} {146832 267532 {}} {146836 65536 {}} {146840 65536 {}} {146844 65536 {}} {146848 426028 {}} {146852 263181 {}} {146856 65536 {}} {146860 65536 {}} {146864 65536 {}} {146868 6401 {}} {146872 65536 {}} {146876 65536 {}} {146880 65536 {}} {146884 2053 {}} {146888 65536 {}} {146892 65536 {}} {146896 65536 {}} {146900 426029 {}} {146904 65536 {}} {146908 270091 {}} {146912 65536 {}} {146916 65536 {}} {146920 65536 {}} {146924 65536 {}} {146928 65536 {}} {146932 65536 {}} {146936 1538 {}} {146940 65536 {}} {146944 3072 {}} {146948 65536 {}} {146952 426030 {}} {146956 6663 {}} {146960 65536 {}} {146964 65536 {}} {146968 65536 {}} {146972 65536 {}} {146976 65536 {}} {146980 65536 {}} {146984 65536 {}} {146988 65536 {}} {146992 65536 {}} {146996 268045 {}} {147000 269066 {}} {147004 426031 {}} {147008 65536 {}} {147012 65536 {}} {147016 65536 {}} {147020 65536 {}} {147024 65536 {}} {147028 7937 {}} {147032 65536 {}} {147036 65536 {}} {147040 426032 {}} {147044 517 {}} {147048 65536 {}} {147052 263691 {}} {147056 65536 {}} {147060 65536 {}} {147064 65536 {}} {147068 65536 {}} {147072 3840 {}} {147076 65536 {}} {147080 65536 {}} {147084 65536 {}} {147088 262668 {}} {147092 426033 {}} {147096 65536 {}} {147100 3079 {}} {147104 65536 {}} {147108 65536 {}} {147112 2 {}} {147116 65536 {}} {147120 65536 {}} {147124 65536 {}} {147128 264970 {}} {147132 65536 {}} {147136 65536 {}} {147140 268301 {}} {147144 426034 {}} {147148 65536 {}} {147152 65536 {}} {147156 65536 {}} {147160 65536 {}} {147164 65536 {}} {147168 65536 {}} {147172 257 {}} {147176 65536 {}} {147180 267787 {}} {147184 65536 {}} {147188 1285 {}} {147192 65536 {}} {147196 426035 {}} {8672 251678208 {K, N}} {8676 319872 {NM, NO_PACKING, PSIZE}} {8680 1151018 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8684 66081876 {QC_OFF, LA_OFF, SC_OFF}} {65872 52428 SC_TABLE} {65876 52428 {}} {65880 52428 {}} {65884 52428 {}} {65888 52428 {}} {65892 52428 {}} {65896 52428 {}} {65900 52428 {}} {65904 52428 {}} {65908 52428 {}} {65912 204 {}} {99648 2823 LA_TABLE} {99652 5129 {}} {99656 5895 {}} {99660 4361 {}} {99664 2819 {}} {99668 5381 {}} {99672 4357 {}} {99676 4357 {}} {99680 2819 {}} {99684 4356 {}} {99688 2820 {}} {99692 5124 {}} {99696 3 {}} {99700 3588 {}} {99704 4356 {}} {99708 3587 {}} {99712 3588 {}} {99716 3588 {}} {99720 3 {}} {99724 4355 {}} {99728 4355 {}} {99732 3 {}} {99736 514 {}} {99740 771 {}} {99744 3 {}} {99748 1282 {}} {99752 772 {}} {99756 2 {}} {99760 515 {}} {99764 1538 {}} {99768 772 {}} {99772 2 {}} {99776 1283 {}} {99780 3 {}} {99784 1283 {}} {99788 3 {}} {99792 515 {}} {99796 2 {}} {99800 3 {}} {99804 3 {}} {99808 3 {}} {99812 3 {}} {147200 175616 QC_TABLE} {147204 155905 {}} {147208 173570 {}} {147212 147971 {}} {147216 149254 {}} {147220 175113 {}} {147224 393226 {}} {147228 393227 {}} {147232 6912 {}} {147236 9219 {}} {147240 143364 {}} {147244 154629 {}} {147248 7942 {}} {147252 178951 {}} {147256 178440 {}} {147260 777 {}} {147264 262155 {}} {147268 393228 {}} {147272 6400 {}} {147276 29185 {}} {147280 29955 {}} {147284 28164 {}} {147288 29192 {}} {147292 262410 {}} {147296 262156 {}} {147300 393229 {}} {147304 34817 {}} {147308 44802 {}} {147312 28932 {}} {147316 18437 {}} {147320 31494 {}} {147324 30215 {}} {147328 7176 {}} {147332 47625 {}} {147336 262154 {}} {147340 262157 {}} {147344 18432 {}} {147348 18945 {}} {147352 269579 {}} {147356 393230 {}} {147360 2560 {}} {147364 11265 {}} {147368 30981 {}} {147372 20487 {}} {147376 274443 {}} {147380 393231 {}} {147384 33024 {}} {147388 23557 {}} {147392 25607 {}} {147396 12553 {}} {147400 309259 {}} {147404 393232 {}} {147408 20481 {}} {147412 47621 {}} {147416 4103 {}} {147420 288267 {}} {147424 298765 {}} {147428 393233 {}} {147432 30208 {}} {147436 17921 {}} {147440 301068 {}} {147444 393234 {}} {147448 7169 {}} {147452 33800 {}} {147456 309514 {}} {147460 307723 {}} {147464 393235 {}} {147468 15104 {}} {147472 26625 {}} {147476 5638 {}} {147480 13319 {}} {147484 393236 {}} {147488 8192 {}} {147492 23559 {}} {147496 44553 {}} {147500 301581 {}} {147504 393237 {}} {147508 9985 {}} {147512 23811 {}} {147516 264971 {}} {147520 393238 {}} {147524 12544 {}} {147528 32001 {}} {147532 8968 {}} {147536 304653 {}} {147540 393239 {}} {147544 4865 {}} {147548 30214 {}} {147552 267531 {}} {147556 303885 {}} {147560 393240 {}} {147564 17408 {}} {147568 278282 {}} {147572 282891 {}} {147576 393241 {}} {147580 22273 {}} {147584 45321 {}} {147588 296715 {}} {147592 278540 {}} {147596 393242 {}} {147600 40449 {}} {147604 5893 {}} {147608 264459 {}} {147612 263692 {}} {147616 393243 {}} {147620 47616 {}} {147624 1542 {}} {147628 11783 {}} {147632 393244 {}} {147636 14848 {}} {147640 10753 {}} {147644 302090 {}} {147648 393245 {}} {147652 19457 {}} {147656 15620 {}} {147660 301323 {}} {147664 393246 {}} {147668 40192 {}} {147672 44808 {}} {147676 279309 {}} {147680 393247 {}} {147684 5121 {}} {147688 13314 {}} {147692 393248 {}} {147696 27136 {}} {147700 22019 {}} {147704 24325 {}} {147708 393249 {}} {147712 46593 {}} {147716 39170 {}} {147720 16393 {}} {147724 393250 {}} {147728 11520 {}} {147732 5381 {}} {147736 393251 {}} {147740 17154 {}} {147744 35079 {}} {147748 276236 {}} {147752 283917 {}} {147756 393252 {}} {147760 26368 {}} {147764 12806 {}} {147768 393253 {}} {147772 17921 {}} {147776 28418 {}} {147780 43013 {}} {147784 393254 {}} {147788 28160 {}} {147792 4356 {}} {147796 393255 {}} {147800 30722 {}} {147804 39429 {}} {147808 13319 {}} {147812 14345 {}} {147816 393256 {}} {147820 769 {}} {147824 305677 {}} {147828 393257 {}} {147832 21504 {}} {147836 2053 {}} {147840 266508 {}} {147844 393258 {}} {147848 42242 {}} {147852 45831 {}} {147856 293898 {}} {147860 393259 {}} {147864 44288 {}} {147868 307468 {}} {147872 265229 {}} {147876 393260 {}} {147880 19713 {}} {147884 47109 {}} {147888 266763 {}} {147892 393261 {}} {147896 6400 {}} {147900 38658 {}} {147904 43527 {}} {147908 393262 {}} {147912 271626 {}} {147916 270093 {}} {147920 393263 {}} {147924 21505 {}} {147928 38661 {}} {147932 310795 {}} {147936 393264 {}} {147940 23808 {}} {147944 33799 {}} {147948 276748 {}} {147952 393265 {}} {147956 26370 {}} {147960 289546 {}} {147964 303885 {}} {147968 393266 {}} {147972 37633 {}} {147976 1797 {}} {147980 277515 {}} {147984 393267 {}} {20 1 FEC_CODE} {12 1 AXIS_WIDTH}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xA0080000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xA00BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="666666666" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="sd_fec_dec_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_int" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_ctrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ctrl_tready" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_ctrl_tvalid" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_ctrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ctrl_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ctrl_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_din_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_din_tready" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_din_tvalid" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_din_tlast" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s_axis_din_tdata" RIGHT="0" SIGIS="undef" SIGNAME="llr_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="llr_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_status_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_status_tready" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_status_tvalid" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_status_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_stat_reinterpret_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_dout_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_dout_tready" SIGIS="undef" SIGNAME="dec_add_keep_din_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="din_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="dec_add_keep_din_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="din_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tlast" SIGIS="undef" SIGNAME="dec_add_keep_din_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="din_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_add_keep_din_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_add_keep" PORT="din_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dec_ctrl_fifo_M_AXIS" NAME="S_AXIS_CTRL" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_ctrl_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ctrl_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_ctrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="llr_reinterpret_M_AXIS" NAME="S_AXIS_DIN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_din_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_din_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_din_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_din_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sd_fec_dec_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_dout_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_dout_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sd_fec_dec_M_AXIS_STATUS" NAME="M_AXIS_STATUS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_status_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_status_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_status_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sd_fec_enc" HWVERSION="1.1" INSTANCE="sd_fec_enc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sd_fec" VLNV="xilinx.com:ip:sd_fec:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sd_fec;v=v1_1;d=pg256-sd_fec.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="PARAMS" RANGE="262144" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="ULTRASCALE_PLUS"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_S_AXI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DIN_WORDS_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DIN_WORDS_VALUE" VALUE="16"/>
        <PARAMETER NAME="C_S_DIN_WORDS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_DOUT_WORDS_VALUE" VALUE="12"/>
        <PARAMETER NAME="C_S_DIN_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_DOUT_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_STANDARD" VALUE="CUSTOM"/>
        <PARAMETER NAME="C_MODE" VALUE="LDPC_ENCODE"/>
        <PARAMETER NAME="C_PHYSICAL_UTILIZATION" VALUE="100"/>
        <PARAMETER NAME="C_THROUGHPUT_UTILIZATION" VALUE="100"/>
        <PARAMETER NAME="C_CTRL_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENCODE" VALUE="0"/>
        <PARAMETER NAME="ONLY_5G" VALUE="0"/>
        <PARAMETER NAME="CORE_AXI_WR_PROTECT" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_CODE_WR_PROTECT" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_AXIS_WIDTH" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_AXIS_ENABLE" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_ORDER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_IER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_ECC_IER" VALUE="0x00000000"/>
        <PARAMETER NAME="CORE_BYPASS" VALUE="0x00000000"/>
        <PARAMETER NAME="TURBO_INIT" VALUE="0x00000000"/>
        <PARAMETER NAME="SC_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="LA_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="QC_TABLE_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="QC_TABLE_FILENAME_T" VALUE="NO_INIT"/>
        <PARAMETER NAME="NM_NMQC_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="CODE_REG_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="MERGED_FILENAME" VALUE="NO_INIT"/>
        <PARAMETER NAME="MERGED_CODE_REG_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_SC_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_LA_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="MERGED_QC_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sd_fec_enc_0"/>
        <PARAMETER NAME="Standard" VALUE="Custom"/>
        <PARAMETER NAME="Turbo_Decode" VALUE="false"/>
        <PARAMETER NAME="Turbo_Decode_Algorithm" VALUE="MaxScale"/>
        <PARAMETER NAME="Turbo_Decode_Scale" VALUE="12"/>
        <PARAMETER NAME="LDPC_Decode" VALUE="false"/>
        <PARAMETER NAME="Enable_Wgt1" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_Code_Definition" VALUE="no_file_loaded"/>
        <PARAMETER NAME="LDPC_Decode_Overrides" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_No_OPC" VALUE="false"/>
        <PARAMETER NAME="LDPC_Decode_Scale" VALUE="12"/>
        <PARAMETER NAME="LDPC_Decode_Max_Schedule" VALUE="0"/>
        <PARAMETER NAME="LDPC_Encode" VALUE="true"/>
        <PARAMETER NAME="LDPC_Encode_Code_Definition" VALUE="../../../../../../project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/all_code_def.txt"/>
        <PARAMETER NAME="Parameter_Interface" VALUE="Runtime-Configured"/>
        <PARAMETER NAME="Enable_IFs" VALUE="false"/>
        <PARAMETER NAME="Out_of_Order" VALUE="false"/>
        <PARAMETER NAME="Interrupts" VALUE="false"/>
        <PARAMETER NAME="ECC_Interrupts" VALUE="None"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="AXI_WR_Protect" VALUE="false"/>
        <PARAMETER NAME="Code_WR_Protect" VALUE="false"/>
        <PARAMETER NAME="DIN_Interface" VALUE="Pre-Configured"/>
        <PARAMETER NAME="DIN_Lanes" VALUE="1"/>
        <PARAMETER NAME="DIN_Words_Configuration" VALUE="Fixed"/>
        <PARAMETER NAME="DIN_Words" VALUE="16"/>
        <PARAMETER NAME="DOUT_Interface" VALUE="Pre-Configured"/>
        <PARAMETER NAME="DOUT_Lanes" VALUE="1"/>
        <PARAMETER NAME="DOUT_Words_Configuration" VALUE="Fixed"/>
        <PARAMETER NAME="DOUT_Words" VALUE="12"/>
        <PARAMETER NAME="Physical_Utilization" VALUE="100"/>
        <PARAMETER NAME="Activity" VALUE="100"/>
        <PARAMETER NAME="Percentage_Loading" VALUE="Automatic"/>
        <PARAMETER NAME="TD_PERCENT_LOAD" VALUE="0"/>
        <PARAMETER NAME="LD_PERCENT_LOAD" VALUE="0"/>
        <PARAMETER NAME="LE_PERCENT_LOAD" VALUE="100"/>
        <PARAMETER NAME="Include_PS_Example_Design" VALUE="true"/>
        <PARAMETER NAME="Example_Design_PS_Type" VALUE="ZYNQ_UltraScale+_RFSoC"/>
        <PARAMETER NAME="Include_Encoder" VALUE="true"/>
        <PARAMETER NAME="Build_SDK_Project" VALUE="true"/>
        <PARAMETER NAME="DRV_STANDARD" VALUE="0"/>
        <PARAMETER NAME="DRV_INITIALIZATION_PARAMS" VALUE="{ 0x00000014,0x00000001,0x0000000C,0x00000000 }"/>
        <PARAMETER NAME="DRV_TURBO_PARAMS" VALUE="undefined"/>
        <PARAMETER NAME="DRV_LDPC_PARAMS" VALUE="docsis_short {dec_OK 0 enc_OK 1 n 1120 k 840 p 56 nlayers 5 nqc 82 nmqc 44 nm 10 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {7 3079 2824 3335 3079} qc_table {132352 65536 134146 134657 131588 131331 142598 140549 137224 137735 131850 131081 139788 132877 142862 428559 0 8961 258 6659 4 2565 4102 4103 8712 1033 522 136971 12 13069 431120 274703 3072 65536 5634 65536 772 7169 13062 11779 6408 4101 4874 519 13324 7433 9486 4619 270864 435985 0 13057 4098 7939 3332 9989 6918 8455 2056 6921 13578 3339 8462 13325 427794 271889 9216 1537 770 13059 1028 4869 1030 11527 12296 2313 5644 2827 11022 5901 265746 426259}} docsis_medium {dec_OK 0 enc_OK 1 n 5940 k 5040 p 180 nlayers 5 nqc 131 nmqc 132 nm 66 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 12} la_table {25 3354 4377 3865 3865} qc_table {167424 171521 160002 162819 154628 142341 154886 148999 175112 131849 137482 142347 167180 172045 143886 142607 161296 152593 147475 147988 155925 131350 160535 133144 158745 398876 13824 44033 37122 7171 14084 4869 40710 5639 24584 3081 21770 32780 1293 40462 30735 13072 43793 147730 36115 10773 21270 1815 10009 162074 152603 288028 437021 16128 2817 28674 29187 15620 31493 18438 14087 29192 5129 13578 29195 10764 8461 1038 16911 41744 12817 11794 4371 44820 23576 10522 35355 270877 405278 7168 40961 26114 11267 2052 21509 32262 2311 43272 44553 37642 6155 37132 6670 17170 21011 1044 45333 38678 33559 35608 29977 9242 4635 268062 395295 13312 40705 19202 18947 11780 18181 10758 2823 27656 39177 18443 41741 2319 528 43025 40466 276 12565 22806 16151 45848 2585 19226 41243 307487 398112}} docsis_long {dec_OK 0 enc_OK 1 n 16200 k 14400 p 360 nlayers 5 nqc 169 nmqc 172 nm 135 norm_type 1 no_packing 0 special_qc 0 no_final_parity 1 max_schedule 0 sc_table {52428 12} la_table {32 3617 4385 4385 4385} qc_table {154880 200449 152323 137732 184325 193798 182279 175881 215818 135435 153100 217358 192016 151825 209683 173333 143127 150552 149785 169498 220443 166684 215837 161310 219423 138016 206369 168227 202532 155941 158246 172071 429864 70144 29441 215298 86531 31748 75014 148744 16393 87562 22540 166669 166159 54288 171282 49939 222484 20757 180758 279 40728 14361 18458 32283 70940 39965 8222 28447 44832 209442 57379 52773 7463 289320 478761 34304 90881 44802 6147 64772 61957 47879 24072 6665 22282 77323 48909 82702 5647 62737 75282 61459 21524 19477 87574 88343 44568 68889 84250 54812 55841 26658 10275 50468 18725 58662 16167 331305 411690 47106 17923 63236 3589 5638 1799 72968 13833 90123 6668 27661 2574 76303 31504 35601 29970 86036 12565 51734 91927 87576 57370 27163 69917 45342 62751 25120 90913 45602 45091 37668 71718 318762 446507 64768 69889 23042 38661 79622 81927 86792 75530 37899 12300 23309 15886 25615 59408 37393 51218 34579 3092 45846 59417 5403 84764 80157 89374 8735 24864 47905 9762 60196 13349 43558 14887 327979 393260}} wifi802_11_cr1_2_648 {dec_OK 0 enc_OK 1 n 648 k 324 p 27 nlayers 24 nqc 304 nmqc 76 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428} la_table {2 2 3 2 2 2 3 2 2 2 3 2 3075 3330 3074 3074 3074 3074 3074 3074 3074 3074 3074 3074} qc_table {131072 65536 65536 65536 131076 65536 65536 65536 131080 131077 425998 131083 5632 65536 65536 65536 4356 65536 65536 131079 3080 131073 131078 425999 1536 65536 65536 65536 2564 65536 65536 65536 6152 65536 131074 65536 426000 65536 131082 65536 512 65536 65536 65536 5124 131081 65536 65536 6408 426001 65536 131075 5888 65536 65536 65536 772 65536 2314 65536 8 65536 426002 2827 6144 65536 65536 65536 4356 65536 5890 259 2568 65536 774 426003 6400 65536 65536 65536 2052 65536 65536 65536 1800 65536 65536 65536 426004 4617 65536 65536 3328 65536 65536 65536 4 6145 65536 65536 1544 426005 2054 65536 1792 65536 65536 65536 5636 5121 65536 65536 5896 2565 426006 4099 2816 65536 65536 65536 4868 65536 65536 4363 3336 65536 778 426007 6400 65536 65536 65536 5892 65536 65536 65536 2312 65536 65536 65536 426008 4613 2050 3591 768 65536 65536 65536 4100 1289 65536 65536 6408 426009 65536 519 262160 65536 65536 65536 262164 262161 262158 262159 262168 262165 262162 262163 425996 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262412 425997 262158 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262157 294926 262159 65536 65536 65536 65536 65536 65536 65536 65536 262160 65536 262158 294927 65536 65536 65536 65536 65536 65536 65536 65536 294928 262161 65536 262159 65536 65536 65536 65536 65536 65536 65536 65536 262160 294929 262162 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262161 294930 262163 65536 65536 65536 65536 262156 65536 65536 65536 262164 65536 262162 294931 65536 65536 65536 65536 65536 65536 65536 65536 294932 262165 65536 262163 65536 65536 65536 65536 65536 65536 65536 65536 262164 294933 262166 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262165 294934 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262166 294935}} wifi802_11_cr1_2_1296 {dec_OK 0 enc_OK 1 n 1296 k 648 p 54 nlayers 24 nqc 176 nmqc 88 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428} la_table {4 3 3 2 3 3 2 4 3 4 2 3 2566 4354 3330 3330 3330 3330 3330 3330 3330 3330 3330 3330} qc_table {141312 65536 136708 65536 143622 65536 142088 65536 425998 136967 12800 65536 12292 131329 3336 140037 138762 425999 9984 65536 1028 65536 518 12801 426000 143627 8448 140803 9476 1031 264 426001 11520 65536 4 65536 5128 5637 426002 141833 13056 65536 8964 65536 11272 12291 4618 426003 12032 65536 13064 2817 426004 4357 1280 65536 137474 65536 1540 65536 11526 10249 3336 426005 8448 65536 6148 65536 5896 8707 426006 11787 256 65536 6914 65536 260 65536 9736 65536 11274 426007 5892 4609 8 2055 426008 8969 12544 65536 4354 65536 7684 4875 8712 426009 262158 65536 262160 262159 262162 262161 262164 262163 262166 262165 262168 262167 425996 262169 65536 65536 262412 65536 262158 425997 65536 65536 65536 262157 294926 262159 65536 65536 262158 65536 262160 294927 65536 65536 65536 262159 294928 262161 65536 65536 262160 65536 262162 294929 65536 65536 65536 262161 294930 262163 262156 65536 262162 65536 262164 294931 65536 65536 65536 262163 294932 262165 65536 65536 262164 65536 262166 294933 65536 65536 65536 262165 294934 262167 65536 65536 262166 65536 262168 294935}} wifi802_11_cr1_2_1944 {dec_OK 0 enc_OK 1 n 1944 k 972 p 81 nlayers 24 nqc 120 nmqc 120 nm 26 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428} la_table {5 5 5 5 5 5 5 5 5 5 5 6 1804 6146 3586 3586 3586 3586 3586 3331 3842 3586 3586 3586} qc_table {145664 143876 133894 143880 151306 393230 768 138242 4 14088 132873 393231 7680 6148 140549 14344 3593 393232 15872 144641 13572 131847 8968 393233 10240 136195 16900 5639 7176 393234 0 2052 10758 12808 133131 393235 17664 20225 20226 14342 13320 393236 16640 9732 14597 18440 6922 393237 16384 3588 13317 7688 8203 393238 11521 17923 4 19720 2313 393239 512 14337 14595 8964 3082 393240 6144 15618 15364 6919 13064 4107 393241 262158 262159 262160 262161 262162 262163 262164 262165 262166 262167 262168 262169 393228 262412 262158 393229 262157 262159 262158 262158 262160 262159 262159 262161 262160 262160 262162 262161 262161 262163 262162 262156 262162 262164 262163 262163 262165 262164 262164 262166 262165 262165 262167 262166 262166 262168 262167}} wifi802_11_cr2_3_648 {dec_OK 0 enc_OK 1 n 648 k 432 p 27 nlayers 16 nqc 216 nmqc 56 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428} la_table {2 2 3 3 3 3 3 3 3330 3074 3074 3074 3074 3074 3074 3074} qc_table {137472 65536 134658 65536 136196 137729 131590 133131 132104 135181 426002 135695 65536 65536 3842 133891 2560 2305 135690 131335 133132 131077 133646 426003 4096 65536 65536 65536 5380 65536 65536 65536 264 513 5122 6659 426004 137737 1542 1803 65536 3329 65536 65536 65536 773 65536 3 65536 3341 1282 1799 2560 426005 6666 4111 5888 65536 6146 65536 3076 65536 4870 65536 4360 65536 5390 65536 5132 3585 426006 65536 65536 5633 65536 5123 65536 6405 65536 4359 65536 2057 65536 3595 1536 4621 2306 426007 3584 65536 65536 65536 5124 65536 5378 65536 4616 65536 6150 2819 426008 5889 4874 5647 65536 2817 65536 65536 65536 5381 65536 65536 4352 777 2818 5123 4620 426009 6670 6663 262164 65536 65536 65536 262168 262165 262162 262163 426000 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262416 426001 262162 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262161 294930 262163 65536 65536 65536 65536 65536 65536 65536 65536 262164 65536 262162 294931 65536 65536 65536 65536 65536 65536 65536 65536 294932 262165 65536 262163 65536 65536 65536 65536 262160 65536 65536 65536 262164 294933 262166 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262165 294934 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262166 294935}} wifi802_11_cr2_3_1296 {dec_OK 0 enc_OK 1 n 1296 k 864 p 54 nlayers 16 nqc 144 nmqc 72 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428} la_table {4 6 6 4 4 5 4 5 3588 3842 3330 3330 3330 3330 3330 3330} qc_table {141056 139009 136706 142083 132102 141317 133896 143883 426002 132623 6400 65536 10498 65536 132612 65536 3590 65536 8712 13313 137228 515 140558 426003 11008 65536 7426 65536 5380 65536 7174 65536 1804 7937 4366 3 426004 131593 5120 8449 12290 3333 1028 137735 136714 142861 10766 426005 11520 65536 4610 1793 3076 13059 1292 6405 426006 12809 65536 10241 65536 4099 8960 4615 8194 13067 1284 8205 11018 426007 2304 6145 3330 5635 7172 9479 6410 13325 426008 3343 65536 5633 65536 5379 8192 7177 1026 9739 4100 2063 6920 426009 262162 65536 262164 262163 262166 262165 262168 262167 426000 262169 65536 65536 262416 65536 262162 426001 65536 65536 65536 262161 294930 262163 65536 65536 262162 65536 262164 294931 65536 65536 65536 262163 294932 262165 262160 65536 262164 65536 262166 294933 65536 65536 65536 262165 294934 262167 65536 65536 262166 65536 262168 294935}} wifi802_11_cr2_3_1944 {dec_OK 0 enc_OK 1 n 1944 k 1296 p 81 nlayers 16 nqc 110 nmqc 112 nm 26 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428} la_table {9 9 9 9 8 9 9 9 3592 5122 3586 3586 3586 3331 3842 3586} qc_table {146688 150273 132098 147203 145412 133131 131597 135438 137487 393234 14336 18945 19714 5123 147463 137224 132105 148234 132876 393235 7168 5377 17410 2563 1796 134661 147718 5898 19214 393236 12288 9729 11010 19971 19460 1289 9226 3852 18445 393237 10240 513 13570 6403 13317 15878 5128 11275 393238 17664 5889 16386 2563 5636 5382 17420 5901 7438 393239 3072 1 17410 5123 14084 15621 10247 13323 11279 393240 14848 2049 8706 16387 19972 2823 19976 6153 14863 393241 262162 262163 262164 262165 262166 262167 262168 262169 393232 262416 262162 393233 262161 262163 262162 262162 262164 262163 262163 262165 262164 262160 262164 262166 262165 262165 262167 262166 262166 262168 262167}} wifi802_11_cr3_4_648 {dec_OK 0 enc_OK 1 n 648 k 486 p 27 nlayers 12 nqc 192 nmqc 48 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {5 4 4 3 3 5 3842 3074 3074 3074 3074 3074} qc_table {135168 65536 65536 65536 133380 65536 65536 65536 132104 65536 136706 65536 137740 135425 134662 65536 136464 131845 132874 65536 426004 131593 131598 137219 65536 3073 65536 65536 65536 6661 3074 65536 6400 3849 1542 65536 772 135185 5642 771 3852 426005 1038 136455 6400 65536 6658 65536 5636 65536 2310 65536 8 65536 1034 65536 1036 4609 2062 4099 2832 5893 426006 136975 2304 65536 65536 259 4356 65536 65536 1799 776 1793 2 136971 5392 135181 778 426007 6144 1281 65536 1795 260 3849 65536 3847 6152 3341 65536 2059 426008 2833 6658 3343 65536 513 65536 65536 65536 261 65536 65536 65536 5385 65536 3587 65536 6157 65536 4871 512 529 4866 523 6148 426009 3846 783 65536 65536 65536 65536 262164 262165 262166 65536 262168 262169 426002 262167 65536 65536 65536 65536 65536 65536 65536 65536 262164 65536 262418 426003 65536 65536 65536 65536 65536 65536 65536 65536 294932 262165 65536 262163 65536 65536 65536 65536 65536 65536 65536 65536 262164 294933 262166 65536 65536 65536 65536 65536 65536 65536 262162 65536 65536 262165 294934 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262166 294935}} wifi802_11_cr3_4_1296 {dec_OK 0 enc_OK 1 n 1296 k 972 p 54 nlayers 12 nqc 146 nmqc 76 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {8 8 8 8 8 8 4355 3586 3330 3330 3330 3330} qc_table {65536 141313 65536 141571 65536 138501 65536 140295 141056 134665 144130 132619 131844 139533 133126 133903 426004 132113 12288 65536 12034 65536 12292 65536 13062 65536 140808 65536 138250 5377 139788 2307 143886 8965 143888 426005 65536 9985 65536 10755 65536 9989 65536 4359 7680 1545 7170 4619 12804 5133 1286 3855 426006 10257 7424 65536 258 65536 9220 65536 12038 65536 12552 65536 12042 1 780 11011 8974 7685 8720 426007 65536 8193 65536 5891 65536 11269 65536 1799 256 12297 2818 1035 2564 2317 3078 4367 426008 4113 3328 65536 3842 65536 5892 65536 12038 65536 11016 65536 7434 1793 13324 12035 526 4101 13584 426009 262164 65536 262166 262165 262168 262167 426002 262169 65536 65536 262418 65536 262164 426003 65536 65536 65536 262163 294932 262165 65536 65536 262164 65536 262166 294933 65536 65536 262162 262165 294934 262167 65536 65536 262166 65536 262168 294935}} wifi802_11_cr3_4_1944 {dec_OK 0 enc_OK 1 n 1944 k 1458 p 81 nlayers 12 nqc 101 nmqc 104 nm 26 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428} la_table {12 12 12 12 12 12 4870 4610 3586 3586 3331 3842} qc_table {143360 138497 138242 141059 133380 146693 147209 142602 151563 140559 139280 136721 393236 1024 12545 10754 12291 2820 7685 12553 4362 10507 140556 134925 13839 393237 8960 19457 19970 13059 9476 8965 136454 135432 16393 15117 132878 8209 393238 2304 16641 11266 2307 13828 14341 18694 139783 10760 8972 11792 10001 393239 768 15873 1794 20483 17412 6661 20487 14088 9226 6668 2318 18448 393240 6656 19201 8450 5379 17668 15109 774 9735 8971 15885 9230 6671 393241 262164 262165 262166 262167 262168 262169 393234 262418 262164 393235 262163 262165 262164 262164 262166 262165 262162 262165 262167 262166 262166 262168 262167}} wifi802_11_cr5_6_648 {dec_OK 0 enc_OK 1 n 648 k 540 p 27 nlayers 8 nqc 140 nmqc 36 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {5 5 4 5 3842 3074 3074 3074} qc_table {65536 65536 133122 65536 135424 134401 135686 136451 133380 131845 132106 134151 133640 131081 132366 134923 135948 131597 134418 133647 137744 135953 426006 134419 65536 65536 65536 3587 768 3073 2818 4615 2820 6405 1286 6667 8 2313 522 1807 6668 2573 6158 531 3600 5137 1042 426007 5632 4097 1026 771 2564 5381 3078 1287 5384 3593 4874 1291 2832 2061 1294 4623 426008 1297 1298 3859 65536 1793 65536 65536 1792 4101 3586 3587 1028 2569 4102 6151 6152 1549 266 1803 3852 4625 2574 6671 2064 426009 5394 3603 65536 65536 65536 65536 262168 65536 65536 65536 426004 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262420 426005 262166 65536 65536 65536 65536 65536 65536 65536 65536 65536 65536 262165 294934 262167 65536 65536 65536 65536 262164 65536 65536 65536 262168 65536 262166 294935}} wifi802_11_cr5_6_1296 {dec_OK 0 enc_OK 1 n 1296 k 1080 p 54 nlayers 8 nqc 108 nmqc 56 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {10 9 9 10 5122 3330 3330 3330} qc_table {143360 65536 140546 65536 131588 138497 132614 144387 144648 135173 139786 134663 135692 139017 144654 132363 142608 141837 142866 139023 426006 144403 4352 1025 7682 1795 11012 2821 6150 1543 3592 5385 1546 9995 4364 10253 12046 1807 3856 141585 4882 426007 1792 513 13058 7939 11780 5893 4102 2823 13576 10249 2570 1803 11788 13581 8462 8975 8978 6417 426008 9747 65536 12289 65536 259 4864 1797 10498 12039 2564 7433 9222 13323 1288 2573 13322 1551 7948 529 6670 13075 784 426009 262166 65536 262168 262167 426004 262169 65536 65536 262420 65536 262166 426005 65536 65536 65536 262165 294934 262167 262164 65536 262166 65536 262168 294935}} wifi802_11_cr5_6_1944 {dec_OK 0 enc_OK 1 n 1944 k 1620 p 81 nlayers 8 nqc 89 nmqc 92 nm 26 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {18 18 17 17 6916 4098 3586 3331} qc_table {134400 143361 151554 147971 132100 150021 132870 138759 150536 144393 140554 146443 143629 149774 139023 150032 149777 136978 393238 17664 16129 18946 14339 16388 19717 14598 16647 1544 4105 13066 147468 17422 2319 12304 15889 13842 138003 393239 13056 3841 2 20483 6148 6405 10758 13831 11272 18185 18186 2315 17164 8973 14863 7441 13587 393240 4096 7425 9218 10499 11268 14341 15110 9479 12808 6153 16651 1036 16653 13326 1040 18706 13331 393241 262166 262167 262168 262169 393236 262420 262166 393237 262165 262167 262166 262164 262166 262168 262167}} 5g_graph1_set1_l4_p32 {dec_OK 0 enc_OK 1 n 832 k 704 p 32 nlayers 8 nqc 136 nmqc 36 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {4 4 5 5 3842 3074 3074 3074} qc_table {137728 132353 65536 65536 139020 132101 131586 139011 136976 137993 133638 134667 134932 133389 132362 131855 426008 139029 138770 131859 512 1797 65536 5379 138244 3337 65536 138759 133128 138001 65536 7179 1548 7189 3842 1039 3600 426009 134414 7955 65536 65536 6402 65536 65536 3841 7430 65536 2560 5381 1802 65536 7940 7945 270 1287 4360 3597 3346 271 5396 5393 426010 6931 6400 65536 65536 65536 5124 65536 65536 65536 4872 6401 5638 5123 5644 6925 2058 775 4112 3089 4878 5643 4116 3093 5138 426011 65536 65536 65536 65536 65536 65536 262170 65536 262168 262169 426006 262171 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262422 426007 65536 65536 65536 65536 65536 65536 65536 65536 294936 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 294937 262170 65536}} 5g_graph1_set1_l4_p64 {dec_OK 0 enc_OK 1 n 1664 k 1408 p 64 nlayers 8 nqc 102 nmqc 52 nm 14 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {8 9 9 9 4866 3330 3330 3330} qc_table {145920 132353 139778 139011 133638 140293 140554 146185 147212 142859 136976 133389 146962 131855 143124 140051 426008 139029 65536 13571 65536 1797 65536 138759 512 11529 12034 7179 146436 1039 141320 138001 9740 16147 142606 7189 3600 426009 10752 65536 14594 65536 16132 12033 7430 13573 12552 9479 9994 7945 8462 3597 3346 8463 13588 13585 426010 15123 14592 65536 5124 65536 5638 6401 13064 5123 2058 775 13836 5643 4878 6925 12304 3089 13330 3093 4116 426011 262168 65536 262170 262169 426006 262171 65536 65536 262422 65536 262168 426007 65536 65536 262166 262167 294936 262169 65536 65536 262168 65536 262170 294937}} 5g_graph1_set1_l4_p128 {dec_OK 0 enc_OK 1 n 3328 k 2816 p 128 nlayers 8 nqc 86 nmqc 88 nm 28 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {17 16 17 17 6660 4098 3331 3842} qc_table {162304 148737 156162 139011 156677 133638 146185 156938 159243 147212 133389 148239 136976 146962 140051 159508 139029 393240 512 28418 29955 162820 18181 155143 157704 11529 23563 26124 158990 1039 3600 138001 32531 7189 393241 27136 28417 14594 16132 29957 23814 25863 12552 24329 9994 3597 24846 24847 29969 19730 31507 29972 393242 30976 22785 21507 5124 5638 775 29448 2058 22027 30220 23309 21262 28688 19473 29714 4116 3093 393243 262168 262169 262170 262171 393238 262422 262168 393239 262166 262167 262169 262168 262168 262170 262169}} 5g_graph1_set1_l4_p256 {dec_OK 0 enc_OK 1 n 6656 k 5632 p 256 nlayers 8 nqc 86 nmqc 88 nm 56 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {17 16 17 17 10500 5378 3843 4866} qc_table {195072 148737 188930 171779 156677 133638 146185 189706 159243 179980 133389 181007 136976 179730 140051 192276 139029 393240 512 61186 29955 162820 18181 187911 157704 44297 56331 26124 158990 33807 36368 170769 65299 7189 393241 27136 28417 47362 16132 29957 23814 58631 45320 24329 9994 36365 57614 57615 62737 52498 64275 29972 393242 30976 22785 21507 5124 38406 33543 62216 34826 22027 62988 56077 54030 61456 19473 62482 36884 3093 393243 262168 262169 262170 262171 393238 262422 262168 393239 262166 262167 262169 262168 262168 262170 262169}} 5g_graph1_set2_l4_p384 {dec_OK 0 enc_OK 1 n 9984 k 8448 p 384 nlayers 8 nqc 86 nmqc 88 nm 84 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428} la_table {17 16 17 17 14340 6658 4355 5890} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393240 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 393241 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 393242 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 393243 262168 262169 262170 262171 393238 262422 262168 393239 262166 262167 262169 262168 262168 262170 262169}} 5g_graph1_set1_l5_p32 {dec_OK 0 enc_OK 1 n 864 k 704 p 32 nlayers 9 nqc 148 nmqc 40 nm 7 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 12} la_table {4 4 5 5 3842 3074 3074 3074 2} qc_table {137728 132353 65536 65536 139020 132101 131586 139011 136976 137993 133638 134667 134932 133389 132362 131855 426008 139029 138770 131859 512 1797 65536 5379 138244 3337 65536 138759 133128 138001 65536 7179 1548 7189 3842 1039 3600 426009 134414 7955 65536 65536 6402 65536 65536 3841 7430 65536 2560 5381 1802 65536 7940 7945 270 1287 4360 3597 3346 271 5396 5393 426010 6931 6400 65536 65536 65536 5124 65536 65536 65536 4872 6401 5638 5123 5644 6925 2058 775 4112 3089 4878 5643 4116 3093 5138 426011 65536 65536 65536 65536 65536 65536 262170 65536 262168 262169 426006 262171 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262422 426007 65536 65536 65536 65536 65536 65536 65536 65536 294936 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 294937 262170 65536 65536 65536 65536 65536 65536 65536 65536 65536 7424 1537 294938 65536}} 5g_graph1_set2_l5_p384 {dec_OK 0 enc_OK 1 n 10368 k 8448 p 384 nlayers 9 nqc 89 nmqc 92 nm 84 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 12} la_table {17 16 17 17 14340 6658 4355 5890 2} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393240 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 393241 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 393242 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 393243 262168 262169 262170 262171 393238 262422 262168 393239 262166 262167 262169 262168 262168 262170 262169 84992 46337 262170}} 5g_graph1_set1_l46_p32 {dec_OK 0 enc_OK 1 n 2176 k 704 p 32 nlayers 50 nqc 660 nmqc 168 nm 17 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {4 4 5 5 3842 3074 3074 3074 2 2 2 2 3 2 2 2 2 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2} qc_table {137728 132353 65536 65536 139020 132101 131586 139011 136976 137993 133638 134667 134932 133389 132362 131855 426008 139029 138770 131859 512 1797 65536 5379 138244 3337 65536 138759 133128 138001 65536 7179 1548 7189 3842 1039 3600 426009 134414 7955 65536 65536 6402 65536 65536 3841 7430 65536 2560 5381 1802 65536 7940 7945 270 1287 4360 3597 3346 271 5396 5393 426010 6931 6400 65536 65536 65536 5124 65536 65536 65536 4872 6401 5638 5123 5644 6925 2058 775 4112 3089 4878 5643 4116 3093 5138 426011 65536 65536 65536 65536 65536 65536 262170 65536 262168 262169 426006 262171 65536 65536 65536 65536 65536 65536 65536 65536 262168 65536 262422 426007 65536 65536 65536 65536 65536 65536 65536 65536 294936 262169 262166 262167 65536 65536 65536 65536 65536 65536 65536 65536 262168 294937 262170 65536 65536 65536 65536 65536 65536 65536 65536 65536 7424 1537 294938 65536 3328 65536 65536 65536 1804 3073 65536 515 7184 6933 267030 294939 5888 65536 5638 65536 4884 5133 7178 65536 426012 2833 7442 779 7168 65536 65536 65536 7940 3073 65536 65536 1800 426013 2062 7943 4096 65536 65536 65536 4876 65536 65536 65536 1552 1025 266518 1795 268824 3349 426014 1043 65536 5633 65536 65536 1792 3597 3338 5387 6164 3601 7442 426015 1796 65536 65536 65536 4360 65536 5378 65536 426016 513 6670 7 3328 2305 65536 65536 4876 3605 65536 65536 5648 426017 269334 267799 65536 65536 5386 65536 65536 2561 1810 65536 0 2573 426018 11 65536 65536 65536 6147 65536 65536 65536 5895 4352 65536 65536 269847 6420 65536 65536 426019 3584 65536 65536 65536 5900 65536 65536 65536 7952 4113 65536 65536 426020 1301 65536 3599 65536 1 65536 65536 65536 7949 65536 65536 65536 267033 266 65536 2048 426021 2834 65536 65536 65536 65536 65536 65536 65536 268822 4355 4884 1 426022 4363 65536 65536 65536 65536 1792 273 65536 65536 6928 4117 1038 426023 65536 65536 65536 65536 2316 2561 65536 65536 426024 2061 6930 4883 65536 65536 65536 65536 7168 2305 65536 65536 7944 426025 10 2055 65536 65536 65536 65536 65536 65536 262166 6659 5888 6409 426026 3851 65536 6401 65536 65536 3344 6405 65536 65536 788 2837 65536 426027 0 65536 65536 65536 3596 7181 65536 65536 426028 7697 65536 65536 65536 65536 4866 65536 65536 7169 2570 65536 65536 426029 6162 65536 65536 65536 65536 65536 4096 65536 269846 5635 3076 65536 426030 5131 65536 65536 65536 65536 65536 65536 2054 5127 65536 5889 5646 426031 768 65536 65536 65536 5892 65536 65536 65536 426032 65536 4866 7439 65536 65536 65536 65536 65536 6401 65536 65536 520 426033 2054 65536 65536 65536 65536 65536 0 65536 65536 65536 1284 7957 426034 5395 65536 65536 65536 65536 65536 5633 3086 65536 65536 263705 5138 426035 6144 65536 65536 65536 264472 65536 65536 65536 426036 6157 2314 65536 65536 7937 65536 65536 65536 269593 65536 65536 65536 426037 265238 4359 7424 65536 65536 65536 4108 65536 1806 65536 268568 65536 426038 65536 65536 65536 65536 65536 65536 513 65536 2315 65536 4885 6914 426039 65536 65536 65536 65536 7936 65536 65536 1799 426040 7953 65536 1039 65536 65536 65536 65536 65536 257 1286 65536 3852 426041 263958 65536 65536 65536 2318 65536 65536 65536 6162 65536 1280 65536 426042 4879 65536 65536 65536 65536 65536 1537 65536 268823 65536 7181 65536 426043 1792 65536 65536 65536 780 65536 65536 65536 426044 5897 7434 65536 65536 65536 65536 2819 65536 3329 65536 5383 65536 426045 65536 19 65536 65536 65536 65536 7424 65536 65536 65536 2312 5393 426046 65536 65536 65536 65536 65536 65536 1793 65536 3331 65536 2825 5906 426047 5376 65536 65536 65536 7428 65536 65536 65536 264472 65536 65536 65536 426048 65536 65536 65536 65536 5889 65536 65536 65536 264985 65536 65536 784 426049 3346 65536 65536 65536 65536 65536 65536 65536 265494 65536 2816 777 426050 7431 65536 65536 65536 65536 65536 65536 5894 65536 65536 5377 1802 426051}} 5g_graph1_set2_l46_p384 {dec_OK 0 enc_OK 1 n 26112 k 8448 p 384 nlayers 50 nqc 326 nmqc 328 nm 204 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {17 16 17 17 14340 6658 4355 5890 2 7 8 6 9 8 6 7 6 5 6 6 5 5 5 5 5 5 4 4 5 4 4 3 4 4 4 4 4 4 4 4 4 3 4 4 3 4 3 4 4 3} qc_table {209664 135937 143874 225539 177413 186374 212233 204810 158987 135436 222477 186127 158224 193042 177171 215572 219669 393240 19456 19458 18691 204804 36869 215815 215816 45577 75531 87564 186638 25359 90640 160273 84755 28693 393241 52480 64001 83970 84996 65541 41222 68359 40968 16137 33034 51213 22542 13583 33553 61458 52499 3348 393242 70656 22273 3 70404 50950 39175 14344 33802 78091 59148 87309 54286 77840 76817 69394 10004 91413 393243 262168 262169 262170 262171 393238 262422 262168 393239 262166 262167 262169 262168 262168 262170 262169 84992 46337 262170 49920 3585 29443 42508 61712 13077 302358 262171 71168 65798 266 89867 23565 64785 4626 57620 393244 2304 15873 80900 85255 74248 29198 393245 78592 45825 42243 4620 10000 57363 94229 279318 305688 393246 93696 59393 82186 34059 14605 77585 16146 21012 393247 25857 86786 70148 28423 98056 90638 393248 12288 26113 2060 12048 48149 347670 291607 393249 19712 47617 44554 59403 12813 18962 393250 80128 45315 68103 29460 356887 393251 36352 63500 35087 22800 88849 3093 393252 61696 513 53770 81421 14098 331033 393253 3329 86531 14603 74004 276758 393254 66560 77582 20752 91665 96021 393255 33281 41740 71693 33810 1043 393256 37120 54529 88071 61960 50442 393257 47872 52739 67593 87307 277270 393258 52481 26117 83984 54548 24853 393259 7680 2828 59661 5649 393260 6145 22786 15626 6930 393261 76288 40451 60164 86795 322070 393262 18433 4358 98055 79886 393263 18176 20738 19460 34831 393264 49665 49670 25864 393265 56832 4868 62483 70165 393266 64513 1294 37650 282137 393267 40704 58634 66573 285208 393268 25601 55047 328214 327705 393269 26112 51468 44814 335640 393270 82689 2050 92427 26901 393271 58880 37895 51727 79889 393272 81921 85766 524 330262 393273 53760 80142 76047 5394 393274 68865 21005 291607 393275 47360 45321 73994 54796 393276 66049 23811 88583 76051 393277 44800 9480 79889 393278 13313 80387 35593 73746 393279 28928 3588 317976 393280 28929 33808 29202 305177 393281 20480 19975 41737 332310 393282 34561 38150 3850 393283}} 5g_graph2_set1_l7_p32 {dec_OK 0 enc_OK 1 n 544 k 320 p 32 nlayers 11 nqc 132 nmqc 36 nm 5 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 3276} la_table {2 2 2 2 3074 3074 3074 3074 2 2 2} qc_table {65536 65536 65536 65536 133376 136449 134146 65536 425996 134409 138502 137731 1792 138501 65536 65536 138500 7177 65536 1539 131080 425997 518 138247 4352 65536 65536 65536 5124 65536 65536 65536 4104 4609 425998 3075 65536 2049 65536 65536 7684 2053 6658 5639 4616 9 4358 425999 65536 65536 65536 65536 65536 65536 262158 65536 262156 262157 426250 262159 65536 65536 65536 65536 65536 65536 65536 65536 262156 65536 262154 425995 65536 65536 65536 65536 65536 65536 65536 65536 294924 262157 65536 262155 65536 65536 65536 65536 65536 65536 262410 65536 262156 294925 262158 65536 65536 65536 65536 65536 65536 65536 65536 65536 4864 5633 294926 263947 65536 65536 65536 7943 65536 2305 65536 263947 1792 517 65536 294927 65536 65536 65536 65536 6912 1029 65536 3335 426000 7177 65536 269835}} 5g_graph2_set1_l7_p64 {dec_OK 0 enc_OK 1 n 1088 k 640 p 64 nlayers 11 nqc 84 nmqc 44 nm 9 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 3276} la_table {3 4 3 4 3586 3330 3330 3330 2 4 3} qc_table {133376 65536 134146 144641 146694 137731 425996 134409 65536 9731 9984 146693 146692 138247 8710 15369 139272 425997 4352 65536 13316 65536 12296 12801 425998 11267 65536 2049 14850 10245 7684 13831 4358 9 4616 425999 262156 65536 262158 262157 426250 262159 65536 65536 262154 65536 262156 425995 65536 65536 65536 262155 294924 262157 262410 65536 262156 65536 262158 294925 65536 65536 13056 5633 294926 263947 65536 10497 65536 517 65536 7943 65536 272139 9984 294927 65536 9221 65536 11527 6912 7177 426000 269835}} 5g_graph2_set1_l7_p128 {dec_OK 0 enc_OK 1 n 2176 k 1280 p 128 nlayers 11 nqc 62 nmqc 64 nm 17 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 3276} la_table {6 8 5 8 4356 4098 3586 3331 3 5 5} qc_table {133376 161025 150530 137731 146694 150793 393228 9984 9731 163076 163077 25094 138247 155656 31753 393229 20736 29185 11267 13316 28680 393230 2049 14850 7684 26629 20742 13831 4616 9 393231 262156 262157 262158 262159 393482 262154 262156 393227 262155 262157 262156 262410 262156 262158 262157 13056 22017 280331 262158 26368 10497 16901 7943 288523 262159 6912 25605 11527 7177 269835 393232}} 5g_graph2_set1_l7_p256 {dec_OK 0 enc_OK 1 n 4352 k 2560 p 256 nlayers 11 nqc 62 nmqc 64 nm 34 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 3276} la_table {6 8 5 8 5892 5378 4354 3843 3 5 5} qc_table {133376 161025 183298 137731 179462 183561 393228 42752 42499 195844 163077 57862 171015 188424 64521 393229 20736 29185 11267 13316 61448 393230 2049 14850 40452 26629 53510 13831 4616 32777 393231 262156 262157 262158 262159 393482 262154 262156 393227 262155 262157 262156 262410 262156 262158 262157 45824 54785 280331 262158 59136 10497 49669 40711 288523 262159 39680 58373 11527 7177 302603 393232}} 5g_graph2_set2_l7_p384 {dec_OK 0 enc_OK 1 n 6528 k 3840 p 384 nlayers 11 nqc 62 nmqc 64 nm 51 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 3276} la_table {6 8 5 8 7428 6658 5122 4355 3 5 5} qc_table {175616 155905 173570 147971 149254 175113 393228 6912 9219 143364 154629 7942 178951 178440 777 393229 6400 29185 29955 28164 29192 393230 34817 44802 28932 18437 31494 30215 7176 47625 393231 262156 262157 262158 262159 393482 262154 262156 393227 262155 262157 262156 262410 262156 262158 262157 18432 18945 269579 262158 2560 11265 30981 20487 274443 262159 33024 23557 25607 12553 309259 393232}} 5g_graph2_set1_l42_p32 {dec_OK 0 enc_OK 1 n 1664 k 320 p 32 nlayers 46 nqc 556 nmqc 140 nm 13 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {2 2 2 2 3074 3074 3074 3074 2 2 2 771 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2} qc_table {65536 65536 65536 65536 133376 136449 134146 65536 425996 134409 138502 137731 1792 138501 65536 65536 138500 7177 65536 1539 131080 425997 518 138247 4352 65536 65536 65536 5124 65536 65536 65536 4104 4609 425998 3075 65536 2049 65536 65536 7684 2053 6658 5639 4616 9 4358 425999 65536 65536 65536 65536 65536 65536 262158 65536 262156 262157 426250 262159 65536 65536 65536 65536 65536 65536 65536 65536 262156 65536 262154 425995 65536 65536 65536 65536 65536 65536 65536 65536 294924 262157 65536 262155 65536 65536 65536 65536 65536 65536 262410 65536 262156 294925 262158 65536 65536 65536 65536 65536 65536 65536 65536 65536 4864 5633 294926 263947 65536 65536 65536 7943 65536 2305 65536 263947 1792 517 65536 294927 65536 65536 65536 65536 6912 1029 65536 3335 426000 7177 65536 269835 65536 257 65536 65536 65536 4869 65536 65536 65536 267277 65536 3079 65536 426001 65536 262923 65536 65536 65536 65536 3584 65536 65536 65536 263692 7681 426002 65536 65536 65536 65536 65536 65536 65536 65536 268043 3336 2817 269578 426003 65536 65536 65536 65536 2816 65536 65536 65536 426004 6401 6 5383 65536 4617 65536 65536 65536 268301 65536 65536 2816 426005 65536 3079 65536 65536 65536 65536 65536 65536 65536 3843 65536 7937 426006 265739 65536 65536 65536 65536 4864 513 65536 65536 1544 269837 65536 426007 65536 65536 65536 65536 65536 4865 65536 65536 426008 264205 4358 262923 65536 65536 65536 65536 65536 65536 65536 65536 4864 426009 265994 267531 65536 65536 65536 65536 65536 2817 65536 65536 266764 3593 426010 264203 65536 65536 65536 65536 65536 7681 65536 266763 262156 7173 65536 426011 65536 65536 65536 65536 7168 65536 65536 65536 426012 65536 518 4615 65536 65536 65536 65536 65536 5121 65536 65536 5888 426013 268554 65536 65536 65536 65536 65536 65536 65536 65536 65536 2308 6657 426014 269579 65536 65536 65536 65536 3072 65536 65536 65536 2568 266765 65536 426015 65536 65536 65536 65536 65536 65536 65536 65536 426016 7681 7938 65536 65536 65536 65536 65536 65536 3589 65536 65536 5888 426017 65536 2819 65536 65536 65536 65536 65536 3585 2818 65536 65536 2057 426018 65536 65536 65536 65536 65536 65536 65536 65536 65536 1024 7173 65536 426019 65536 65536 65536 65536 262156 65536 65536 65536 426020 268813 7426 3847 65536 65536 65536 65536 65536 65536 65536 65536 2048 426021 5894 65536 65536 65536 65536 65536 65536 513 1282 65536 65536 1797 426022 65536 65536 65536 65536 65536 4608 65536 65536 65536 7172 65536 65536 426023 65536 65536 65536 65536 65536 4101 65536 65536 426024 5129 1794 2311 65536 2561 65536 65536 65536 262413 65536 65536 65536 426025 65536 65536 65536 65536 65536 65536 4608 65536 65536 65536 263692 3077 426026 65536 65536 65536 65536 65536 65536 65536 1026 1031 65536 65536 264970 426027 4864 65536 65536 65536 267532 65536 65536 65536 426028 263181 65536 65536 65536 6401 65536 65536 65536 2053 65536 65536 65536 426029 65536 270091 65536 65536 65536 65536 65536 65536 1538 65536 3072 65536 426030 6663 65536 65536 65536 65536 65536 65536 65536 65536 65536 268045 269066 426031 65536 65536 65536 65536 65536 7937 65536 65536 426032 517 65536 263691 65536 65536 65536 65536 3840 65536 65536 65536 262668 426033 65536 3079 65536 65536 2 65536 65536 65536 264970 65536 65536 268301 426034 65536 65536 65536 65536 65536 65536 257 65536 267787 65536 1285 65536 426035}} 5g_graph2_set2_l42_p384 {dec_OK 0 enc_OK 1 n 19968 k 3840 p 384 nlayers 46 nqc 207 nmqc 208 nm 156 norm_type 1 no_packing 0 special_qc 0 no_final_parity 0 max_schedule 0 sc_table {52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 52428 204} la_table {6 8 5 8 7428 6658 5122 4355 3 5 5 5 3 4 4 4 3 4 4 3 4 4 3 3 3 3 2 3 3 2 4 2 3 2 4 2 3 3 3 3 3 2 3 3 3 3} qc_table {175616 155905 173570 147971 149254 175113 393228 6912 9219 143364 154629 7942 178951 178440 777 393229 6400 29185 29955 28164 29192 393230 34817 44802 28932 18437 31494 30215 7176 47625 393231 262156 262157 262158 262159 393482 262154 262156 393227 262155 262157 262156 262410 262156 262158 262157 18432 18945 269579 262158 2560 11265 30981 20487 274443 262159 33024 23557 25607 12553 309259 393232 20481 47621 4103 288267 298765 393233 30208 17921 301068 393234 7169 33800 309514 307723 393235 15104 26625 5638 13319 393236 8192 23559 44553 301581 393237 9985 23811 264971 393238 12544 32001 8968 304653 393239 4865 30214 267531 303885 393240 17408 278282 282891 393241 22273 45321 296715 278540 393242 40449 5893 264459 263692 393243 47616 1542 11783 393244 14848 10753 302090 393245 19457 15620 301323 393246 40192 44808 279309 393247 5121 13314 393248 27136 22019 24325 393249 46593 39170 16393 393250 11520 5381 393251 17154 35079 276236 283917 393252 26368 12806 393253 17921 28418 43013 393254 28160 4356 393255 30722 39429 13319 14345 393256 769 305677 393257 21504 2053 266508 393258 42242 45831 293898 393259 44288 307468 265229 393260 19713 47109 266763 393261 6400 38658 43527 393262 271626 270093 393263 21505 38661 310795 393264 23808 33799 276748 393265 26370 289546 303885 393266 37633 1797 277515 393267}}"/>
        <PARAMETER NAME="HDL_INITIALIZATION" VALUE="{8192 55051360 {K, N}} {8196 20536 {NM, NO_PACKING, PSIZE}} {8200 1071109 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8204 0 {QC_OFF, LA_OFF, SC_OFF}} {65536 52428 SC_TABLE} {65540 12 {}} {98304 7 LA_TABLE} {98308 3079 {}} {98312 2824 {}} {98316 3335 {}} {98320 3079 {}} {131072 132352 QC_TABLE} {131076 65536 {}} {131080 134146 {}} {131084 134657 {}} {131088 131588 {}} {131092 131331 {}} {131096 142598 {}} {131100 140549 {}} {131104 137224 {}} {131108 137735 {}} {131112 131850 {}} {131116 131081 {}} {131120 139788 {}} {131124 132877 {}} {131128 142862 {}} {131132 428559 {}} {131136 0 {}} {131140 8961 {}} {131144 258 {}} {131148 6659 {}} {131152 4 {}} {131156 2565 {}} {131160 4102 {}} {131164 4103 {}} {131168 8712 {}} {131172 1033 {}} {131176 522 {}} {131180 136971 {}} {131184 12 {}} {131188 13069 {}} {131192 431120 {}} {131196 274703 {}} {131200 3072 {}} {131204 65536 {}} {131208 5634 {}} {131212 65536 {}} {131216 772 {}} {131220 7169 {}} {131224 13062 {}} {131228 11779 {}} {131232 6408 {}} {131236 4101 {}} {131240 4874 {}} {131244 519 {}} {131248 13324 {}} {131252 7433 {}} {131256 9486 {}} {131260 4619 {}} {131264 270864 {}} {131268 435985 {}} {131272 0 {}} {131276 13057 {}} {131280 4098 {}} {131284 7939 {}} {131288 3332 {}} {131292 9989 {}} {131296 6918 {}} {131300 8455 {}} {131304 2056 {}} {131308 6921 {}} {131312 13578 {}} {131316 3339 {}} {131320 8462 {}} {131324 13325 {}} {131328 427794 {}} {131332 271889 {}} {131336 9216 {}} {131340 1537 {}} {131344 770 {}} {131348 13059 {}} {131352 1028 {}} {131356 4869 {}} {131360 1030 {}} {131364 11527 {}} {131368 12296 {}} {131372 2313 {}} {131376 5644 {}} {131380 2827 {}} {131384 11022 {}} {131388 5901 {}} {131392 265746 {}} {131396 426259 {}} {8208 330307380 {K, N}} {8212 135348 {NM, NO_PACKING, PSIZE}} {8216 1116165 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8220 1376770 {QC_OFF, LA_OFF, SC_OFF}} {65544 52428 SC_TABLE} {65548 12 {}} {98336 25 LA_TABLE} {98340 3354 {}} {98344 4377 {}} {98348 3865 {}} {98352 3865 {}} {131408 167424 QC_TABLE} {131412 171521 {}} {131416 160002 {}} {131420 162819 {}} {131424 154628 {}} {131428 142341 {}} {131432 154886 {}} {131436 148999 {}} {131440 175112 {}} {131444 131849 {}} {131448 137482 {}} {131452 142347 {}} {131456 167180 {}} {131460 172045 {}} {131464 143886 {}} {131468 142607 {}} {131472 161296 {}} {131476 152593 {}} {131480 147475 {}} {131484 147988 {}} {131488 155925 {}} {131492 131350 {}} {131496 160535 {}} {131500 133144 {}} {131504 158745 {}} {131508 398876 {}} {131512 13824 {}} {131516 44033 {}} {131520 37122 {}} {131524 7171 {}} {131528 14084 {}} {131532 4869 {}} {131536 40710 {}} {131540 5639 {}} {131544 24584 {}} {131548 3081 {}} {131552 21770 {}} {131556 32780 {}} {131560 1293 {}} {131564 40462 {}} {131568 30735 {}} {131572 13072 {}} {131576 43793 {}} {131580 147730 {}} {131584 36115 {}} {131588 10773 {}} {131592 21270 {}} {131596 1815 {}} {131600 10009 {}} {131604 162074 {}} {131608 152603 {}} {131612 288028 {}} {131616 437021 {}} {131620 16128 {}} {131624 2817 {}} {131628 28674 {}} {131632 29187 {}} {131636 15620 {}} {131640 31493 {}} {131644 18438 {}} {131648 14087 {}} {131652 29192 {}} {131656 5129 {}} {131660 13578 {}} {131664 29195 {}} {131668 10764 {}} {131672 8461 {}} {131676 1038 {}} {131680 16911 {}} {131684 41744 {}} {131688 12817 {}} {131692 11794 {}} {131696 4371 {}} {131700 44820 {}} {131704 23576 {}} {131708 10522 {}} {131712 35355 {}} {131716 270877 {}} {131720 405278 {}} {131724 7168 {}} {131728 40961 {}} {131732 26114 {}} {131736 11267 {}} {131740 2052 {}} {131744 21509 {}} {131748 32262 {}} {131752 2311 {}} {131756 43272 {}} {131760 44553 {}} {131764 37642 {}} {131768 6155 {}} {131772 37132 {}} {131776 6670 {}} {131780 17170 {}} {131784 21011 {}} {131788 1044 {}} {131792 45333 {}} {131796 38678 {}} {131800 33559 {}} {131804 35608 {}} {131808 29977 {}} {131812 9242 {}} {131816 4635 {}} {131820 268062 {}} {131824 395295 {}} {131828 13312 {}} {131832 40705 {}} {131836 19202 {}} {131840 18947 {}} {131844 11780 {}} {131848 18181 {}} {131852 10758 {}} {131856 2823 {}} {131860 27656 {}} {131864 39177 {}} {131868 18443 {}} {131872 41741 {}} {131876 2319 {}} {131880 528 {}} {131884 43025 {}} {131888 40466 {}} {131892 276 {}} {131896 12565 {}} {131900 22806 {}} {131904 16151 {}} {131908 45848 {}} {131912 2585 {}} {131916 19226 {}} {131920 41243 {}} {131924 307487 {}} {131928 398112 {}} {8224 943734600 {K, N}} {8228 276840 {NM, NO_PACKING, PSIZE}} {8232 5330949 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8236 3539972 {QC_OFF, LA_OFF, SC_OFF}} {65552 52428 SC_TABLE} {65556 12 {}} {98368 32 LA_TABLE} {98372 3617 {}} {98376 4385 {}} {98380 4385 {}} {98384 4385 {}} {131936 154880 QC_TABLE} {131940 200449 {}} {131944 152323 {}} {131948 137732 {}} {131952 184325 {}} {131956 193798 {}} {131960 182279 {}} {131964 175881 {}} {131968 215818 {}} {131972 135435 {}} {131976 153100 {}} {131980 217358 {}} {131984 192016 {}} {131988 151825 {}} {131992 209683 {}} {131996 173333 {}} {132000 143127 {}} {132004 150552 {}} {132008 149785 {}} {132012 169498 {}} {132016 220443 {}} {132020 166684 {}} {132024 215837 {}} {132028 161310 {}} {132032 219423 {}} {132036 138016 {}} {132040 206369 {}} {132044 168227 {}} {132048 202532 {}} {132052 155941 {}} {132056 158246 {}} {132060 172071 {}} {132064 429864 {}} {132068 70144 {}} {132072 29441 {}} {132076 215298 {}} {132080 86531 {}} {132084 31748 {}} {132088 75014 {}} {132092 148744 {}} {132096 16393 {}} {132100 87562 {}} {132104 22540 {}} {132108 166669 {}} {132112 166159 {}} {132116 54288 {}} {132120 171282 {}} {132124 49939 {}} {132128 222484 {}} {132132 20757 {}} {132136 180758 {}} {132140 279 {}} {132144 40728 {}} {132148 14361 {}} {132152 18458 {}} {132156 32283 {}} {132160 70940 {}} {132164 39965 {}} {132168 8222 {}} {132172 28447 {}} {132176 44832 {}} {132180 209442 {}} {132184 57379 {}} {132188 52773 {}} {132192 7463 {}} {132196 289320 {}} {132200 478761 {}} {132204 34304 {}} {132208 90881 {}} {132212 44802 {}} {132216 6147 {}} {132220 64772 {}} {132224 61957 {}} {132228 47879 {}} {132232 24072 {}} {132236 6665 {}} {132240 22282 {}} {132244 77323 {}} {132248 48909 {}} {132252 82702 {}} {132256 5647 {}} {132260 62737 {}} {132264 75282 {}} {132268 61459 {}} {132272 21524 {}} {132276 19477 {}} {132280 87574 {}} {132284 88343 {}} {132288 44568 {}} {132292 68889 {}} {132296 84250 {}} {132300 54812 {}} {132304 55841 {}} {132308 26658 {}} {132312 10275 {}} {132316 50468 {}} {132320 18725 {}} {132324 58662 {}} {132328 16167 {}} {132332 331305 {}} {132336 411690 {}} {132340 47106 {}} {132344 17923 {}} {132348 63236 {}} {132352 3589 {}} {132356 5638 {}} {132360 1799 {}} {132364 72968 {}} {132368 13833 {}} {132372 90123 {}} {132376 6668 {}} {132380 27661 {}} {132384 2574 {}} {132388 76303 {}} {132392 31504 {}} {132396 35601 {}} {132400 29970 {}} {132404 86036 {}} {132408 12565 {}} {132412 51734 {}} {132416 91927 {}} {132420 87576 {}} {132424 57370 {}} {132428 27163 {}} {132432 69917 {}} {132436 45342 {}} {132440 62751 {}} {132444 25120 {}} {132448 90913 {}} {132452 45602 {}} {132456 45091 {}} {132460 37668 {}} {132464 71718 {}} {132468 318762 {}} {132472 446507 {}} {132476 64768 {}} {132480 69889 {}} {132484 23042 {}} {132488 38661 {}} {132492 79622 {}} {132496 81927 {}} {132500 86792 {}} {132504 75530 {}} {132508 37899 {}} {132512 12300 {}} {132516 23309 {}} {132520 15886 {}} {132524 25615 {}} {132528 59408 {}} {132532 37393 {}} {132536 51218 {}} {132540 34579 {}} {132544 3092 {}} {132548 45846 {}} {132552 59417 {}} {132556 5403 {}} {132560 84764 {}} {132564 80157 {}} {132568 89374 {}} {132572 8735 {}} {132576 24864 {}} {132580 47905 {}} {132584 9762 {}} {132588 60196 {}} {132592 13349 {}} {132596 43558 {}} {132600 14887 {}} {132604 327979 {}} {132608 393260 {}} {8240 21234312 {K, N}} {8244 14363 {NM, NO_PACKING, PSIZE}} {8248 1087512 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8252 6358534 {QC_OFF, LA_OFF, SC_OFF}} {65560 52428 SC_TABLE} {65564 52428 {}} {65568 52428 {}} {65572 52428 {}} {65576 52428 {}} {65580 52428 {}} {98400 2 LA_TABLE} {98404 2 {}} {98408 3 {}} {98412 2 {}} {98416 2 {}} {98420 2 {}} {98424 3 {}} {98428 2 {}} {98432 2 {}} {98436 2 {}} {98440 3 {}} {98444 2 {}} {98448 3075 {}} {98452 3330 {}} {98456 3074 {}} {98460 3074 {}} {98464 3074 {}} {98468 3074 {}} {98472 3074 {}} {98476 3074 {}} {98480 3074 {}} {98484 3074 {}} {98488 3074 {}} {98492 3074 {}} {132624 131072 QC_TABLE} {132628 65536 {}} {132632 65536 {}} {132636 65536 {}} {132640 131076 {}} {132644 65536 {}} {132648 65536 {}} {132652 65536 {}} {132656 131080 {}} {132660 131077 {}} {132664 425998 {}} {132668 131083 {}} {132672 5632 {}} {132676 65536 {}} {132680 65536 {}} {132684 65536 {}} {132688 4356 {}} {132692 65536 {}} {132696 65536 {}} {132700 131079 {}} {132704 3080 {}} {132708 131073 {}} {132712 131078 {}} {132716 425999 {}} {132720 1536 {}} {132724 65536 {}} {132728 65536 {}} {132732 65536 {}} {132736 2564 {}} {132740 65536 {}} {132744 65536 {}} {132748 65536 {}} {132752 6152 {}} {132756 65536 {}} {132760 131074 {}} {132764 65536 {}} {132768 426000 {}} {132772 65536 {}} {132776 131082 {}} {132780 65536 {}} {132784 512 {}} {132788 65536 {}} {132792 65536 {}} {132796 65536 {}} {132800 5124 {}} {132804 131081 {}} {132808 65536 {}} {132812 65536 {}} {132816 6408 {}} {132820 426001 {}} {132824 65536 {}} {132828 131075 {}} {132832 5888 {}} {132836 65536 {}} {132840 65536 {}} {132844 65536 {}} {132848 772 {}} {132852 65536 {}} {132856 2314 {}} {132860 65536 {}} {132864 8 {}} {132868 65536 {}} {132872 426002 {}} {132876 2827 {}} {132880 6144 {}} {132884 65536 {}} {132888 65536 {}} {132892 65536 {}} {132896 4356 {}} {132900 65536 {}} {132904 5890 {}} {132908 259 {}} {132912 2568 {}} {132916 65536 {}} {132920 774 {}} {132924 426003 {}} {132928 6400 {}} {132932 65536 {}} {132936 65536 {}} {132940 65536 {}} {132944 2052 {}} {132948 65536 {}} {132952 65536 {}} {132956 65536 {}} {132960 1800 {}} {132964 65536 {}} {132968 65536 {}} {132972 65536 {}} {132976 426004 {}} {132980 4617 {}} {132984 65536 {}} {132988 65536 {}} {132992 3328 {}} {132996 65536 {}} {133000 65536 {}} {133004 65536 {}} {133008 4 {}} {133012 6145 {}} {133016 65536 {}} {133020 65536 {}} {133024 1544 {}} {133028 426005 {}} {133032 2054 {}} {133036 65536 {}} {133040 1792 {}} {133044 65536 {}} {133048 65536 {}} {133052 65536 {}} {133056 5636 {}} {133060 5121 {}} {133064 65536 {}} {133068 65536 {}} {133072 5896 {}} {133076 2565 {}} {133080 426006 {}} {133084 4099 {}} {133088 2816 {}} {133092 65536 {}} {133096 65536 {}} {133100 65536 {}} {133104 4868 {}} {133108 65536 {}} {133112 65536 {}} {133116 4363 {}} {133120 3336 {}} {133124 65536 {}} {133128 778 {}} {133132 426007 {}} {133136 6400 {}} {133140 65536 {}} {133144 65536 {}} {133148 65536 {}} {133152 5892 {}} {133156 65536 {}} {133160 65536 {}} {133164 65536 {}} {133168 2312 {}} {133172 65536 {}} {133176 65536 {}} {133180 65536 {}} {133184 426008 {}} {133188 4613 {}} {133192 2050 {}} {133196 3591 {}} {133200 768 {}} {133204 65536 {}} {133208 65536 {}} {133212 65536 {}} {133216 4100 {}} {133220 1289 {}} {133224 65536 {}} {133228 65536 {}} {133232 6408 {}} {133236 426009 {}} {133240 65536 {}} {133244 519 {}} {133248 262160 {}} {133252 65536 {}} {133256 65536 {}} {133260 65536 {}} {133264 262164 {}} {133268 262161 {}} {133272 262158 {}} {133276 262159 {}} {133280 262168 {}} {133284 262165 {}} {133288 262162 {}} {133292 262163 {}} {133296 425996 {}} {133300 262169 {}} {133304 262166 {}} {133308 262167 {}} {133312 65536 {}} {133316 65536 {}} {133320 65536 {}} {133324 65536 {}} {133328 65536 {}} {133332 65536 {}} {133336 65536 {}} {133340 65536 {}} {133344 262412 {}} {133348 425997 {}} {133352 262158 {}} {133356 65536 {}} {133360 65536 {}} {133364 65536 {}} {133368 65536 {}} {133372 65536 {}} {133376 65536 {}} {133380 65536 {}} {133384 65536 {}} {133388 65536 {}} {133392 65536 {}} {133396 262157 {}} {133400 294926 {}} {133404 262159 {}} {133408 65536 {}} {133412 65536 {}} {133416 65536 {}} {133420 65536 {}} {133424 65536 {}} {133428 65536 {}} {133432 65536 {}} {133436 65536 {}} {133440 262160 {}} {133444 65536 {}} {133448 262158 {}} {133452 294927 {}} {133456 65536 {}} {133460 65536 {}} {133464 65536 {}} {133468 65536 {}} {133472 65536 {}} {133476 65536 {}} {133480 65536 {}} {133484 65536 {}} {133488 294928 {}} {133492 262161 {}} {133496 65536 {}} {133500 262159 {}} {133504 65536 {}} {133508 65536 {}} {133512 65536 {}} {133516 65536 {}} {133520 65536 {}} {133524 65536 {}} {133528 65536 {}} {133532 65536 {}} {133536 262160 {}} {133540 294929 {}} {133544 262162 {}} {133548 65536 {}} {133552 65536 {}} {133556 65536 {}} {133560 65536 {}} {133564 65536 {}} {133568 65536 {}} {133572 65536 {}} {133576 65536 {}} {133580 65536 {}} {133584 65536 {}} {133588 262161 {}} {133592 294930 {}} {133596 262163 {}} {133600 65536 {}} {133604 65536 {}} {133608 65536 {}} {133612 65536 {}} {133616 262156 {}} {133620 65536 {}} {133624 65536 {}} {133628 65536 {}} {133632 262164 {}} {133636 65536 {}} {133640 262162 {}} {133644 294931 {}} {133648 65536 {}} {133652 65536 {}} {133656 65536 {}} {133660 65536 {}} {133664 65536 {}} {133668 65536 {}} {133672 65536 {}} {133676 65536 {}} {133680 294932 {}} {133684 262165 {}} {133688 65536 {}} {133692 262163 {}} {133696 65536 {}} {133700 65536 {}} {133704 65536 {}} {133708 65536 {}} {133712 65536 {}} {133716 65536 {}} {133720 65536 {}} {133724 65536 {}} {133728 262164 {}} {133732 294933 {}} {133736 262166 {}} {133740 65536 {}} {133744 65536 {}} {133748 65536 {}} {133752 65536 {}} {133756 65536 {}} {133760 65536 {}} {133764 65536 {}} {133768 65536 {}} {133772 65536 {}} {133776 65536 {}} {133780 262165 {}} {133784 294934 {}} {133788 262167 {}} {133792 65536 {}} {133796 65536 {}} {133800 65536 {}} {133804 65536 {}} {133808 65536 {}} {133812 65536 {}} {133816 65536 {}} {133820 65536 {}} {133824 262168 {}} {133828 65536 {}} {133832 262166 {}} {133836 294935 {}} {8256 42468624 {K, N}} {8260 26678 {NM, NO_PACKING, PSIZE}} {8264 1093656 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8268 11340812 {QC_OFF, LA_OFF, SC_OFF}} {65584 52428 SC_TABLE} {65588 52428 {}} {65592 52428 {}} {65596 52428 {}} {65600 52428 {}} {65604 52428 {}} {98496 4 LA_TABLE} {98500 3 {}} {98504 3 {}} {98508 2 {}} {98512 3 {}} {98516 3 {}} {98520 2 {}} {98524 4 {}} {98528 3 {}} {98532 4 {}} {98536 2 {}} {98540 3 {}} {98544 2566 {}} {98548 4354 {}} {98552 3330 {}} {98556 3330 {}} {98560 3330 {}} {98564 3330 {}} {98568 3330 {}} {98572 3330 {}} {98576 3330 {}} {98580 3330 {}} {98584 3330 {}} {98588 3330 {}} {133840 141312 QC_TABLE} {133844 65536 {}} {133848 136708 {}} {133852 65536 {}} {133856 143622 {}} {133860 65536 {}} {133864 142088 {}} {133868 65536 {}} {133872 425998 {}} {133876 136967 {}} {133880 12800 {}} {133884 65536 {}} {133888 12292 {}} {133892 131329 {}} {133896 3336 {}} {133900 140037 {}} {133904 138762 {}} {133908 425999 {}} {133912 9984 {}} {133916 65536 {}} {133920 1028 {}} {133924 65536 {}} {133928 518 {}} {133932 12801 {}} {133936 426000 {}} {133940 143627 {}} {133944 8448 {}} {133948 140803 {}} {133952 9476 {}} {133956 1031 {}} {133960 264 {}} {133964 426001 {}} {133968 11520 {}} {133972 65536 {}} {133976 4 {}} {133980 65536 {}} {133984 5128 {}} {133988 5637 {}} {133992 426002 {}} {133996 141833 {}} {134000 13056 {}} {134004 65536 {}} {134008 8964 {}} {134012 65536 {}} {134016 11272 {}} {134020 12291 {}} {134024 4618 {}} {134028 426003 {}} {134032 12032 {}} {134036 65536 {}} {134040 13064 {}} {134044 2817 {}} {134048 426004 {}} {134052 4357 {}} {134056 1280 {}} {134060 65536 {}} {134064 137474 {}} {134068 65536 {}} {134072 1540 {}} {134076 65536 {}} {134080 11526 {}} {134084 10249 {}} {134088 3336 {}} {134092 426005 {}} {134096 8448 {}} {134100 65536 {}} {134104 6148 {}} {134108 65536 {}} {134112 5896 {}} {134116 8707 {}} {134120 426006 {}} {134124 11787 {}} {134128 256 {}} {134132 65536 {}} {134136 6914 {}} {134140 65536 {}} {134144 260 {}} {134148 65536 {}} {134152 9736 {}} {134156 65536 {}} {134160 11274 {}} {134164 426007 {}} {134168 5892 {}} {134172 4609 {}} {134176 8 {}} {134180 2055 {}} {134184 426008 {}} {134188 8969 {}} {134192 12544 {}} {134196 65536 {}} {134200 4354 {}} {134204 65536 {}} {134208 7684 {}} {134212 4875 {}} {134216 8712 {}} {134220 426009 {}} {134224 262158 {}} {134228 65536 {}} {134232 262160 {}} {134236 262159 {}} {134240 262162 {}} {134244 262161 {}} {134248 262164 {}} {134252 262163 {}} {134256 262166 {}} {134260 262165 {}} {134264 262168 {}} {134268 262167 {}} {134272 425996 {}} {134276 262169 {}} {134280 65536 {}} {134284 65536 {}} {134288 262412 {}} {134292 65536 {}} {134296 262158 {}} {134300 425997 {}} {134304 65536 {}} {134308 65536 {}} {134312 65536 {}} {134316 262157 {}} {134320 294926 {}} {134324 262159 {}} {134328 65536 {}} {134332 65536 {}} {134336 262158 {}} {134340 65536 {}} {134344 262160 {}} {134348 294927 {}} {134352 65536 {}} {134356 65536 {}} {134360 65536 {}} {134364 262159 {}} {134368 294928 {}} {134372 262161 {}} {134376 65536 {}} {134380 65536 {}} {134384 262160 {}} {134388 65536 {}} {134392 262162 {}} {134396 294929 {}} {134400 65536 {}} {134404 65536 {}} {134408 65536 {}} {134412 262161 {}} {134416 294930 {}} {134420 262163 {}} {134424 262156 {}} {134428 65536 {}} {134432 262162 {}} {134436 65536 {}} {134440 262164 {}} {134444 294931 {}} {134448 65536 {}} {134452 65536 {}} {134456 65536 {}} {134460 262163 {}} {134464 294932 {}} {134468 262165 {}} {134472 65536 {}} {134476 65536 {}} {134480 262164 {}} {134484 65536 {}} {134488 262166 {}} {134492 294933 {}} {134496 65536 {}} {134500 65536 {}} {134504 65536 {}} {134508 262165 {}} {134512 294934 {}} {134516 262167 {}} {134520 65536 {}} {134524 65536 {}} {134528 262166 {}} {134532 65536 {}} {134536 262168 {}} {134540 294935 {}} {8272 63702936 {K, N}} {8276 53329 {NM, NO_PACKING, PSIZE}} {8280 1110040 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8284 14225938 {QC_OFF, LA_OFF, SC_OFF}} {65608 52428 SC_TABLE} {65612 52428 {}} {65616 52428 {}} {65620 52428 {}} {65624 52428 {}} {65628 52428 {}} {98592 5 LA_TABLE} {98596 5 {}} {98600 5 {}} {98604 5 {}} {98608 5 {}} {98612 5 {}} {98616 5 {}} {98620 5 {}} {98624 5 {}} {98628 5 {}} {98632 5 {}} {98636 6 {}} {98640 1804 {}} {98644 6146 {}} {98648 3586 {}} {98652 3586 {}} {98656 3586 {}} {98660 3586 {}} {98664 3586 {}} {98668 3331 {}} {98672 3842 {}} {98676 3586 {}} {98680 3586 {}} {98684 3586 {}} {134544 145664 QC_TABLE} {134548 143876 {}} {134552 133894 {}} {134556 143880 {}} {134560 151306 {}} {134564 393230 {}} {134568 768 {}} {134572 138242 {}} {134576 4 {}} {134580 14088 {}} {134584 132873 {}} {134588 393231 {}} {134592 7680 {}} {134596 6148 {}} {134600 140549 {}} {134604 14344 {}} {134608 3593 {}} {134612 393232 {}} {134616 15872 {}} {134620 144641 {}} {134624 13572 {}} {134628 131847 {}} {134632 8968 {}} {134636 393233 {}} {134640 10240 {}} {134644 136195 {}} {134648 16900 {}} {134652 5639 {}} {134656 7176 {}} {134660 393234 {}} {134664 0 {}} {134668 2052 {}} {134672 10758 {}} {134676 12808 {}} {134680 133131 {}} {134684 393235 {}} {134688 17664 {}} {134692 20225 {}} {134696 20226 {}} {134700 14342 {}} {134704 13320 {}} {134708 393236 {}} {134712 16640 {}} {134716 9732 {}} {134720 14597 {}} {134724 18440 {}} {134728 6922 {}} {134732 393237 {}} {134736 16384 {}} {134740 3588 {}} {134744 13317 {}} {134748 7688 {}} {134752 8203 {}} {134756 393238 {}} {134760 11521 {}} {134764 17923 {}} {134768 4 {}} {134772 19720 {}} {134776 2313 {}} {134780 393239 {}} {134784 512 {}} {134788 14337 {}} {134792 14595 {}} {134796 8964 {}} {134800 3082 {}} {134804 393240 {}} {134808 6144 {}} {134812 15618 {}} {134816 15364 {}} {134820 6919 {}} {134824 13064 {}} {134828 4107 {}} {134832 393241 {}} {134836 262158 {}} {134840 262159 {}} {134844 262160 {}} {134848 262161 {}} {134852 262162 {}} {134856 262163 {}} {134860 262164 {}} {134864 262165 {}} {134868 262166 {}} {134872 262167 {}} {134876 262168 {}} {134880 262169 {}} {134884 393228 {}} {134888 262412 {}} {134892 262158 {}} {134896 393229 {}} {134900 262157 {}} {134904 262159 {}} {134908 262158 {}} {134912 262158 {}} {134916 262160 {}} {134920 262159 {}} {134924 262159 {}} {134928 262161 {}} {134932 262160 {}} {134936 262160 {}} {134940 262162 {}} {134944 262161 {}} {134948 262161 {}} {134952 262163 {}} {134956 262162 {}} {134960 262156 {}} {134964 262162 {}} {134968 262164 {}} {134972 262163 {}} {134976 262163 {}} {134980 262165 {}} {134984 262164 {}} {134988 262164 {}} {134992 262166 {}} {134996 262165 {}} {135000 262165 {}} {135004 262167 {}} {135008 262166 {}} {135012 262166 {}} {135016 262168 {}} {135020 262167 {}} {8288 28312200 {K, N}} {8292 14363 {NM, NO_PACKING, PSIZE}} {8296 1077264 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8300 16193560 {QC_OFF, LA_OFF, SC_OFF}} {65632 52428 SC_TABLE} {65636 52428 {}} {65640 52428 {}} {65644 52428 {}} {98688 2 LA_TABLE} {98692 2 {}} {98696 3 {}} {98700 3 {}} {98704 3 {}} {98708 3 {}} {98712 3 {}} {98716 3 {}} {98720 3330 {}} {98724 3074 {}} {98728 3074 {}} {98732 3074 {}} {98736 3074 {}} {98740 3074 {}} {98744 3074 {}} {98748 3074 {}} {135024 137472 QC_TABLE} {135028 65536 {}} {135032 134658 {}} {135036 65536 {}} {135040 136196 {}} {135044 137729 {}} {135048 131590 {}} {135052 133131 {}} {135056 132104 {}} {135060 135181 {}} {135064 426002 {}} {135068 135695 {}} {135072 65536 {}} {135076 65536 {}} {135080 3842 {}} {135084 133891 {}} {135088 2560 {}} {135092 2305 {}} {135096 135690 {}} {135100 131335 {}} {135104 133132 {}} {135108 131077 {}} {135112 133646 {}} {135116 426003 {}} {135120 4096 {}} {135124 65536 {}} {135128 65536 {}} {135132 65536 {}} {135136 5380 {}} {135140 65536 {}} {135144 65536 {}} {135148 65536 {}} {135152 264 {}} {135156 513 {}} {135160 5122 {}} {135164 6659 {}} {135168 426004 {}} {135172 137737 {}} {135176 1542 {}} {135180 1803 {}} {135184 65536 {}} {135188 3329 {}} {135192 65536 {}} {135196 65536 {}} {135200 65536 {}} {135204 773 {}} {135208 65536 {}} {135212 3 {}} {135216 65536 {}} {135220 3341 {}} {135224 1282 {}} {135228 1799 {}} {135232 2560 {}} {135236 426005 {}} {135240 6666 {}} {135244 4111 {}} {135248 5888 {}} {135252 65536 {}} {135256 6146 {}} {135260 65536 {}} {135264 3076 {}} {135268 65536 {}} {135272 4870 {}} {135276 65536 {}} {135280 4360 {}} {135284 65536 {}} {135288 5390 {}} {135292 65536 {}} {135296 5132 {}} {135300 3585 {}} {135304 426006 {}} {135308 65536 {}} {135312 65536 {}} {135316 5633 {}} {135320 65536 {}} {135324 5123 {}} {135328 65536 {}} {135332 6405 {}} {135336 65536 {}} {135340 4359 {}} {135344 65536 {}} {135348 2057 {}} {135352 65536 {}} {135356 3595 {}} {135360 1536 {}} {135364 4621 {}} {135368 2306 {}} {135372 426007 {}} {135376 3584 {}} {135380 65536 {}} {135384 65536 {}} {135388 65536 {}} {135392 5124 {}} {135396 65536 {}} {135400 5378 {}} {135404 65536 {}} {135408 4616 {}} {135412 65536 {}} {135416 6150 {}} {135420 2819 {}} {135424 426008 {}} {135428 5889 {}} {135432 4874 {}} {135436 5647 {}} {135440 65536 {}} {135444 2817 {}} {135448 65536 {}} {135452 65536 {}} {135456 65536 {}} {135460 5381 {}} {135464 65536 {}} {135468 65536 {}} {135472 4352 {}} {135476 777 {}} {135480 2818 {}} {135484 5123 {}} {135488 4620 {}} {135492 426009 {}} {135496 6670 {}} {135500 6663 {}} {135504 262164 {}} {135508 65536 {}} {135512 65536 {}} {135516 65536 {}} {135520 262168 {}} {135524 262165 {}} {135528 262162 {}} {135532 262163 {}} {135536 426000 {}} {135540 262169 {}} {135544 262166 {}} {135548 262167 {}} {135552 65536 {}} {135556 65536 {}} {135560 65536 {}} {135564 65536 {}} {135568 65536 {}} {135572 65536 {}} {135576 65536 {}} {135580 65536 {}} {135584 262416 {}} {135588 426001 {}} {135592 262162 {}} {135596 65536 {}} {135600 65536 {}} {135604 65536 {}} {135608 65536 {}} {135612 65536 {}} {135616 65536 {}} {135620 65536 {}} {135624 65536 {}} {135628 65536 {}} {135632 65536 {}} {135636 262161 {}} {135640 294930 {}} {135644 262163 {}} {135648 65536 {}} {135652 65536 {}} {135656 65536 {}} {135660 65536 {}} {135664 65536 {}} {135668 65536 {}} {135672 65536 {}} {135676 65536 {}} {135680 262164 {}} {135684 65536 {}} {135688 262162 {}} {135692 294931 {}} {135696 65536 {}} {135700 65536 {}} {135704 65536 {}} {135708 65536 {}} {135712 65536 {}} {135716 65536 {}} {135720 65536 {}} {135724 65536 {}} {135728 294932 {}} {135732 262165 {}} {135736 65536 {}} {135740 262163 {}} {135744 65536 {}} {135748 65536 {}} {135752 65536 {}} {135756 65536 {}} {135760 262160 {}} {135764 65536 {}} {135768 65536 {}} {135772 65536 {}} {135776 262164 {}} {135780 294933 {}} {135784 262166 {}} {135788 65536 {}} {135792 65536 {}} {135796 65536 {}} {135800 65536 {}} {135804 65536 {}} {135808 65536 {}} {135812 65536 {}} {135816 65536 {}} {135820 65536 {}} {135824 65536 {}} {135828 262165 {}} {135832 294934 {}} {135836 262167 {}} {135840 65536 {}} {135844 65536 {}} {135848 65536 {}} {135852 65536 {}} {135856 65536 {}} {135860 65536 {}} {135864 65536 {}} {135868 65536 {}} {135872 262168 {}} {135876 65536 {}} {135880 262166 {}} {135884 294935 {}} {8304 56624400 {K, N}} {8308 26678 {NM, NO_PACKING, PSIZE}} {8312 1085456 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8316 19733532 {QC_OFF, LA_OFF, SC_OFF}} {65648 52428 SC_TABLE} {65652 52428 {}} {65656 52428 {}} {65660 52428 {}} {98752 4 LA_TABLE} {98756 6 {}} {98760 6 {}} {98764 4 {}} {98768 4 {}} {98772 5 {}} {98776 4 {}} {98780 5 {}} {98784 3588 {}} {98788 3842 {}} {98792 3330 {}} {98796 3330 {}} {98800 3330 {}} {98804 3330 {}} {98808 3330 {}} {98812 3330 {}} {135888 141056 QC_TABLE} {135892 139009 {}} {135896 136706 {}} {135900 142083 {}} {135904 132102 {}} {135908 141317 {}} {135912 133896 {}} {135916 143883 {}} {135920 426002 {}} {135924 132623 {}} {135928 6400 {}} {135932 65536 {}} {135936 10498 {}} {135940 65536 {}} {135944 132612 {}} {135948 65536 {}} {135952 3590 {}} {135956 65536 {}} {135960 8712 {}} {135964 13313 {}} {135968 137228 {}} {135972 515 {}} {135976 140558 {}} {135980 426003 {}} {135984 11008 {}} {135988 65536 {}} {135992 7426 {}} {135996 65536 {}} {136000 5380 {}} {136004 65536 {}} {136008 7174 {}} {136012 65536 {}} {136016 1804 {}} {136020 7937 {}} {136024 4366 {}} {136028 3 {}} {136032 426004 {}} {136036 131593 {}} {136040 5120 {}} {136044 8449 {}} {136048 12290 {}} {136052 3333 {}} {136056 1028 {}} {136060 137735 {}} {136064 136714 {}} {136068 142861 {}} {136072 10766 {}} {136076 426005 {}} {136080 11520 {}} {136084 65536 {}} {136088 4610 {}} {136092 1793 {}} {136096 3076 {}} {136100 13059 {}} {136104 1292 {}} {136108 6405 {}} {136112 426006 {}} {136116 12809 {}} {136120 65536 {}} {136124 10241 {}} {136128 65536 {}} {136132 4099 {}} {136136 8960 {}} {136140 4615 {}} {136144 8194 {}} {136148 13067 {}} {136152 1284 {}} {136156 8205 {}} {136160 11018 {}} {136164 426007 {}} {136168 2304 {}} {136172 6145 {}} {136176 3330 {}} {136180 5635 {}} {136184 7172 {}} {136188 9479 {}} {136192 6410 {}} {136196 13325 {}} {136200 426008 {}} {136204 3343 {}} {136208 65536 {}} {136212 5633 {}} {136216 65536 {}} {136220 5379 {}} {136224 8192 {}} {136228 7177 {}} {136232 1026 {}} {136236 9739 {}} {136240 4100 {}} {136244 2063 {}} {136248 6920 {}} {136252 426009 {}} {136256 262162 {}} {136260 65536 {}} {136264 262164 {}} {136268 262163 {}} {136272 262166 {}} {136276 262165 {}} {136280 262168 {}} {136284 262167 {}} {136288 426000 {}} {136292 262169 {}} {136296 65536 {}} {136300 65536 {}} {136304 262416 {}} {136308 65536 {}} {136312 262162 {}} {136316 426001 {}} {136320 65536 {}} {136324 65536 {}} {136328 65536 {}} {136332 262161 {}} {136336 294930 {}} {136340 262163 {}} {136344 65536 {}} {136348 65536 {}} {136352 262162 {}} {136356 65536 {}} {136360 262164 {}} {136364 294931 {}} {136368 65536 {}} {136372 65536 {}} {136376 65536 {}} {136380 262163 {}} {136384 294932 {}} {136388 262165 {}} {136392 262160 {}} {136396 65536 {}} {136400 262164 {}} {136404 65536 {}} {136408 262166 {}} {136412 294933 {}} {136416 65536 {}} {136420 65536 {}} {136424 65536 {}} {136428 262165 {}} {136432 294934 {}} {136436 262167 {}} {136440 65536 {}} {136444 65536 {}} {136448 262166 {}} {136452 65536 {}} {136456 262168 {}} {136460 294935 {}} {8320 84936600 {K, N}} {8324 53329 {NM, NO_PACKING, PSIZE}} {8328 1105936 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8332 22093856 {QC_OFF, LA_OFF, SC_OFF}} {65664 52428 SC_TABLE} {65668 52428 {}} {65672 52428 {}} {65676 52428 {}} {98816 9 LA_TABLE} {98820 9 {}} {98824 9 {}} {98828 9 {}} {98832 8 {}} {98836 9 {}} {98840 9 {}} {98844 9 {}} {98848 3592 {}} {98852 5122 {}} {98856 3586 {}} {98860 3586 {}} {98864 3586 {}} {98868 3331 {}} {98872 3842 {}} {98876 3586 {}} {136464 146688 QC_TABLE} {136468 150273 {}} {136472 132098 {}} {136476 147203 {}} {136480 145412 {}} {136484 133131 {}} {136488 131597 {}} {136492 135438 {}} {136496 137487 {}} {136500 393234 {}} {136504 14336 {}} {136508 18945 {}} {136512 19714 {}} {136516 5123 {}} {136520 147463 {}} {136524 137224 {}} {136528 132105 {}} {136532 148234 {}} {136536 132876 {}} {136540 393235 {}} {136544 7168 {}} {136548 5377 {}} {136552 17410 {}} {136556 2563 {}} {136560 1796 {}} {136564 134661 {}} {136568 147718 {}} {136572 5898 {}} {136576 19214 {}} {136580 393236 {}} {136584 12288 {}} {136588 9729 {}} {136592 11010 {}} {136596 19971 {}} {136600 19460 {}} {136604 1289 {}} {136608 9226 {}} {136612 3852 {}} {136616 18445 {}} {136620 393237 {}} {136624 10240 {}} {136628 513 {}} {136632 13570 {}} {136636 6403 {}} {136640 13317 {}} {136644 15878 {}} {136648 5128 {}} {136652 11275 {}} {136656 393238 {}} {136660 17664 {}} {136664 5889 {}} {136668 16386 {}} {136672 2563 {}} {136676 5636 {}} {136680 5382 {}} {136684 17420 {}} {136688 5901 {}} {136692 7438 {}} {136696 393239 {}} {136700 3072 {}} {136704 1 {}} {136708 17410 {}} {136712 5123 {}} {136716 14084 {}} {136720 15621 {}} {136724 10247 {}} {136728 13323 {}} {136732 11279 {}} {136736 393240 {}} {136740 14848 {}} {136744 2049 {}} {136748 8706 {}} {136752 16387 {}} {136756 19972 {}} {136760 2823 {}} {136764 19976 {}} {136768 6153 {}} {136772 14863 {}} {136776 393241 {}} {136780 262162 {}} {136784 262163 {}} {136788 262164 {}} {136792 262165 {}} {136796 262166 {}} {136800 262167 {}} {136804 262168 {}} {136808 262169 {}} {136812 393232 {}} {136816 262416 {}} {136820 262162 {}} {136824 393233 {}} {136828 262161 {}} {136832 262163 {}} {136836 262162 {}} {136840 262162 {}} {136844 262164 {}} {136848 262163 {}} {136852 262163 {}} {136856 262165 {}} {136860 262164 {}} {136864 262160 {}} {136868 262164 {}} {136872 262166 {}} {136876 262165 {}} {136880 262165 {}} {136884 262167 {}} {136888 262166 {}} {136892 262166 {}} {136896 262168 {}} {136900 262167 {}} {8336 31851144 {K, N}} {8340 14363 {NM, NO_PACKING, PSIZE}} {8344 1073164 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8348 23929892 {QC_OFF, LA_OFF, SC_OFF}} {65680 52428 SC_TABLE} {65684 52428 {}} {65688 52428 {}} {98880 5 LA_TABLE} {98884 4 {}} {98888 4 {}} {98892 3 {}} {98896 3 {}} {98900 5 {}} {98904 3842 {}} {98908 3074 {}} {98912 3074 {}} {98916 3074 {}} {98920 3074 {}} {98924 3074 {}} {136912 135168 QC_TABLE} {136916 65536 {}} {136920 65536 {}} {136924 65536 {}} {136928 133380 {}} {136932 65536 {}} {136936 65536 {}} {136940 65536 {}} {136944 132104 {}} {136948 65536 {}} {136952 136706 {}} {136956 65536 {}} {136960 137740 {}} {136964 135425 {}} {136968 134662 {}} {136972 65536 {}} {136976 136464 {}} {136980 131845 {}} {136984 132874 {}} {136988 65536 {}} {136992 426004 {}} {136996 131593 {}} {137000 131598 {}} {137004 137219 {}} {137008 65536 {}} {137012 3073 {}} {137016 65536 {}} {137020 65536 {}} {137024 65536 {}} {137028 6661 {}} {137032 3074 {}} {137036 65536 {}} {137040 6400 {}} {137044 3849 {}} {137048 1542 {}} {137052 65536 {}} {137056 772 {}} {137060 135185 {}} {137064 5642 {}} {137068 771 {}} {137072 3852 {}} {137076 426005 {}} {137080 1038 {}} {137084 136455 {}} {137088 6400 {}} {137092 65536 {}} {137096 6658 {}} {137100 65536 {}} {137104 5636 {}} {137108 65536 {}} {137112 2310 {}} {137116 65536 {}} {137120 8 {}} {137124 65536 {}} {137128 1034 {}} {137132 65536 {}} {137136 1036 {}} {137140 4609 {}} {137144 2062 {}} {137148 4099 {}} {137152 2832 {}} {137156 5893 {}} {137160 426006 {}} {137164 136975 {}} {137168 2304 {}} {137172 65536 {}} {137176 65536 {}} {137180 259 {}} {137184 4356 {}} {137188 65536 {}} {137192 65536 {}} {137196 1799 {}} {137200 776 {}} {137204 1793 {}} {137208 2 {}} {137212 136971 {}} {137216 5392 {}} {137220 135181 {}} {137224 778 {}} {137228 426007 {}} {137232 6144 {}} {137236 1281 {}} {137240 65536 {}} {137244 1795 {}} {137248 260 {}} {137252 3849 {}} {137256 65536 {}} {137260 3847 {}} {137264 6152 {}} {137268 3341 {}} {137272 65536 {}} {137276 2059 {}} {137280 426008 {}} {137284 2833 {}} {137288 6658 {}} {137292 3343 {}} {137296 65536 {}} {137300 513 {}} {137304 65536 {}} {137308 65536 {}} {137312 65536 {}} {137316 261 {}} {137320 65536 {}} {137324 65536 {}} {137328 65536 {}} {137332 5385 {}} {137336 65536 {}} {137340 3587 {}} {137344 65536 {}} {137348 6157 {}} {137352 65536 {}} {137356 4871 {}} {137360 512 {}} {137364 529 {}} {137368 4866 {}} {137372 523 {}} {137376 6148 {}} {137380 426009 {}} {137384 3846 {}} {137388 783 {}} {137392 65536 {}} {137396 65536 {}} {137400 65536 {}} {137404 65536 {}} {137408 262164 {}} {137412 262165 {}} {137416 262166 {}} {137420 65536 {}} {137424 262168 {}} {137428 262169 {}} {137432 426002 {}} {137436 262167 {}} {137440 65536 {}} {137444 65536 {}} {137448 65536 {}} {137452 65536 {}} {137456 65536 {}} {137460 65536 {}} {137464 65536 {}} {137468 65536 {}} {137472 262164 {}} {137476 65536 {}} {137480 262418 {}} {137484 426003 {}} {137488 65536 {}} {137492 65536 {}} {137496 65536 {}} {137500 65536 {}} {137504 65536 {}} {137508 65536 {}} {137512 65536 {}} {137516 65536 {}} {137520 294932 {}} {137524 262165 {}} {137528 65536 {}} {137532 262163 {}} {137536 65536 {}} {137540 65536 {}} {137544 65536 {}} {137548 65536 {}} {137552 65536 {}} {137556 65536 {}} {137560 65536 {}} {137564 65536 {}} {137568 262164 {}} {137572 294933 {}} {137576 262166 {}} {137580 65536 {}} {137584 65536 {}} {137588 65536 {}} {137592 65536 {}} {137596 65536 {}} {137600 65536 {}} {137604 65536 {}} {137608 262162 {}} {137612 65536 {}} {137616 65536 {}} {137620 262165 {}} {137624 294934 {}} {137628 262167 {}} {137632 65536 {}} {137636 65536 {}} {137640 65536 {}} {137644 65536 {}} {137648 65536 {}} {137652 65536 {}} {137656 65536 {}} {137660 65536 {}} {137664 262168 {}} {137668 65536 {}} {137672 262166 {}} {137676 294935 {}} {8352 63702288 {K, N}} {8356 26678 {NM, NO_PACKING, PSIZE}} {8360 1087500 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8364 27076391 {QC_OFF, LA_OFF, SC_OFF}} {65692 52428 SC_TABLE} {65696 52428 {}} {65700 52428 {}} {98928 8 LA_TABLE} {98932 8 {}} {98936 8 {}} {98940 8 {}} {98944 8 {}} {98948 8 {}} {98952 4355 {}} {98956 3586 {}} {98960 3330 {}} {98964 3330 {}} {98968 3330 {}} {98972 3330 {}} {137680 65536 QC_TABLE} {137684 141313 {}} {137688 65536 {}} {137692 141571 {}} {137696 65536 {}} {137700 138501 {}} {137704 65536 {}} {137708 140295 {}} {137712 141056 {}} {137716 134665 {}} {137720 144130 {}} {137724 132619 {}} {137728 131844 {}} {137732 139533 {}} {137736 133126 {}} {137740 133903 {}} {137744 426004 {}} {137748 132113 {}} {137752 12288 {}} {137756 65536 {}} {137760 12034 {}} {137764 65536 {}} {137768 12292 {}} {137772 65536 {}} {137776 13062 {}} {137780 65536 {}} {137784 140808 {}} {137788 65536 {}} {137792 138250 {}} {137796 5377 {}} {137800 139788 {}} {137804 2307 {}} {137808 143886 {}} {137812 8965 {}} {137816 143888 {}} {137820 426005 {}} {137824 65536 {}} {137828 9985 {}} {137832 65536 {}} {137836 10755 {}} {137840 65536 {}} {137844 9989 {}} {137848 65536 {}} {137852 4359 {}} {137856 7680 {}} {137860 1545 {}} {137864 7170 {}} {137868 4619 {}} {137872 12804 {}} {137876 5133 {}} {137880 1286 {}} {137884 3855 {}} {137888 426006 {}} {137892 10257 {}} {137896 7424 {}} {137900 65536 {}} {137904 258 {}} {137908 65536 {}} {137912 9220 {}} {137916 65536 {}} {137920 12038 {}} {137924 65536 {}} {137928 12552 {}} {137932 65536 {}} {137936 12042 {}} {137940 1 {}} {137944 780 {}} {137948 11011 {}} {137952 8974 {}} {137956 7685 {}} {137960 8720 {}} {137964 426007 {}} {137968 65536 {}} {137972 8193 {}} {137976 65536 {}} {137980 5891 {}} {137984 65536 {}} {137988 11269 {}} {137992 65536 {}} {137996 1799 {}} {138000 256 {}} {138004 12297 {}} {138008 2818 {}} {138012 1035 {}} {138016 2564 {}} {138020 2317 {}} {138024 3078 {}} {138028 4367 {}} {138032 426008 {}} {138036 4113 {}} {138040 3328 {}} {138044 65536 {}} {138048 3842 {}} {138052 65536 {}} {138056 5892 {}} {138060 65536 {}} {138064 12038 {}} {138068 65536 {}} {138072 11016 {}} {138076 65536 {}} {138080 7434 {}} {138084 1793 {}} {138088 13324 {}} {138092 12035 {}} {138096 526 {}} {138100 4101 {}} {138104 13584 {}} {138108 426009 {}} {138112 262164 {}} {138116 65536 {}} {138120 262166 {}} {138124 262165 {}} {138128 262168 {}} {138132 262167 {}} {138136 426002 {}} {138140 262169 {}} {138144 65536 {}} {138148 65536 {}} {138152 262418 {}} {138156 65536 {}} {138160 262164 {}} {138164 426003 {}} {138168 65536 {}} {138172 65536 {}} {138176 65536 {}} {138180 262163 {}} {138184 294932 {}} {138188 262165 {}} {138192 65536 {}} {138196 65536 {}} {138200 262164 {}} {138204 65536 {}} {138208 262166 {}} {138212 294933 {}} {138216 65536 {}} {138220 65536 {}} {138224 262162 {}} {138228 262165 {}} {138232 294934 {}} {138236 262167 {}} {138240 65536 {}} {138244 65536 {}} {138248 262166 {}} {138252 65536 {}} {138256 262168 {}} {138260 294935 {}} {8368 95553432 {K, N}} {8372 53329 {NM, NO_PACKING, PSIZE}} {8376 1101836 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8380 29501994 {QC_OFF, LA_OFF, SC_OFF}} {65704 52428 SC_TABLE} {65708 52428 {}} {65712 52428 {}} {98976 12 LA_TABLE} {98980 12 {}} {98984 12 {}} {98988 12 {}} {98992 12 {}} {98996 12 {}} {99000 4870 {}} {99004 4610 {}} {99008 3586 {}} {99012 3586 {}} {99016 3331 {}} {99020 3842 {}} {138272 143360 QC_TABLE} {138276 138497 {}} {138280 138242 {}} {138284 141059 {}} {138288 133380 {}} {138292 146693 {}} {138296 147209 {}} {138300 142602 {}} {138304 151563 {}} {138308 140559 {}} {138312 139280 {}} {138316 136721 {}} {138320 393236 {}} {138324 1024 {}} {138328 12545 {}} {138332 10754 {}} {138336 12291 {}} {138340 2820 {}} {138344 7685 {}} {138348 12553 {}} {138352 4362 {}} {138356 10507 {}} {138360 140556 {}} {138364 134925 {}} {138368 13839 {}} {138372 393237 {}} {138376 8960 {}} {138380 19457 {}} {138384 19970 {}} {138388 13059 {}} {138392 9476 {}} {138396 8965 {}} {138400 136454 {}} {138404 135432 {}} {138408 16393 {}} {138412 15117 {}} {138416 132878 {}} {138420 8209 {}} {138424 393238 {}} {138428 2304 {}} {138432 16641 {}} {138436 11266 {}} {138440 2307 {}} {138444 13828 {}} {138448 14341 {}} {138452 18694 {}} {138456 139783 {}} {138460 10760 {}} {138464 8972 {}} {138468 11792 {}} {138472 10001 {}} {138476 393239 {}} {138480 768 {}} {138484 15873 {}} {138488 1794 {}} {138492 20483 {}} {138496 17412 {}} {138500 6661 {}} {138504 20487 {}} {138508 14088 {}} {138512 9226 {}} {138516 6668 {}} {138520 2318 {}} {138524 18448 {}} {138528 393240 {}} {138532 6656 {}} {138536 19201 {}} {138540 8450 {}} {138544 5379 {}} {138548 17668 {}} {138552 15109 {}} {138556 774 {}} {138560 9735 {}} {138564 8971 {}} {138568 15885 {}} {138572 9230 {}} {138576 6671 {}} {138580 393241 {}} {138584 262164 {}} {138588 262165 {}} {138592 262166 {}} {138596 262167 {}} {138600 262168 {}} {138604 262169 {}} {138608 393234 {}} {138612 262418 {}} {138616 262164 {}} {138620 393235 {}} {138624 262163 {}} {138628 262165 {}} {138632 262164 {}} {138636 262164 {}} {138640 262166 {}} {138644 262165 {}} {138648 262162 {}} {138652 262165 {}} {138656 262167 {}} {138660 262166 {}} {138664 262166 {}} {138668 262168 {}} {138672 262167 {}} {8384 35390088 {K, N}} {8388 14363 {NM, NO_PACKING, PSIZE}} {8392 1067016 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8396 31206701 {QC_OFF, LA_OFF, SC_OFF}} {65716 52428 SC_TABLE} {65720 52428 {}} {99024 5 LA_TABLE} {99028 5 {}} {99032 4 {}} {99036 5 {}} {99040 3842 {}} {99044 3074 {}} {99048 3074 {}} {99052 3074 {}} {138688 65536 QC_TABLE} {138692 65536 {}} {138696 133122 {}} {138700 65536 {}} {138704 135424 {}} {138708 134401 {}} {138712 135686 {}} {138716 136451 {}} {138720 133380 {}} {138724 131845 {}} {138728 132106 {}} {138732 134151 {}} {138736 133640 {}} {138740 131081 {}} {138744 132366 {}} {138748 134923 {}} {138752 135948 {}} {138756 131597 {}} {138760 134418 {}} {138764 133647 {}} {138768 137744 {}} {138772 135953 {}} {138776 426006 {}} {138780 134419 {}} {138784 65536 {}} {138788 65536 {}} {138792 65536 {}} {138796 3587 {}} {138800 768 {}} {138804 3073 {}} {138808 2818 {}} {138812 4615 {}} {138816 2820 {}} {138820 6405 {}} {138824 1286 {}} {138828 6667 {}} {138832 8 {}} {138836 2313 {}} {138840 522 {}} {138844 1807 {}} {138848 6668 {}} {138852 2573 {}} {138856 6158 {}} {138860 531 {}} {138864 3600 {}} {138868 5137 {}} {138872 1042 {}} {138876 426007 {}} {138880 5632 {}} {138884 4097 {}} {138888 1026 {}} {138892 771 {}} {138896 2564 {}} {138900 5381 {}} {138904 3078 {}} {138908 1287 {}} {138912 5384 {}} {138916 3593 {}} {138920 4874 {}} {138924 1291 {}} {138928 2832 {}} {138932 2061 {}} {138936 1294 {}} {138940 4623 {}} {138944 426008 {}} {138948 1297 {}} {138952 1298 {}} {138956 3859 {}} {138960 65536 {}} {138964 1793 {}} {138968 65536 {}} {138972 65536 {}} {138976 1792 {}} {138980 4101 {}} {138984 3586 {}} {138988 3587 {}} {138992 1028 {}} {138996 2569 {}} {139000 4102 {}} {139004 6151 {}} {139008 6152 {}} {139012 1549 {}} {139016 266 {}} {139020 1803 {}} {139024 3852 {}} {139028 4625 {}} {139032 2574 {}} {139036 6671 {}} {139040 2064 {}} {139044 426009 {}} {139048 5394 {}} {139052 3603 {}} {139056 65536 {}} {139060 65536 {}} {139064 65536 {}} {139068 65536 {}} {139072 262168 {}} {139076 65536 {}} {139080 65536 {}} {139084 65536 {}} {139088 426004 {}} {139092 262169 {}} {139096 262166 {}} {139100 262167 {}} {139104 65536 {}} {139108 65536 {}} {139112 65536 {}} {139116 65536 {}} {139120 65536 {}} {139124 65536 {}} {139128 65536 {}} {139132 65536 {}} {139136 262420 {}} {139140 426005 {}} {139144 262166 {}} {139148 65536 {}} {139152 65536 {}} {139156 65536 {}} {139160 65536 {}} {139164 65536 {}} {139168 65536 {}} {139172 65536 {}} {139176 65536 {}} {139180 65536 {}} {139184 65536 {}} {139188 262165 {}} {139192 294934 {}} {139196 262167 {}} {139200 65536 {}} {139204 65536 {}} {139208 65536 {}} {139212 65536 {}} {139216 262164 {}} {139220 65536 {}} {139224 65536 {}} {139228 65536 {}} {139232 262168 {}} {139236 65536 {}} {139240 262166 {}} {139244 294935 {}} {8400 70780176 {K, N}} {8404 26678 {NM, NO_PACKING, PSIZE}} {8408 1077256 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8412 33500975 {QC_OFF, LA_OFF, SC_OFF}} {65724 52428 SC_TABLE} {65728 52428 {}} {99056 10 LA_TABLE} {99060 9 {}} {99064 9 {}} {99068 10 {}} {99072 5122 {}} {99076 3330 {}} {99080 3330 {}} {99084 3330 {}} {139248 143360 QC_TABLE} {139252 65536 {}} {139256 140546 {}} {139260 65536 {}} {139264 131588 {}} {139268 138497 {}} {139272 132614 {}} {139276 144387 {}} {139280 144648 {}} {139284 135173 {}} {139288 139786 {}} {139292 134663 {}} {139296 135692 {}} {139300 139017 {}} {139304 144654 {}} {139308 132363 {}} {139312 142608 {}} {139316 141837 {}} {139320 142866 {}} {139324 139023 {}} {139328 426006 {}} {139332 144403 {}} {139336 4352 {}} {139340 1025 {}} {139344 7682 {}} {139348 1795 {}} {139352 11012 {}} {139356 2821 {}} {139360 6150 {}} {139364 1543 {}} {139368 3592 {}} {139372 5385 {}} {139376 1546 {}} {139380 9995 {}} {139384 4364 {}} {139388 10253 {}} {139392 12046 {}} {139396 1807 {}} {139400 3856 {}} {139404 141585 {}} {139408 4882 {}} {139412 426007 {}} {139416 1792 {}} {139420 513 {}} {139424 13058 {}} {139428 7939 {}} {139432 11780 {}} {139436 5893 {}} {139440 4102 {}} {139444 2823 {}} {139448 13576 {}} {139452 10249 {}} {139456 2570 {}} {139460 1803 {}} {139464 11788 {}} {139468 13581 {}} {139472 8462 {}} {139476 8975 {}} {139480 8978 {}} {139484 6417 {}} {139488 426008 {}} {139492 9747 {}} {139496 65536 {}} {139500 12289 {}} {139504 65536 {}} {139508 259 {}} {139512 4864 {}} {139516 1797 {}} {139520 10498 {}} {139524 12039 {}} {139528 2564 {}} {139532 7433 {}} {139536 9222 {}} {139540 13323 {}} {139544 1288 {}} {139548 2573 {}} {139552 13322 {}} {139556 1551 {}} {139560 7948 {}} {139564 529 {}} {139568 6670 {}} {139572 13075 {}} {139576 784 {}} {139580 426009 {}} {139584 262166 {}} {139588 65536 {}} {139592 262168 {}} {139596 262167 {}} {139600 426004 {}} {139604 262169 {}} {139608 65536 {}} {139612 65536 {}} {139616 262420 {}} {139620 65536 {}} {139624 262166 {}} {139628 426005 {}} {139632 65536 {}} {139636 65536 {}} {139640 65536 {}} {139644 262165 {}} {139648 294934 {}} {139652 262167 {}} {139656 262164 {}} {139660 65536 {}} {139664 262166 {}} {139668 65536 {}} {139672 262168 {}} {139676 294935 {}} {8416 106170264 {K, N}} {8420 53329 {NM, NO_PACKING, PSIZE}} {8424 1095688 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8428 35270961 {QC_OFF, LA_OFF, SC_OFF}} {65732 52428 SC_TABLE} {65736 52428 {}} {99088 18 LA_TABLE} {99092 18 {}} {99096 17 {}} {99100 17 {}} {99104 6916 {}} {99108 4098 {}} {99112 3586 {}} {99116 3331 {}} {139680 134400 QC_TABLE} {139684 143361 {}} {139688 151554 {}} {139692 147971 {}} {139696 132100 {}} {139700 150021 {}} {139704 132870 {}} {139708 138759 {}} {139712 150536 {}} {139716 144393 {}} {139720 140554 {}} {139724 146443 {}} {139728 143629 {}} {139732 149774 {}} {139736 139023 {}} {139740 150032 {}} {139744 149777 {}} {139748 136978 {}} {139752 393238 {}} {139756 17664 {}} {139760 16129 {}} {139764 18946 {}} {139768 14339 {}} {139772 16388 {}} {139776 19717 {}} {139780 14598 {}} {139784 16647 {}} {139788 1544 {}} {139792 4105 {}} {139796 13066 {}} {139800 147468 {}} {139804 17422 {}} {139808 2319 {}} {139812 12304 {}} {139816 15889 {}} {139820 13842 {}} {139824 138003 {}} {139828 393239 {}} {139832 13056 {}} {139836 3841 {}} {139840 2 {}} {139844 20483 {}} {139848 6148 {}} {139852 6405 {}} {139856 10758 {}} {139860 13831 {}} {139864 11272 {}} {139868 18185 {}} {139872 18186 {}} {139876 2315 {}} {139880 17164 {}} {139884 8973 {}} {139888 14863 {}} {139892 7441 {}} {139896 13587 {}} {139900 393240 {}} {139904 4096 {}} {139908 7425 {}} {139912 9218 {}} {139916 10499 {}} {139920 11268 {}} {139924 14341 {}} {139928 15110 {}} {139932 9479 {}} {139936 12808 {}} {139940 6153 {}} {139944 16651 {}} {139948 1036 {}} {139952 16653 {}} {139956 13326 {}} {139960 1040 {}} {139964 18706 {}} {139968 13331 {}} {139972 393241 {}} {139976 262166 {}} {139980 262167 {}} {139984 262168 {}} {139988 262169 {}} {139992 393236 {}} {139996 262420 {}} {140000 262166 {}} {140004 393237 {}} {140008 262165 {}} {140012 262167 {}} {140016 262166 {}} {140020 262164 {}} {140024 262166 {}} {140028 262168 {}} {140032 262167 {}} {8432 46138176 {K, N}} {8436 14368 {NM, NO_PACKING, PSIZE}} {8440 1067016 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8444 36778803 {QC_OFF, LA_OFF, SC_OFF}} {65740 52428 SC_TABLE} {65744 52428 {}} {99120 4 LA_TABLE} {99124 4 {}} {99128 5 {}} {99132 5 {}} {99136 3842 {}} {99140 3074 {}} {99144 3074 {}} {99148 3074 {}} {140048 137728 QC_TABLE} {140052 132353 {}} {140056 65536 {}} {140060 65536 {}} {140064 139020 {}} {140068 132101 {}} {140072 131586 {}} {140076 139011 {}} {140080 136976 {}} {140084 137993 {}} {140088 133638 {}} {140092 134667 {}} {140096 134932 {}} {140100 133389 {}} {140104 132362 {}} {140108 131855 {}} {140112 426008 {}} {140116 139029 {}} {140120 138770 {}} {140124 131859 {}} {140128 512 {}} {140132 1797 {}} {140136 65536 {}} {140140 5379 {}} {140144 138244 {}} {140148 3337 {}} {140152 65536 {}} {140156 138759 {}} {140160 133128 {}} {140164 138001 {}} {140168 65536 {}} {140172 7179 {}} {140176 1548 {}} {140180 7189 {}} {140184 3842 {}} {140188 1039 {}} {140192 3600 {}} {140196 426009 {}} {140200 134414 {}} {140204 7955 {}} {140208 65536 {}} {140212 65536 {}} {140216 6402 {}} {140220 65536 {}} {140224 65536 {}} {140228 3841 {}} {140232 7430 {}} {140236 65536 {}} {140240 2560 {}} {140244 5381 {}} {140248 1802 {}} {140252 65536 {}} {140256 7940 {}} {140260 7945 {}} {140264 270 {}} {140268 1287 {}} {140272 4360 {}} {140276 3597 {}} {140280 3346 {}} {140284 271 {}} {140288 5396 {}} {140292 5393 {}} {140296 426010 {}} {140300 6931 {}} {140304 6400 {}} {140308 65536 {}} {140312 65536 {}} {140316 65536 {}} {140320 5124 {}} {140324 65536 {}} {140328 65536 {}} {140332 65536 {}} {140336 4872 {}} {140340 6401 {}} {140344 5638 {}} {140348 5123 {}} {140352 5644 {}} {140356 6925 {}} {140360 2058 {}} {140364 775 {}} {140368 4112 {}} {140372 3089 {}} {140376 4878 {}} {140380 5643 {}} {140384 4116 {}} {140388 3093 {}} {140392 5138 {}} {140396 426011 {}} {140400 65536 {}} {140404 65536 {}} {140408 65536 {}} {140412 65536 {}} {140416 65536 {}} {140420 65536 {}} {140424 262170 {}} {140428 65536 {}} {140432 262168 {}} {140436 262169 {}} {140440 426006 {}} {140444 262171 {}} {140448 65536 {}} {140452 65536 {}} {140456 65536 {}} {140460 65536 {}} {140464 65536 {}} {140468 65536 {}} {140472 65536 {}} {140476 65536 {}} {140480 262168 {}} {140484 65536 {}} {140488 262422 {}} {140492 426007 {}} {140496 65536 {}} {140500 65536 {}} {140504 65536 {}} {140508 65536 {}} {140512 65536 {}} {140516 65536 {}} {140520 65536 {}} {140524 65536 {}} {140528 294936 {}} {140532 262169 {}} {140536 262166 {}} {140540 262167 {}} {140544 65536 {}} {140548 65536 {}} {140552 65536 {}} {140556 65536 {}} {140560 65536 {}} {140564 65536 {}} {140568 65536 {}} {140572 65536 {}} {140576 262168 {}} {140580 294937 {}} {140584 262170 {}} {140588 65536 {}} {8448 92276352 {K, N}} {8452 28736 {NM, NO_PACKING, PSIZE}} {8456 1075208 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8460 39007541 {QC_OFF, LA_OFF, SC_OFF}} {65748 52428 SC_TABLE} {65752 52428 {}} {99152 8 LA_TABLE} {99156 9 {}} {99160 9 {}} {99164 9 {}} {99168 4866 {}} {99172 3330 {}} {99176 3330 {}} {99180 3330 {}} {140592 145920 QC_TABLE} {140596 132353 {}} {140600 139778 {}} {140604 139011 {}} {140608 133638 {}} {140612 140293 {}} {140616 140554 {}} {140620 146185 {}} {140624 147212 {}} {140628 142859 {}} {140632 136976 {}} {140636 133389 {}} {140640 146962 {}} {140644 131855 {}} {140648 143124 {}} {140652 140051 {}} {140656 426008 {}} {140660 139029 {}} {140664 65536 {}} {140668 13571 {}} {140672 65536 {}} {140676 1797 {}} {140680 65536 {}} {140684 138759 {}} {140688 512 {}} {140692 11529 {}} {140696 12034 {}} {140700 7179 {}} {140704 146436 {}} {140708 1039 {}} {140712 141320 {}} {140716 138001 {}} {140720 9740 {}} {140724 16147 {}} {140728 142606 {}} {140732 7189 {}} {140736 3600 {}} {140740 426009 {}} {140744 10752 {}} {140748 65536 {}} {140752 14594 {}} {140756 65536 {}} {140760 16132 {}} {140764 12033 {}} {140768 7430 {}} {140772 13573 {}} {140776 12552 {}} {140780 9479 {}} {140784 9994 {}} {140788 7945 {}} {140792 8462 {}} {140796 3597 {}} {140800 3346 {}} {140804 8463 {}} {140808 13588 {}} {140812 13585 {}} {140816 426010 {}} {140820 15123 {}} {140824 14592 {}} {140828 65536 {}} {140832 5124 {}} {140836 65536 {}} {140840 5638 {}} {140844 6401 {}} {140848 13064 {}} {140852 5123 {}} {140856 2058 {}} {140860 775 {}} {140864 13836 {}} {140868 5643 {}} {140872 4878 {}} {140876 6925 {}} {140880 12304 {}} {140884 3089 {}} {140888 13330 {}} {140892 3093 {}} {140896 4116 {}} {140900 426011 {}} {140904 262168 {}} {140908 65536 {}} {140912 262170 {}} {140916 262169 {}} {140920 426006 {}} {140924 262171 {}} {140928 65536 {}} {140932 65536 {}} {140936 262422 {}} {140940 65536 {}} {140944 262168 {}} {140948 426007 {}} {140952 65536 {}} {140956 65536 {}} {140960 262166 {}} {140964 262167 {}} {140968 294936 {}} {140972 262169 {}} {140976 65536 {}} {140980 65536 {}} {140984 262168 {}} {140988 65536 {}} {140992 262170 {}} {140996 294937 {}} {8464 184552704 {K, N}} {8468 57472 {NM, NO_PACKING, PSIZE}} {8472 1093640 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8476 40711991 {QC_OFF, LA_OFF, SC_OFF}} {65756 52428 SC_TABLE} {65760 52428 {}} {99184 17 LA_TABLE} {99188 16 {}} {99192 17 {}} {99196 17 {}} {99200 6660 {}} {99204 4098 {}} {99208 3331 {}} {99212 3842 {}} {141008 162304 QC_TABLE} {141012 148737 {}} {141016 156162 {}} {141020 139011 {}} {141024 156677 {}} {141028 133638 {}} {141032 146185 {}} {141036 156938 {}} {141040 159243 {}} {141044 147212 {}} {141048 133389 {}} {141052 148239 {}} {141056 136976 {}} {141060 146962 {}} {141064 140051 {}} {141068 159508 {}} {141072 139029 {}} {141076 393240 {}} {141080 512 {}} {141084 28418 {}} {141088 29955 {}} {141092 162820 {}} {141096 18181 {}} {141100 155143 {}} {141104 157704 {}} {141108 11529 {}} {141112 23563 {}} {141116 26124 {}} {141120 158990 {}} {141124 1039 {}} {141128 3600 {}} {141132 138001 {}} {141136 32531 {}} {141140 7189 {}} {141144 393241 {}} {141148 27136 {}} {141152 28417 {}} {141156 14594 {}} {141160 16132 {}} {141164 29957 {}} {141168 23814 {}} {141172 25863 {}} {141176 12552 {}} {141180 24329 {}} {141184 9994 {}} {141188 3597 {}} {141192 24846 {}} {141196 24847 {}} {141200 29969 {}} {141204 19730 {}} {141208 31507 {}} {141212 29972 {}} {141216 393242 {}} {141220 30976 {}} {141224 22785 {}} {141228 21507 {}} {141232 5124 {}} {141236 5638 {}} {141240 775 {}} {141244 29448 {}} {141248 2058 {}} {141252 22027 {}} {141256 30220 {}} {141260 23309 {}} {141264 21262 {}} {141268 28688 {}} {141272 19473 {}} {141276 29714 {}} {141280 4116 {}} {141284 3093 {}} {141288 393243 {}} {141292 262168 {}} {141296 262169 {}} {141300 262170 {}} {141304 262171 {}} {141308 393238 {}} {141312 262422 {}} {141316 262168 {}} {141320 393239 {}} {141324 262166 {}} {141328 262167 {}} {141332 262169 {}} {141336 262168 {}} {141340 262168 {}} {141344 262170 {}} {141348 262169 {}} {8480 369105408 {K, N}} {8484 114944 {NM, NO_PACKING, PSIZE}} {8488 1093640 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8492 42154297 {QC_OFF, LA_OFF, SC_OFF}} {65764 52428 SC_TABLE} {65768 52428 {}} {99216 17 LA_TABLE} {99220 16 {}} {99224 17 {}} {99228 17 {}} {99232 10500 {}} {99236 5378 {}} {99240 3843 {}} {99244 4866 {}} {141360 195072 QC_TABLE} {141364 148737 {}} {141368 188930 {}} {141372 171779 {}} {141376 156677 {}} {141380 133638 {}} {141384 146185 {}} {141388 189706 {}} {141392 159243 {}} {141396 179980 {}} {141400 133389 {}} {141404 181007 {}} {141408 136976 {}} {141412 179730 {}} {141416 140051 {}} {141420 192276 {}} {141424 139029 {}} {141428 393240 {}} {141432 512 {}} {141436 61186 {}} {141440 29955 {}} {141444 162820 {}} {141448 18181 {}} {141452 187911 {}} {141456 157704 {}} {141460 44297 {}} {141464 56331 {}} {141468 26124 {}} {141472 158990 {}} {141476 33807 {}} {141480 36368 {}} {141484 170769 {}} {141488 65299 {}} {141492 7189 {}} {141496 393241 {}} {141500 27136 {}} {141504 28417 {}} {141508 47362 {}} {141512 16132 {}} {141516 29957 {}} {141520 23814 {}} {141524 58631 {}} {141528 45320 {}} {141532 24329 {}} {141536 9994 {}} {141540 36365 {}} {141544 57614 {}} {141548 57615 {}} {141552 62737 {}} {141556 52498 {}} {141560 64275 {}} {141564 29972 {}} {141568 393242 {}} {141572 30976 {}} {141576 22785 {}} {141580 21507 {}} {141584 5124 {}} {141588 38406 {}} {141592 33543 {}} {141596 62216 {}} {141600 34826 {}} {141604 22027 {}} {141608 62988 {}} {141612 56077 {}} {141616 54030 {}} {141620 61456 {}} {141624 19473 {}} {141628 62482 {}} {141632 36884 {}} {141636 3093 {}} {141640 393243 {}} {141644 262168 {}} {141648 262169 {}} {141652 262170 {}} {141656 262171 {}} {141660 393238 {}} {141664 262422 {}} {141668 262168 {}} {141672 393239 {}} {141676 262166 {}} {141680 262167 {}} {141684 262169 {}} {141688 262168 {}} {141692 262168 {}} {141696 262170 {}} {141700 262169 {}} {8496 553658112 {K, N}} {8500 172416 {NM, NO_PACKING, PSIZE}} {8504 1093640 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8508 43596603 {QC_OFF, LA_OFF, SC_OFF}} {65772 52428 SC_TABLE} {65776 52428 {}} {99248 17 LA_TABLE} {99252 16 {}} {99256 17 {}} {99260 17 {}} {99264 14340 {}} {99268 6658 {}} {99272 4355 {}} {99276 5890 {}} {141712 209664 QC_TABLE} {141716 135937 {}} {141720 143874 {}} {141724 225539 {}} {141728 177413 {}} {141732 186374 {}} {141736 212233 {}} {141740 204810 {}} {141744 158987 {}} {141748 135436 {}} {141752 222477 {}} {141756 186127 {}} {141760 158224 {}} {141764 193042 {}} {141768 177171 {}} {141772 215572 {}} {141776 219669 {}} {141780 393240 {}} {141784 19456 {}} {141788 19458 {}} {141792 18691 {}} {141796 204804 {}} {141800 36869 {}} {141804 215815 {}} {141808 215816 {}} {141812 45577 {}} {141816 75531 {}} {141820 87564 {}} {141824 186638 {}} {141828 25359 {}} {141832 90640 {}} {141836 160273 {}} {141840 84755 {}} {141844 28693 {}} {141848 393241 {}} {141852 52480 {}} {141856 64001 {}} {141860 83970 {}} {141864 84996 {}} {141868 65541 {}} {141872 41222 {}} {141876 68359 {}} {141880 40968 {}} {141884 16137 {}} {141888 33034 {}} {141892 51213 {}} {141896 22542 {}} {141900 13583 {}} {141904 33553 {}} {141908 61458 {}} {141912 52499 {}} {141916 3348 {}} {141920 393242 {}} {141924 70656 {}} {141928 22273 {}} {141932 3 {}} {141936 70404 {}} {141940 50950 {}} {141944 39175 {}} {141948 14344 {}} {141952 33802 {}} {141956 78091 {}} {141960 59148 {}} {141964 87309 {}} {141968 54286 {}} {141972 77840 {}} {141976 76817 {}} {141980 69394 {}} {141984 10004 {}} {141988 91413 {}} {141992 393243 {}} {141996 262168 {}} {142000 262169 {}} {142004 262170 {}} {142008 262171 {}} {142012 393238 {}} {142016 262422 {}} {142020 262168 {}} {142024 393239 {}} {142028 262166 {}} {142032 262167 {}} {142036 262169 {}} {142040 262168 {}} {142044 262168 {}} {142048 262170 {}} {142052 262169 {}} {8512 46138208 {K, N}} {8516 14368 {NM, NO_PACKING, PSIZE}} {8520 1069065 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8524 45038909 {QC_OFF, LA_OFF, SC_OFF}} {65780 52428 SC_TABLE} {65784 52428 {}} {65788 12 {}} {99280 4 LA_TABLE} {99284 4 {}} {99288 5 {}} {99292 5 {}} {99296 3842 {}} {99300 3074 {}} {99304 3074 {}} {99308 3074 {}} {99312 2 {}} {142064 137728 QC_TABLE} {142068 132353 {}} {142072 65536 {}} {142076 65536 {}} {142080 139020 {}} {142084 132101 {}} {142088 131586 {}} {142092 139011 {}} {142096 136976 {}} {142100 137993 {}} {142104 133638 {}} {142108 134667 {}} {142112 134932 {}} {142116 133389 {}} {142120 132362 {}} {142124 131855 {}} {142128 426008 {}} {142132 139029 {}} {142136 138770 {}} {142140 131859 {}} {142144 512 {}} {142148 1797 {}} {142152 65536 {}} {142156 5379 {}} {142160 138244 {}} {142164 3337 {}} {142168 65536 {}} {142172 138759 {}} {142176 133128 {}} {142180 138001 {}} {142184 65536 {}} {142188 7179 {}} {142192 1548 {}} {142196 7189 {}} {142200 3842 {}} {142204 1039 {}} {142208 3600 {}} {142212 426009 {}} {142216 134414 {}} {142220 7955 {}} {142224 65536 {}} {142228 65536 {}} {142232 6402 {}} {142236 65536 {}} {142240 65536 {}} {142244 3841 {}} {142248 7430 {}} {142252 65536 {}} {142256 2560 {}} {142260 5381 {}} {142264 1802 {}} {142268 65536 {}} {142272 7940 {}} {142276 7945 {}} {142280 270 {}} {142284 1287 {}} {142288 4360 {}} {142292 3597 {}} {142296 3346 {}} {142300 271 {}} {142304 5396 {}} {142308 5393 {}} {142312 426010 {}} {142316 6931 {}} {142320 6400 {}} {142324 65536 {}} {142328 65536 {}} {142332 65536 {}} {142336 5124 {}} {142340 65536 {}} {142344 65536 {}} {142348 65536 {}} {142352 4872 {}} {142356 6401 {}} {142360 5638 {}} {142364 5123 {}} {142368 5644 {}} {142372 6925 {}} {142376 2058 {}} {142380 775 {}} {142384 4112 {}} {142388 3089 {}} {142392 4878 {}} {142396 5643 {}} {142400 4116 {}} {142404 3093 {}} {142408 5138 {}} {142412 426011 {}} {142416 65536 {}} {142420 65536 {}} {142424 65536 {}} {142428 65536 {}} {142432 65536 {}} {142436 65536 {}} {142440 262170 {}} {142444 65536 {}} {142448 262168 {}} {142452 262169 {}} {142456 426006 {}} {142460 262171 {}} {142464 65536 {}} {142468 65536 {}} {142472 65536 {}} {142476 65536 {}} {142480 65536 {}} {142484 65536 {}} {142488 65536 {}} {142492 65536 {}} {142496 262168 {}} {142500 65536 {}} {142504 262422 {}} {142508 426007 {}} {142512 65536 {}} {142516 65536 {}} {142520 65536 {}} {142524 65536 {}} {142528 65536 {}} {142532 65536 {}} {142536 65536 {}} {142540 65536 {}} {142544 294936 {}} {142548 262169 {}} {142552 262166 {}} {142556 262167 {}} {142560 65536 {}} {142564 65536 {}} {142568 65536 {}} {142572 65536 {}} {142576 65536 {}} {142580 65536 {}} {142584 65536 {}} {142588 65536 {}} {142592 262168 {}} {142596 294937 {}} {142600 262170 {}} {142604 65536 {}} {142608 65536 {}} {142612 65536 {}} {142616 65536 {}} {142620 65536 {}} {142624 65536 {}} {142628 65536 {}} {142632 65536 {}} {142636 65536 {}} {142640 7424 {}} {142644 1537 {}} {142648 294938 {}} {142652 65536 {}} {8528 553658496 {K, N}} {8532 172416 {NM, NO_PACKING, PSIZE}} {8536 1095689 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8540 47464512 {QC_OFF, LA_OFF, SC_OFF}} {65792 52428 SC_TABLE} {65796 52428 {}} {65800 12 {}} {99328 17 LA_TABLE} {99332 16 {}} {99336 17 {}} {99340 17 {}} {99344 14340 {}} {99348 6658 {}} {99352 4355 {}} {99356 5890 {}} {99360 2 {}} {142656 209664 QC_TABLE} {142660 135937 {}} {142664 143874 {}} {142668 225539 {}} {142672 177413 {}} {142676 186374 {}} {142680 212233 {}} {142684 204810 {}} {142688 158987 {}} {142692 135436 {}} {142696 222477 {}} {142700 186127 {}} {142704 158224 {}} {142708 193042 {}} {142712 177171 {}} {142716 215572 {}} {142720 219669 {}} {142724 393240 {}} {142728 19456 {}} {142732 19458 {}} {142736 18691 {}} {142740 204804 {}} {142744 36869 {}} {142748 215815 {}} {142752 215816 {}} {142756 45577 {}} {142760 75531 {}} {142764 87564 {}} {142768 186638 {}} {142772 25359 {}} {142776 90640 {}} {142780 160273 {}} {142784 84755 {}} {142788 28693 {}} {142792 393241 {}} {142796 52480 {}} {142800 64001 {}} {142804 83970 {}} {142808 84996 {}} {142812 65541 {}} {142816 41222 {}} {142820 68359 {}} {142824 40968 {}} {142828 16137 {}} {142832 33034 {}} {142836 51213 {}} {142840 22542 {}} {142844 13583 {}} {142848 33553 {}} {142852 61458 {}} {142856 52499 {}} {142860 3348 {}} {142864 393242 {}} {142868 70656 {}} {142872 22273 {}} {142876 3 {}} {142880 70404 {}} {142884 50950 {}} {142888 39175 {}} {142892 14344 {}} {142896 33802 {}} {142900 78091 {}} {142904 59148 {}} {142908 87309 {}} {142912 54286 {}} {142916 77840 {}} {142920 76817 {}} {142924 69394 {}} {142928 10004 {}} {142932 91413 {}} {142936 393243 {}} {142940 262168 {}} {142944 262169 {}} {142948 262170 {}} {142952 262171 {}} {142956 393238 {}} {142960 262422 {}} {142964 262168 {}} {142968 393239 {}} {142972 262166 {}} {142976 262167 {}} {142980 262169 {}} {142984 262168 {}} {142988 262168 {}} {142992 262170 {}} {142996 262169 {}} {143000 84992 {}} {143004 46337 {}} {143008 262170 {}} {8544 46139520 {K, N}} {8548 34848 {NM, NO_PACKING, PSIZE}} {8552 1134642 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8556 48972611 {QC_OFF, LA_OFF, SC_OFF}} {65804 52428 SC_TABLE} {65808 52428 {}} {65812 52428 {}} {65816 52428 {}} {65820 52428 {}} {65824 52428 {}} {65828 52428 {}} {65832 52428 {}} {65836 52428 {}} {65840 52428 {}} {65844 52428 {}} {65848 52428 {}} {65852 204 {}} {99376 4 LA_TABLE} {99380 4 {}} {99384 5 {}} {99388 5 {}} {99392 3842 {}} {99396 3074 {}} {99400 3074 {}} {99404 3074 {}} {99408 2 {}} {99412 2 {}} {99416 2 {}} {99420 2 {}} {99424 3 {}} {99428 2 {}} {99432 2 {}} {99436 2 {}} {99440 2 {}} {99444 3 {}} {99448 3 {}} {99452 3 {}} {99456 2 {}} {99460 2 {}} {99464 2 {}} {99468 2 {}} {99472 2 {}} {99476 2 {}} {99480 2 {}} {99484 2 {}} {99488 2 {}} {99492 2 {}} {99496 2 {}} {99500 2 {}} {99504 2 {}} {99508 2 {}} {99512 2 {}} {99516 2 {}} {99520 2 {}} {99524 2 {}} {99528 2 {}} {99532 2 {}} {99536 2 {}} {99540 2 {}} {99544 2 {}} {99548 2 {}} {99552 2 {}} {99556 2 {}} {99560 3 {}} {99564 2 {}} {99568 2 {}} {99572 2 {}} {143024 137728 QC_TABLE} {143028 132353 {}} {143032 65536 {}} {143036 65536 {}} {143040 139020 {}} {143044 132101 {}} {143048 131586 {}} {143052 139011 {}} {143056 136976 {}} {143060 137993 {}} {143064 133638 {}} {143068 134667 {}} {143072 134932 {}} {143076 133389 {}} {143080 132362 {}} {143084 131855 {}} {143088 426008 {}} {143092 139029 {}} {143096 138770 {}} {143100 131859 {}} {143104 512 {}} {143108 1797 {}} {143112 65536 {}} {143116 5379 {}} {143120 138244 {}} {143124 3337 {}} {143128 65536 {}} {143132 138759 {}} {143136 133128 {}} {143140 138001 {}} {143144 65536 {}} {143148 7179 {}} {143152 1548 {}} {143156 7189 {}} {143160 3842 {}} {143164 1039 {}} {143168 3600 {}} {143172 426009 {}} {143176 134414 {}} {143180 7955 {}} {143184 65536 {}} {143188 65536 {}} {143192 6402 {}} {143196 65536 {}} {143200 65536 {}} {143204 3841 {}} {143208 7430 {}} {143212 65536 {}} {143216 2560 {}} {143220 5381 {}} {143224 1802 {}} {143228 65536 {}} {143232 7940 {}} {143236 7945 {}} {143240 270 {}} {143244 1287 {}} {143248 4360 {}} {143252 3597 {}} {143256 3346 {}} {143260 271 {}} {143264 5396 {}} {143268 5393 {}} {143272 426010 {}} {143276 6931 {}} {143280 6400 {}} {143284 65536 {}} {143288 65536 {}} {143292 65536 {}} {143296 5124 {}} {143300 65536 {}} {143304 65536 {}} {143308 65536 {}} {143312 4872 {}} {143316 6401 {}} {143320 5638 {}} {143324 5123 {}} {143328 5644 {}} {143332 6925 {}} {143336 2058 {}} {143340 775 {}} {143344 4112 {}} {143348 3089 {}} {143352 4878 {}} {143356 5643 {}} {143360 4116 {}} {143364 3093 {}} {143368 5138 {}} {143372 426011 {}} {143376 65536 {}} {143380 65536 {}} {143384 65536 {}} {143388 65536 {}} {143392 65536 {}} {143396 65536 {}} {143400 262170 {}} {143404 65536 {}} {143408 262168 {}} {143412 262169 {}} {143416 426006 {}} {143420 262171 {}} {143424 65536 {}} {143428 65536 {}} {143432 65536 {}} {143436 65536 {}} {143440 65536 {}} {143444 65536 {}} {143448 65536 {}} {143452 65536 {}} {143456 262168 {}} {143460 65536 {}} {143464 262422 {}} {143468 426007 {}} {143472 65536 {}} {143476 65536 {}} {143480 65536 {}} {143484 65536 {}} {143488 65536 {}} {143492 65536 {}} {143496 65536 {}} {143500 65536 {}} {143504 294936 {}} {143508 262169 {}} {143512 262166 {}} {143516 262167 {}} {143520 65536 {}} {143524 65536 {}} {143528 65536 {}} {143532 65536 {}} {143536 65536 {}} {143540 65536 {}} {143544 65536 {}} {143548 65536 {}} {143552 262168 {}} {143556 294937 {}} {143560 262170 {}} {143564 65536 {}} {143568 65536 {}} {143572 65536 {}} {143576 65536 {}} {143580 65536 {}} {143584 65536 {}} {143588 65536 {}} {143592 65536 {}} {143596 65536 {}} {143600 7424 {}} {143604 1537 {}} {143608 294938 {}} {143612 65536 {}} {143616 3328 {}} {143620 65536 {}} {143624 65536 {}} {143628 65536 {}} {143632 1804 {}} {143636 3073 {}} {143640 65536 {}} {143644 515 {}} {143648 7184 {}} {143652 6933 {}} {143656 267030 {}} {143660 294939 {}} {143664 5888 {}} {143668 65536 {}} {143672 5638 {}} {143676 65536 {}} {143680 4884 {}} {143684 5133 {}} {143688 7178 {}} {143692 65536 {}} {143696 426012 {}} {143700 2833 {}} {143704 7442 {}} {143708 779 {}} {143712 7168 {}} {143716 65536 {}} {143720 65536 {}} {143724 65536 {}} {143728 7940 {}} {143732 3073 {}} {143736 65536 {}} {143740 65536 {}} {143744 1800 {}} {143748 426013 {}} {143752 2062 {}} {143756 7943 {}} {143760 4096 {}} {143764 65536 {}} {143768 65536 {}} {143772 65536 {}} {143776 4876 {}} {143780 65536 {}} {143784 65536 {}} {143788 65536 {}} {143792 1552 {}} {143796 1025 {}} {143800 266518 {}} {143804 1795 {}} {143808 268824 {}} {143812 3349 {}} {143816 426014 {}} {143820 1043 {}} {143824 65536 {}} {143828 5633 {}} {143832 65536 {}} {143836 65536 {}} {143840 1792 {}} {143844 3597 {}} {143848 3338 {}} {143852 5387 {}} {143856 6164 {}} {143860 3601 {}} {143864 7442 {}} {143868 426015 {}} {143872 1796 {}} {143876 65536 {}} {143880 65536 {}} {143884 65536 {}} {143888 4360 {}} {143892 65536 {}} {143896 5378 {}} {143900 65536 {}} {143904 426016 {}} {143908 513 {}} {143912 6670 {}} {143916 7 {}} {143920 3328 {}} {143924 2305 {}} {143928 65536 {}} {143932 65536 {}} {143936 4876 {}} {143940 3605 {}} {143944 65536 {}} {143948 65536 {}} {143952 5648 {}} {143956 426017 {}} {143960 269334 {}} {143964 267799 {}} {143968 65536 {}} {143972 65536 {}} {143976 5386 {}} {143980 65536 {}} {143984 65536 {}} {143988 2561 {}} {143992 1810 {}} {143996 65536 {}} {144000 0 {}} {144004 2573 {}} {144008 426018 {}} {144012 11 {}} {144016 65536 {}} {144020 65536 {}} {144024 65536 {}} {144028 6147 {}} {144032 65536 {}} {144036 65536 {}} {144040 65536 {}} {144044 5895 {}} {144048 4352 {}} {144052 65536 {}} {144056 65536 {}} {144060 269847 {}} {144064 6420 {}} {144068 65536 {}} {144072 65536 {}} {144076 426019 {}} {144080 3584 {}} {144084 65536 {}} {144088 65536 {}} {144092 65536 {}} {144096 5900 {}} {144100 65536 {}} {144104 65536 {}} {144108 65536 {}} {144112 7952 {}} {144116 4113 {}} {144120 65536 {}} {144124 65536 {}} {144128 426020 {}} {144132 1301 {}} {144136 65536 {}} {144140 3599 {}} {144144 65536 {}} {144148 1 {}} {144152 65536 {}} {144156 65536 {}} {144160 65536 {}} {144164 7949 {}} {144168 65536 {}} {144172 65536 {}} {144176 65536 {}} {144180 267033 {}} {144184 266 {}} {144188 65536 {}} {144192 2048 {}} {144196 426021 {}} {144200 2834 {}} {144204 65536 {}} {144208 65536 {}} {144212 65536 {}} {144216 65536 {}} {144220 65536 {}} {144224 65536 {}} {144228 65536 {}} {144232 268822 {}} {144236 4355 {}} {144240 4884 {}} {144244 1 {}} {144248 426022 {}} {144252 4363 {}} {144256 65536 {}} {144260 65536 {}} {144264 65536 {}} {144268 65536 {}} {144272 1792 {}} {144276 273 {}} {144280 65536 {}} {144284 65536 {}} {144288 6928 {}} {144292 4117 {}} {144296 1038 {}} {144300 426023 {}} {144304 65536 {}} {144308 65536 {}} {144312 65536 {}} {144316 65536 {}} {144320 2316 {}} {144324 2561 {}} {144328 65536 {}} {144332 65536 {}} {144336 426024 {}} {144340 2061 {}} {144344 6930 {}} {144348 4883 {}} {144352 65536 {}} {144356 65536 {}} {144360 65536 {}} {144364 65536 {}} {144368 7168 {}} {144372 2305 {}} {144376 65536 {}} {144380 65536 {}} {144384 7944 {}} {144388 426025 {}} {144392 10 {}} {144396 2055 {}} {144400 65536 {}} {144404 65536 {}} {144408 65536 {}} {144412 65536 {}} {144416 65536 {}} {144420 65536 {}} {144424 262166 {}} {144428 6659 {}} {144432 5888 {}} {144436 6409 {}} {144440 426026 {}} {144444 3851 {}} {144448 65536 {}} {144452 6401 {}} {144456 65536 {}} {144460 65536 {}} {144464 3344 {}} {144468 6405 {}} {144472 65536 {}} {144476 65536 {}} {144480 788 {}} {144484 2837 {}} {144488 65536 {}} {144492 426027 {}} {144496 0 {}} {144500 65536 {}} {144504 65536 {}} {144508 65536 {}} {144512 3596 {}} {144516 7181 {}} {144520 65536 {}} {144524 65536 {}} {144528 426028 {}} {144532 7697 {}} {144536 65536 {}} {144540 65536 {}} {144544 65536 {}} {144548 65536 {}} {144552 4866 {}} {144556 65536 {}} {144560 65536 {}} {144564 7169 {}} {144568 2570 {}} {144572 65536 {}} {144576 65536 {}} {144580 426029 {}} {144584 6162 {}} {144588 65536 {}} {144592 65536 {}} {144596 65536 {}} {144600 65536 {}} {144604 65536 {}} {144608 4096 {}} {144612 65536 {}} {144616 269846 {}} {144620 5635 {}} {144624 3076 {}} {144628 65536 {}} {144632 426030 {}} {144636 5131 {}} {144640 65536 {}} {144644 65536 {}} {144648 65536 {}} {144652 65536 {}} {144656 65536 {}} {144660 65536 {}} {144664 2054 {}} {144668 5127 {}} {144672 65536 {}} {144676 5889 {}} {144680 5646 {}} {144684 426031 {}} {144688 768 {}} {144692 65536 {}} {144696 65536 {}} {144700 65536 {}} {144704 5892 {}} {144708 65536 {}} {144712 65536 {}} {144716 65536 {}} {144720 426032 {}} {144724 65536 {}} {144728 4866 {}} {144732 7439 {}} {144736 65536 {}} {144740 65536 {}} {144744 65536 {}} {144748 65536 {}} {144752 65536 {}} {144756 6401 {}} {144760 65536 {}} {144764 65536 {}} {144768 520 {}} {144772 426033 {}} {144776 2054 {}} {144780 65536 {}} {144784 65536 {}} {144788 65536 {}} {144792 65536 {}} {144796 65536 {}} {144800 0 {}} {144804 65536 {}} {144808 65536 {}} {144812 65536 {}} {144816 1284 {}} {144820 7957 {}} {144824 426034 {}} {144828 5395 {}} {144832 65536 {}} {144836 65536 {}} {144840 65536 {}} {144844 65536 {}} {144848 65536 {}} {144852 5633 {}} {144856 3086 {}} {144860 65536 {}} {144864 65536 {}} {144868 263705 {}} {144872 5138 {}} {144876 426035 {}} {144880 6144 {}} {144884 65536 {}} {144888 65536 {}} {144892 65536 {}} {144896 264472 {}} {144900 65536 {}} {144904 65536 {}} {144908 65536 {}} {144912 426036 {}} {144916 6157 {}} {144920 2314 {}} {144924 65536 {}} {144928 65536 {}} {144932 7937 {}} {144936 65536 {}} {144940 65536 {}} {144944 65536 {}} {144948 269593 {}} {144952 65536 {}} {144956 65536 {}} {144960 65536 {}} {144964 426037 {}} {144968 265238 {}} {144972 4359 {}} {144976 7424 {}} {144980 65536 {}} {144984 65536 {}} {144988 65536 {}} {144992 4108 {}} {144996 65536 {}} {145000 1806 {}} {145004 65536 {}} {145008 268568 {}} {145012 65536 {}} {145016 426038 {}} {145020 65536 {}} {145024 65536 {}} {145028 65536 {}} {145032 65536 {}} {145036 65536 {}} {145040 65536 {}} {145044 513 {}} {145048 65536 {}} {145052 2315 {}} {145056 65536 {}} {145060 4885 {}} {145064 6914 {}} {145068 426039 {}} {145072 65536 {}} {145076 65536 {}} {145080 65536 {}} {145084 65536 {}} {145088 7936 {}} {145092 65536 {}} {145096 65536 {}} {145100 1799 {}} {145104 426040 {}} {145108 7953 {}} {145112 65536 {}} {145116 1039 {}} {145120 65536 {}} {145124 65536 {}} {145128 65536 {}} {145132 65536 {}} {145136 65536 {}} {145140 257 {}} {145144 1286 {}} {145148 65536 {}} {145152 3852 {}} {145156 426041 {}} {145160 263958 {}} {145164 65536 {}} {145168 65536 {}} {145172 65536 {}} {145176 2318 {}} {145180 65536 {}} {145184 65536 {}} {145188 65536 {}} {145192 6162 {}} {145196 65536 {}} {145200 1280 {}} {145204 65536 {}} {145208 426042 {}} {145212 4879 {}} {145216 65536 {}} {145220 65536 {}} {145224 65536 {}} {145228 65536 {}} {145232 65536 {}} {145236 1537 {}} {145240 65536 {}} {145244 268823 {}} {145248 65536 {}} {145252 7181 {}} {145256 65536 {}} {145260 426043 {}} {145264 1792 {}} {145268 65536 {}} {145272 65536 {}} {145276 65536 {}} {145280 780 {}} {145284 65536 {}} {145288 65536 {}} {145292 65536 {}} {145296 426044 {}} {145300 5897 {}} {145304 7434 {}} {145308 65536 {}} {145312 65536 {}} {145316 65536 {}} {145320 65536 {}} {145324 2819 {}} {145328 65536 {}} {145332 3329 {}} {145336 65536 {}} {145340 5383 {}} {145344 65536 {}} {145348 426045 {}} {145352 65536 {}} {145356 19 {}} {145360 65536 {}} {145364 65536 {}} {145368 65536 {}} {145372 65536 {}} {145376 7424 {}} {145380 65536 {}} {145384 65536 {}} {145388 65536 {}} {145392 2312 {}} {145396 5393 {}} {145400 426046 {}} {145404 65536 {}} {145408 65536 {}} {145412 65536 {}} {145416 65536 {}} {145420 65536 {}} {145424 65536 {}} {145428 1793 {}} {145432 65536 {}} {145436 3331 {}} {145440 65536 {}} {145444 2825 {}} {145448 5906 {}} {145452 426047 {}} {145456 5376 {}} {145460 65536 {}} {145464 65536 {}} {145468 65536 {}} {145472 7428 {}} {145476 65536 {}} {145480 65536 {}} {145484 65536 {}} {145488 264472 {}} {145492 65536 {}} {145496 65536 {}} {145500 65536 {}} {145504 426048 {}} {145508 65536 {}} {145512 65536 {}} {145516 65536 {}} {145520 65536 {}} {145524 5889 {}} {145528 65536 {}} {145532 65536 {}} {145536 65536 {}} {145540 264985 {}} {145544 65536 {}} {145548 65536 {}} {145552 784 {}} {145556 426049 {}} {145560 3346 {}} {145564 65536 {}} {145568 65536 {}} {145572 65536 {}} {145576 65536 {}} {145580 65536 {}} {145584 65536 {}} {145588 65536 {}} {145592 265494 {}} {145596 65536 {}} {145600 2816 {}} {145604 777 {}} {145608 426050 {}} {145612 7431 {}} {145616 65536 {}} {145620 65536 {}} {145624 65536 {}} {145628 65536 {}} {145632 65536 {}} {145636 65536 {}} {145640 5894 {}} {145644 65536 {}} {145648 65536 {}} {145652 5377 {}} {145656 1802 {}} {145660 426051 {}} {8560 553674240 {K, N}} {8564 418176 {NM, NO_PACKING, PSIZE}} {8568 1216562 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8572 59789392 {QC_OFF, LA_OFF, SC_OFF}} {65856 52428 SC_TABLE} {65860 52428 {}} {65864 52428 {}} {65868 52428 {}} {65872 52428 {}} {65876 52428 {}} {65880 52428 {}} {65884 52428 {}} {65888 52428 {}} {65892 52428 {}} {65896 52428 {}} {65900 52428 {}} {65904 204 {}} {99584 17 LA_TABLE} {99588 16 {}} {99592 17 {}} {99596 17 {}} {99600 14340 {}} {99604 6658 {}} {99608 4355 {}} {99612 5890 {}} {99616 2 {}} {99620 7 {}} {99624 8 {}} {99628 6 {}} {99632 9 {}} {99636 8 {}} {99640 6 {}} {99644 7 {}} {99648 6 {}} {99652 5 {}} {99656 6 {}} {99660 6 {}} {99664 5 {}} {99668 5 {}} {99672 5 {}} {99676 5 {}} {99680 5 {}} {99684 5 {}} {99688 4 {}} {99692 4 {}} {99696 5 {}} {99700 4 {}} {99704 4 {}} {99708 3 {}} {99712 4 {}} {99716 4 {}} {99720 4 {}} {99724 4 {}} {99728 4 {}} {99732 4 {}} {99736 4 {}} {99740 4 {}} {99744 4 {}} {99748 3 {}} {99752 4 {}} {99756 4 {}} {99760 3 {}} {99764 4 {}} {99768 3 {}} {99772 4 {}} {99776 4 {}} {99780 3 {}} {145664 209664 QC_TABLE} {145668 135937 {}} {145672 143874 {}} {145676 225539 {}} {145680 177413 {}} {145684 186374 {}} {145688 212233 {}} {145692 204810 {}} {145696 158987 {}} {145700 135436 {}} {145704 222477 {}} {145708 186127 {}} {145712 158224 {}} {145716 193042 {}} {145720 177171 {}} {145724 215572 {}} {145728 219669 {}} {145732 393240 {}} {145736 19456 {}} {145740 19458 {}} {145744 18691 {}} {145748 204804 {}} {145752 36869 {}} {145756 215815 {}} {145760 215816 {}} {145764 45577 {}} {145768 75531 {}} {145772 87564 {}} {145776 186638 {}} {145780 25359 {}} {145784 90640 {}} {145788 160273 {}} {145792 84755 {}} {145796 28693 {}} {145800 393241 {}} {145804 52480 {}} {145808 64001 {}} {145812 83970 {}} {145816 84996 {}} {145820 65541 {}} {145824 41222 {}} {145828 68359 {}} {145832 40968 {}} {145836 16137 {}} {145840 33034 {}} {145844 51213 {}} {145848 22542 {}} {145852 13583 {}} {145856 33553 {}} {145860 61458 {}} {145864 52499 {}} {145868 3348 {}} {145872 393242 {}} {145876 70656 {}} {145880 22273 {}} {145884 3 {}} {145888 70404 {}} {145892 50950 {}} {145896 39175 {}} {145900 14344 {}} {145904 33802 {}} {145908 78091 {}} {145912 59148 {}} {145916 87309 {}} {145920 54286 {}} {145924 77840 {}} {145928 76817 {}} {145932 69394 {}} {145936 10004 {}} {145940 91413 {}} {145944 393243 {}} {145948 262168 {}} {145952 262169 {}} {145956 262170 {}} {145960 262171 {}} {145964 393238 {}} {145968 262422 {}} {145972 262168 {}} {145976 393239 {}} {145980 262166 {}} {145984 262167 {}} {145988 262169 {}} {145992 262168 {}} {145996 262168 {}} {146000 262170 {}} {146004 262169 {}} {146008 84992 {}} {146012 46337 {}} {146016 262170 {}} {146020 49920 {}} {146024 3585 {}} {146028 29443 {}} {146032 42508 {}} {146036 61712 {}} {146040 13077 {}} {146044 302358 {}} {146048 262171 {}} {146052 71168 {}} {146056 65798 {}} {146060 266 {}} {146064 89867 {}} {146068 23565 {}} {146072 64785 {}} {146076 4626 {}} {146080 57620 {}} {146084 393244 {}} {146088 2304 {}} {146092 15873 {}} {146096 80900 {}} {146100 85255 {}} {146104 74248 {}} {146108 29198 {}} {146112 393245 {}} {146116 78592 {}} {146120 45825 {}} {146124 42243 {}} {146128 4620 {}} {146132 10000 {}} {146136 57363 {}} {146140 94229 {}} {146144 279318 {}} {146148 305688 {}} {146152 393246 {}} {146156 93696 {}} {146160 59393 {}} {146164 82186 {}} {146168 34059 {}} {146172 14605 {}} {146176 77585 {}} {146180 16146 {}} {146184 21012 {}} {146188 393247 {}} {146192 25857 {}} {146196 86786 {}} {146200 70148 {}} {146204 28423 {}} {146208 98056 {}} {146212 90638 {}} {146216 393248 {}} {146220 12288 {}} {146224 26113 {}} {146228 2060 {}} {146232 12048 {}} {146236 48149 {}} {146240 347670 {}} {146244 291607 {}} {146248 393249 {}} {146252 19712 {}} {146256 47617 {}} {146260 44554 {}} {146264 59403 {}} {146268 12813 {}} {146272 18962 {}} {146276 393250 {}} {146280 80128 {}} {146284 45315 {}} {146288 68103 {}} {146292 29460 {}} {146296 356887 {}} {146300 393251 {}} {146304 36352 {}} {146308 63500 {}} {146312 35087 {}} {146316 22800 {}} {146320 88849 {}} {146324 3093 {}} {146328 393252 {}} {146332 61696 {}} {146336 513 {}} {146340 53770 {}} {146344 81421 {}} {146348 14098 {}} {146352 331033 {}} {146356 393253 {}} {146360 3329 {}} {146364 86531 {}} {146368 14603 {}} {146372 74004 {}} {146376 276758 {}} {146380 393254 {}} {146384 66560 {}} {146388 77582 {}} {146392 20752 {}} {146396 91665 {}} {146400 96021 {}} {146404 393255 {}} {146408 33281 {}} {146412 41740 {}} {146416 71693 {}} {146420 33810 {}} {146424 1043 {}} {146428 393256 {}} {146432 37120 {}} {146436 54529 {}} {146440 88071 {}} {146444 61960 {}} {146448 50442 {}} {146452 393257 {}} {146456 47872 {}} {146460 52739 {}} {146464 67593 {}} {146468 87307 {}} {146472 277270 {}} {146476 393258 {}} {146480 52481 {}} {146484 26117 {}} {146488 83984 {}} {146492 54548 {}} {146496 24853 {}} {146500 393259 {}} {146504 7680 {}} {146508 2828 {}} {146512 59661 {}} {146516 5649 {}} {146520 393260 {}} {146524 6145 {}} {146528 22786 {}} {146532 15626 {}} {146536 6930 {}} {146540 393261 {}} {146544 76288 {}} {146548 40451 {}} {146552 60164 {}} {146556 86795 {}} {146560 322070 {}} {146564 393262 {}} {146568 18433 {}} {146572 4358 {}} {146576 98055 {}} {146580 79886 {}} {146584 393263 {}} {146588 18176 {}} {146592 20738 {}} {146596 19460 {}} {146600 34831 {}} {146604 393264 {}} {146608 49665 {}} {146612 49670 {}} {146616 25864 {}} {146620 393265 {}} {146624 56832 {}} {146628 4868 {}} {146632 62483 {}} {146636 70165 {}} {146640 393266 {}} {146644 64513 {}} {146648 1294 {}} {146652 37650 {}} {146656 282137 {}} {146660 393267 {}} {146664 40704 {}} {146668 58634 {}} {146672 66573 {}} {146676 285208 {}} {146680 393268 {}} {146684 25601 {}} {146688 55047 {}} {146692 328214 {}} {146696 327705 {}} {146700 393269 {}} {146704 26112 {}} {146708 51468 {}} {146712 44814 {}} {146716 335640 {}} {146720 393270 {}} {146724 82689 {}} {146728 2050 {}} {146732 92427 {}} {146736 26901 {}} {146740 393271 {}} {146744 58880 {}} {146748 37895 {}} {146752 51727 {}} {146756 79889 {}} {146760 393272 {}} {146764 81921 {}} {146768 85766 {}} {146772 524 {}} {146776 330262 {}} {146780 393273 {}} {146784 53760 {}} {146788 80142 {}} {146792 76047 {}} {146796 5394 {}} {146800 393274 {}} {146804 68865 {}} {146808 21005 {}} {146812 291607 {}} {146816 393275 {}} {146820 47360 {}} {146824 45321 {}} {146828 73994 {}} {146832 54796 {}} {146836 393276 {}} {146840 66049 {}} {146844 23811 {}} {146848 88583 {}} {146852 76051 {}} {146856 393277 {}} {146860 44800 {}} {146864 9480 {}} {146868 79889 {}} {146872 393278 {}} {146876 13313 {}} {146880 80387 {}} {146884 35593 {}} {146888 73746 {}} {146892 393279 {}} {146896 28928 {}} {146900 3588 {}} {146904 317976 {}} {146908 393280 {}} {146912 28929 {}} {146916 33808 {}} {146920 29202 {}} {146924 305177 {}} {146928 393281 {}} {146932 20480 {}} {146936 19975 {}} {146940 41737 {}} {146944 332310 {}} {146948 393282 {}} {146952 34561 {}} {146956 38150 {}} {146960 3850 {}} {146964 393283 {}} {8576 20972064 {K, N}} {8580 10272 {NM, NO_PACKING, PSIZE}} {8584 1067019 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8588 65166685 {QC_OFF, LA_OFF, SC_OFF}} {65908 52428 SC_TABLE} {65912 52428 {}} {65916 3276 {}} {99792 2 LA_TABLE} {99796 2 {}} {99800 2 {}} {99804 2 {}} {99808 3074 {}} {99812 3074 {}} {99816 3074 {}} {99820 3074 {}} {99824 2 {}} {99828 2 {}} {99832 2 {}} {146976 65536 QC_TABLE} {146980 65536 {}} {146984 65536 {}} {146988 65536 {}} {146992 133376 {}} {146996 136449 {}} {147000 134146 {}} {147004 65536 {}} {147008 425996 {}} {147012 134409 {}} {147016 138502 {}} {147020 137731 {}} {147024 1792 {}} {147028 138501 {}} {147032 65536 {}} {147036 65536 {}} {147040 138500 {}} {147044 7177 {}} {147048 65536 {}} {147052 1539 {}} {147056 131080 {}} {147060 425997 {}} {147064 518 {}} {147068 138247 {}} {147072 4352 {}} {147076 65536 {}} {147080 65536 {}} {147084 65536 {}} {147088 5124 {}} {147092 65536 {}} {147096 65536 {}} {147100 65536 {}} {147104 4104 {}} {147108 4609 {}} {147112 425998 {}} {147116 3075 {}} {147120 65536 {}} {147124 2049 {}} {147128 65536 {}} {147132 65536 {}} {147136 7684 {}} {147140 2053 {}} {147144 6658 {}} {147148 5639 {}} {147152 4616 {}} {147156 9 {}} {147160 4358 {}} {147164 425999 {}} {147168 65536 {}} {147172 65536 {}} {147176 65536 {}} {147180 65536 {}} {147184 65536 {}} {147188 65536 {}} {147192 262158 {}} {147196 65536 {}} {147200 262156 {}} {147204 262157 {}} {147208 426250 {}} {147212 262159 {}} {147216 65536 {}} {147220 65536 {}} {147224 65536 {}} {147228 65536 {}} {147232 65536 {}} {147236 65536 {}} {147240 65536 {}} {147244 65536 {}} {147248 262156 {}} {147252 65536 {}} {147256 262154 {}} {147260 425995 {}} {147264 65536 {}} {147268 65536 {}} {147272 65536 {}} {147276 65536 {}} {147280 65536 {}} {147284 65536 {}} {147288 65536 {}} {147292 65536 {}} {147296 294924 {}} {147300 262157 {}} {147304 65536 {}} {147308 262155 {}} {147312 65536 {}} {147316 65536 {}} {147320 65536 {}} {147324 65536 {}} {147328 65536 {}} {147332 65536 {}} {147336 262410 {}} {147340 65536 {}} {147344 262156 {}} {147348 294925 {}} {147352 262158 {}} {147356 65536 {}} {147360 65536 {}} {147364 65536 {}} {147368 65536 {}} {147372 65536 {}} {147376 65536 {}} {147380 65536 {}} {147384 65536 {}} {147388 65536 {}} {147392 4864 {}} {147396 5633 {}} {147400 294926 {}} {147404 263947 {}} {147408 65536 {}} {147412 65536 {}} {147416 65536 {}} {147420 7943 {}} {147424 65536 {}} {147428 2305 {}} {147432 65536 {}} {147436 263947 {}} {147440 1792 {}} {147444 517 {}} {147448 65536 {}} {147452 294927 {}} {147456 65536 {}} {147460 65536 {}} {147464 65536 {}} {147468 65536 {}} {147472 6912 {}} {147476 1029 {}} {147480 65536 {}} {147484 3335 {}} {147488 426000 {}} {147492 7177 {}} {147496 65536 {}} {147500 269835 {}} {8592 41944128 {K, N}} {8596 18496 {NM, NO_PACKING, PSIZE}} {8600 1071115 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8604 67330144 {QC_OFF, LA_OFF, SC_OFF}} {65920 52428 SC_TABLE} {65924 52428 {}} {65928 3276 {}} {99840 3 LA_TABLE} {99844 4 {}} {99848 3 {}} {99852 4 {}} {99856 3586 {}} {99860 3330 {}} {99864 3330 {}} {99868 3330 {}} {99872 2 {}} {99876 4 {}} {99880 3 {}} {147504 133376 QC_TABLE} {147508 65536 {}} {147512 134146 {}} {147516 144641 {}} {147520 146694 {}} {147524 137731 {}} {147528 425996 {}} {147532 134409 {}} {147536 65536 {}} {147540 9731 {}} {147544 9984 {}} {147548 146693 {}} {147552 146692 {}} {147556 138247 {}} {147560 8710 {}} {147564 15369 {}} {147568 139272 {}} {147572 425997 {}} {147576 4352 {}} {147580 65536 {}} {147584 13316 {}} {147588 65536 {}} {147592 12296 {}} {147596 12801 {}} {147600 425998 {}} {147604 11267 {}} {147608 65536 {}} {147612 2049 {}} {147616 14850 {}} {147620 10245 {}} {147624 7684 {}} {147628 13831 {}} {147632 4358 {}} {147636 9 {}} {147640 4616 {}} {147644 425999 {}} {147648 262156 {}} {147652 65536 {}} {147656 262158 {}} {147660 262157 {}} {147664 426250 {}} {147668 262159 {}} {147672 65536 {}} {147676 65536 {}} {147680 262154 {}} {147684 65536 {}} {147688 262156 {}} {147692 425995 {}} {147696 65536 {}} {147700 65536 {}} {147704 65536 {}} {147708 262155 {}} {147712 294924 {}} {147716 262157 {}} {147720 262410 {}} {147724 65536 {}} {147728 262156 {}} {147732 65536 {}} {147736 262158 {}} {147740 294925 {}} {147744 65536 {}} {147748 65536 {}} {147752 13056 {}} {147756 5633 {}} {147760 294926 {}} {147764 263947 {}} {147768 65536 {}} {147772 10497 {}} {147776 65536 {}} {147780 517 {}} {147784 65536 {}} {147788 7943 {}} {147792 65536 {}} {147796 272139 {}} {147800 9984 {}} {147804 294927 {}} {147808 65536 {}} {147812 9221 {}} {147816 65536 {}} {147820 11527 {}} {147824 6912 {}} {147828 7177 {}} {147832 426000 {}} {147836 269835 {}} {8608 83888256 {K, N}} {8612 34944 {NM, NO_PACKING, PSIZE}} {8616 1081355 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8620 68707171 {QC_OFF, LA_OFF, SC_OFF}} {65932 52428 SC_TABLE} {65936 52428 {}} {65940 3276 {}} {99888 6 LA_TABLE} {99892 8 {}} {99896 5 {}} {99900 8 {}} {99904 4356 {}} {99908 4098 {}} {99912 3586 {}} {99916 3331 {}} {99920 3 {}} {99924 5 {}} {99928 5 {}} {147840 133376 QC_TABLE} {147844 161025 {}} {147848 150530 {}} {147852 137731 {}} {147856 146694 {}} {147860 150793 {}} {147864 393228 {}} {147868 9984 {}} {147872 9731 {}} {147876 163076 {}} {147880 163077 {}} {147884 25094 {}} {147888 138247 {}} {147892 155656 {}} {147896 31753 {}} {147900 393229 {}} {147904 20736 {}} {147908 29185 {}} {147912 11267 {}} {147916 13316 {}} {147920 28680 {}} {147924 393230 {}} {147928 2049 {}} {147932 14850 {}} {147936 7684 {}} {147940 26629 {}} {147944 20742 {}} {147948 13831 {}} {147952 4616 {}} {147956 9 {}} {147960 393231 {}} {147964 262156 {}} {147968 262157 {}} {147972 262158 {}} {147976 262159 {}} {147980 393482 {}} {147984 262154 {}} {147988 262156 {}} {147992 393227 {}} {147996 262155 {}} {148000 262157 {}} {148004 262156 {}} {148008 262410 {}} {148012 262156 {}} {148016 262158 {}} {148020 262157 {}} {148024 13056 {}} {148028 22017 {}} {148032 280331 {}} {148036 262158 {}} {148040 26368 {}} {148044 10497 {}} {148048 16901 {}} {148052 7943 {}} {148056 288523 {}} {148060 262159 {}} {148064 6912 {}} {148068 25605 {}} {148072 11527 {}} {148076 7177 {}} {148080 269835 {}} {148084 393232 {}} {8624 167776512 {K, N}} {8628 69888 {NM, NO_PACKING, PSIZE}} {8632 1081355 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8636 69756518 {QC_OFF, LA_OFF, SC_OFF}} {65944 52428 SC_TABLE} {65948 52428 {}} {65952 3276 {}} {99936 6 LA_TABLE} {99940 8 {}} {99944 5 {}} {99948 8 {}} {99952 5892 {}} {99956 5378 {}} {99960 4354 {}} {99964 3843 {}} {99968 3 {}} {99972 5 {}} {99976 5 {}} {148096 133376 QC_TABLE} {148100 161025 {}} {148104 183298 {}} {148108 137731 {}} {148112 179462 {}} {148116 183561 {}} {148120 393228 {}} {148124 42752 {}} {148128 42499 {}} {148132 195844 {}} {148136 163077 {}} {148140 57862 {}} {148144 171015 {}} {148148 188424 {}} {148152 64521 {}} {148156 393229 {}} {148160 20736 {}} {148164 29185 {}} {148168 11267 {}} {148172 13316 {}} {148176 61448 {}} {148180 393230 {}} {148184 2049 {}} {148188 14850 {}} {148192 40452 {}} {148196 26629 {}} {148200 53510 {}} {148204 13831 {}} {148208 4616 {}} {148212 32777 {}} {148216 393231 {}} {148220 262156 {}} {148224 262157 {}} {148228 262158 {}} {148232 262159 {}} {148236 393482 {}} {148240 262154 {}} {148244 262156 {}} {148248 393227 {}} {148252 262155 {}} {148256 262157 {}} {148260 262156 {}} {148264 262410 {}} {148268 262156 {}} {148272 262158 {}} {148276 262157 {}} {148280 45824 {}} {148284 54785 {}} {148288 280331 {}} {148292 262158 {}} {148296 59136 {}} {148300 10497 {}} {148304 49669 {}} {148308 40711 {}} {148312 288523 {}} {148316 262159 {}} {148320 39680 {}} {148324 58373 {}} {148328 11527 {}} {148332 7177 {}} {148336 302603 {}} {148340 393232 {}} {8640 251664768 {K, N}} {8644 104832 {NM, NO_PACKING, PSIZE}} {8648 1081355 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8652 70805865 {QC_OFF, LA_OFF, SC_OFF}} {65956 52428 SC_TABLE} {65960 52428 {}} {65964 3276 {}} {99984 6 LA_TABLE} {99988 8 {}} {99992 5 {}} {99996 8 {}} {100000 7428 {}} {100004 6658 {}} {100008 5122 {}} {100012 4355 {}} {100016 3 {}} {100020 5 {}} {100024 5 {}} {148352 175616 QC_TABLE} {148356 155905 {}} {148360 173570 {}} {148364 147971 {}} {148368 149254 {}} {148372 175113 {}} {148376 393228 {}} {148380 6912 {}} {148384 9219 {}} {148388 143364 {}} {148392 154629 {}} {148396 7942 {}} {148400 178951 {}} {148404 178440 {}} {148408 777 {}} {148412 393229 {}} {148416 6400 {}} {148420 29185 {}} {148424 29955 {}} {148428 28164 {}} {148432 29192 {}} {148436 393230 {}} {148440 34817 {}} {148444 44802 {}} {148448 28932 {}} {148452 18437 {}} {148456 31494 {}} {148460 30215 {}} {148464 7176 {}} {148468 47625 {}} {148472 393231 {}} {148476 262156 {}} {148480 262157 {}} {148484 262158 {}} {148488 262159 {}} {148492 393482 {}} {148496 262154 {}} {148500 262156 {}} {148504 393227 {}} {148508 262155 {}} {148512 262157 {}} {148516 262156 {}} {148520 262410 {}} {148524 262156 {}} {148528 262158 {}} {148532 262157 {}} {148536 18432 {}} {148540 18945 {}} {148544 269579 {}} {148548 262158 {}} {148552 2560 {}} {148556 11265 {}} {148560 30981 {}} {148564 20487 {}} {148568 274443 {}} {148572 262159 {}} {148576 33024 {}} {148580 23557 {}} {148584 25607 {}} {148588 12553 {}} {148592 309259 {}} {148596 393232 {}} {8656 20973184 {K, N}} {8660 26656 {NM, NO_PACKING, PSIZE}} {8664 1120302 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8668 71855212 {QC_OFF, LA_OFF, SC_OFF}} {65968 52428 SC_TABLE} {65972 52428 {}} {65976 52428 {}} {65980 52428 {}} {65984 52428 {}} {65988 52428 {}} {65992 52428 {}} {65996 52428 {}} {66000 52428 {}} {66004 52428 {}} {66008 52428 {}} {66012 204 {}} {100032 2 LA_TABLE} {100036 2 {}} {100040 2 {}} {100044 2 {}} {100048 3074 {}} {100052 3074 {}} {100056 3074 {}} {100060 3074 {}} {100064 2 {}} {100068 2 {}} {100072 2 {}} {100076 771 {}} {100080 2 {}} {100084 2 {}} {100088 2 {}} {100092 2 {}} {100096 2 {}} {100100 2 {}} {100104 2 {}} {100108 2 {}} {100112 2 {}} {100116 2 {}} {100120 2 {}} {100124 2 {}} {100128 2 {}} {100132 2 {}} {100136 2 {}} {100140 2 {}} {100144 2 {}} {100148 2 {}} {100152 2 {}} {100156 2 {}} {100160 2 {}} {100164 2 {}} {100168 2 {}} {100172 2 {}} {100176 2 {}} {100180 2 {}} {100184 2 {}} {100188 2 {}} {100192 2 {}} {100196 2 {}} {100200 2 {}} {100204 2 {}} {100208 2 {}} {100212 2 {}} {148608 65536 QC_TABLE} {148612 65536 {}} {148616 65536 {}} {148620 65536 {}} {148624 133376 {}} {148628 136449 {}} {148632 134146 {}} {148636 65536 {}} {148640 425996 {}} {148644 134409 {}} {148648 138502 {}} {148652 137731 {}} {148656 1792 {}} {148660 138501 {}} {148664 65536 {}} {148668 65536 {}} {148672 138500 {}} {148676 7177 {}} {148680 65536 {}} {148684 1539 {}} {148688 131080 {}} {148692 425997 {}} {148696 518 {}} {148700 138247 {}} {148704 4352 {}} {148708 65536 {}} {148712 65536 {}} {148716 65536 {}} {148720 5124 {}} {148724 65536 {}} {148728 65536 {}} {148732 65536 {}} {148736 4104 {}} {148740 4609 {}} {148744 425998 {}} {148748 3075 {}} {148752 65536 {}} {148756 2049 {}} {148760 65536 {}} {148764 65536 {}} {148768 7684 {}} {148772 2053 {}} {148776 6658 {}} {148780 5639 {}} {148784 4616 {}} {148788 9 {}} {148792 4358 {}} {148796 425999 {}} {148800 65536 {}} {148804 65536 {}} {148808 65536 {}} {148812 65536 {}} {148816 65536 {}} {148820 65536 {}} {148824 262158 {}} {148828 65536 {}} {148832 262156 {}} {148836 262157 {}} {148840 426250 {}} {148844 262159 {}} {148848 65536 {}} {148852 65536 {}} {148856 65536 {}} {148860 65536 {}} {148864 65536 {}} {148868 65536 {}} {148872 65536 {}} {148876 65536 {}} {148880 262156 {}} {148884 65536 {}} {148888 262154 {}} {148892 425995 {}} {148896 65536 {}} {148900 65536 {}} {148904 65536 {}} {148908 65536 {}} {148912 65536 {}} {148916 65536 {}} {148920 65536 {}} {148924 65536 {}} {148928 294924 {}} {148932 262157 {}} {148936 65536 {}} {148940 262155 {}} {148944 65536 {}} {148948 65536 {}} {148952 65536 {}} {148956 65536 {}} {148960 65536 {}} {148964 65536 {}} {148968 262410 {}} {148972 65536 {}} {148976 262156 {}} {148980 294925 {}} {148984 262158 {}} {148988 65536 {}} {148992 65536 {}} {148996 65536 {}} {149000 65536 {}} {149004 65536 {}} {149008 65536 {}} {149012 65536 {}} {149016 65536 {}} {149020 65536 {}} {149024 4864 {}} {149028 5633 {}} {149032 294926 {}} {149036 263947 {}} {149040 65536 {}} {149044 65536 {}} {149048 65536 {}} {149052 7943 {}} {149056 65536 {}} {149060 2305 {}} {149064 65536 {}} {149068 263947 {}} {149072 1792 {}} {149076 517 {}} {149080 65536 {}} {149084 294927 {}} {149088 65536 {}} {149092 65536 {}} {149096 65536 {}} {149100 65536 {}} {149104 6912 {}} {149108 1029 {}} {149112 65536 {}} {149116 3335 {}} {149120 426000 {}} {149124 7177 {}} {149128 65536 {}} {149132 269835 {}} {149136 65536 {}} {149140 257 {}} {149144 65536 {}} {149148 65536 {}} {149152 65536 {}} {149156 4869 {}} {149160 65536 {}} {149164 65536 {}} {149168 65536 {}} {149172 267277 {}} {149176 65536 {}} {149180 3079 {}} {149184 65536 {}} {149188 426001 {}} {149192 65536 {}} {149196 262923 {}} {149200 65536 {}} {149204 65536 {}} {149208 65536 {}} {149212 65536 {}} {149216 3584 {}} {149220 65536 {}} {149224 65536 {}} {149228 65536 {}} {149232 263692 {}} {149236 7681 {}} {149240 426002 {}} {149244 65536 {}} {149248 65536 {}} {149252 65536 {}} {149256 65536 {}} {149260 65536 {}} {149264 65536 {}} {149268 65536 {}} {149272 65536 {}} {149276 268043 {}} {149280 3336 {}} {149284 2817 {}} {149288 269578 {}} {149292 426003 {}} {149296 65536 {}} {149300 65536 {}} {149304 65536 {}} {149308 65536 {}} {149312 2816 {}} {149316 65536 {}} {149320 65536 {}} {149324 65536 {}} {149328 426004 {}} {149332 6401 {}} {149336 6 {}} {149340 5383 {}} {149344 65536 {}} {149348 4617 {}} {149352 65536 {}} {149356 65536 {}} {149360 65536 {}} {149364 268301 {}} {149368 65536 {}} {149372 65536 {}} {149376 2816 {}} {149380 426005 {}} {149384 65536 {}} {149388 3079 {}} {149392 65536 {}} {149396 65536 {}} {149400 65536 {}} {149404 65536 {}} {149408 65536 {}} {149412 65536 {}} {149416 65536 {}} {149420 3843 {}} {149424 65536 {}} {149428 7937 {}} {149432 426006 {}} {149436 265739 {}} {149440 65536 {}} {149444 65536 {}} {149448 65536 {}} {149452 65536 {}} {149456 4864 {}} {149460 513 {}} {149464 65536 {}} {149468 65536 {}} {149472 1544 {}} {149476 269837 {}} {149480 65536 {}} {149484 426007 {}} {149488 65536 {}} {149492 65536 {}} {149496 65536 {}} {149500 65536 {}} {149504 65536 {}} {149508 4865 {}} {149512 65536 {}} {149516 65536 {}} {149520 426008 {}} {149524 264205 {}} {149528 4358 {}} {149532 262923 {}} {149536 65536 {}} {149540 65536 {}} {149544 65536 {}} {149548 65536 {}} {149552 65536 {}} {149556 65536 {}} {149560 65536 {}} {149564 65536 {}} {149568 4864 {}} {149572 426009 {}} {149576 265994 {}} {149580 267531 {}} {149584 65536 {}} {149588 65536 {}} {149592 65536 {}} {149596 65536 {}} {149600 65536 {}} {149604 2817 {}} {149608 65536 {}} {149612 65536 {}} {149616 266764 {}} {149620 3593 {}} {149624 426010 {}} {149628 264203 {}} {149632 65536 {}} {149636 65536 {}} {149640 65536 {}} {149644 65536 {}} {149648 65536 {}} {149652 7681 {}} {149656 65536 {}} {149660 266763 {}} {149664 262156 {}} {149668 7173 {}} {149672 65536 {}} {149676 426011 {}} {149680 65536 {}} {149684 65536 {}} {149688 65536 {}} {149692 65536 {}} {149696 7168 {}} {149700 65536 {}} {149704 65536 {}} {149708 65536 {}} {149712 426012 {}} {149716 65536 {}} {149720 518 {}} {149724 4615 {}} {149728 65536 {}} {149732 65536 {}} {149736 65536 {}} {149740 65536 {}} {149744 65536 {}} {149748 5121 {}} {149752 65536 {}} {149756 65536 {}} {149760 5888 {}} {149764 426013 {}} {149768 268554 {}} {149772 65536 {}} {149776 65536 {}} {149780 65536 {}} {149784 65536 {}} {149788 65536 {}} {149792 65536 {}} {149796 65536 {}} {149800 65536 {}} {149804 65536 {}} {149808 2308 {}} {149812 6657 {}} {149816 426014 {}} {149820 269579 {}} {149824 65536 {}} {149828 65536 {}} {149832 65536 {}} {149836 65536 {}} {149840 3072 {}} {149844 65536 {}} {149848 65536 {}} {149852 65536 {}} {149856 2568 {}} {149860 266765 {}} {149864 65536 {}} {149868 426015 {}} {149872 65536 {}} {149876 65536 {}} {149880 65536 {}} {149884 65536 {}} {149888 65536 {}} {149892 65536 {}} {149896 65536 {}} {149900 65536 {}} {149904 426016 {}} {149908 7681 {}} {149912 7938 {}} {149916 65536 {}} {149920 65536 {}} {149924 65536 {}} {149928 65536 {}} {149932 65536 {}} {149936 65536 {}} {149940 3589 {}} {149944 65536 {}} {149948 65536 {}} {149952 5888 {}} {149956 426017 {}} {149960 65536 {}} {149964 2819 {}} {149968 65536 {}} {149972 65536 {}} {149976 65536 {}} {149980 65536 {}} {149984 65536 {}} {149988 3585 {}} {149992 2818 {}} {149996 65536 {}} {150000 65536 {}} {150004 2057 {}} {150008 426018 {}} {150012 65536 {}} {150016 65536 {}} {150020 65536 {}} {150024 65536 {}} {150028 65536 {}} {150032 65536 {}} {150036 65536 {}} {150040 65536 {}} {150044 65536 {}} {150048 1024 {}} {150052 7173 {}} {150056 65536 {}} {150060 426019 {}} {150064 65536 {}} {150068 65536 {}} {150072 65536 {}} {150076 65536 {}} {150080 262156 {}} {150084 65536 {}} {150088 65536 {}} {150092 65536 {}} {150096 426020 {}} {150100 268813 {}} {150104 7426 {}} {150108 3847 {}} {150112 65536 {}} {150116 65536 {}} {150120 65536 {}} {150124 65536 {}} {150128 65536 {}} {150132 65536 {}} {150136 65536 {}} {150140 65536 {}} {150144 2048 {}} {150148 426021 {}} {150152 5894 {}} {150156 65536 {}} {150160 65536 {}} {150164 65536 {}} {150168 65536 {}} {150172 65536 {}} {150176 65536 {}} {150180 513 {}} {150184 1282 {}} {150188 65536 {}} {150192 65536 {}} {150196 1797 {}} {150200 426022 {}} {150204 65536 {}} {150208 65536 {}} {150212 65536 {}} {150216 65536 {}} {150220 65536 {}} {150224 4608 {}} {150228 65536 {}} {150232 65536 {}} {150236 65536 {}} {150240 7172 {}} {150244 65536 {}} {150248 65536 {}} {150252 426023 {}} {150256 65536 {}} {150260 65536 {}} {150264 65536 {}} {150268 65536 {}} {150272 65536 {}} {150276 4101 {}} {150280 65536 {}} {150284 65536 {}} {150288 426024 {}} {150292 5129 {}} {150296 1794 {}} {150300 2311 {}} {150304 65536 {}} {150308 2561 {}} {150312 65536 {}} {150316 65536 {}} {150320 65536 {}} {150324 262413 {}} {150328 65536 {}} {150332 65536 {}} {150336 65536 {}} {150340 426025 {}} {150344 65536 {}} {150348 65536 {}} {150352 65536 {}} {150356 65536 {}} {150360 65536 {}} {150364 65536 {}} {150368 4608 {}} {150372 65536 {}} {150376 65536 {}} {150380 65536 {}} {150384 263692 {}} {150388 3077 {}} {150392 426026 {}} {150396 65536 {}} {150400 65536 {}} {150404 65536 {}} {150408 65536 {}} {150412 65536 {}} {150416 65536 {}} {150420 65536 {}} {150424 1026 {}} {150428 1031 {}} {150432 65536 {}} {150436 65536 {}} {150440 264970 {}} {150444 426027 {}} {150448 4864 {}} {150452 65536 {}} {150456 65536 {}} {150460 65536 {}} {150464 267532 {}} {150468 65536 {}} {150472 65536 {}} {150476 65536 {}} {150480 426028 {}} {150484 263181 {}} {150488 65536 {}} {150492 65536 {}} {150496 65536 {}} {150500 6401 {}} {150504 65536 {}} {150508 65536 {}} {150512 65536 {}} {150516 2053 {}} {150520 65536 {}} {150524 65536 {}} {150528 65536 {}} {150532 426029 {}} {150536 65536 {}} {150540 270091 {}} {150544 65536 {}} {150548 65536 {}} {150552 65536 {}} {150556 65536 {}} {150560 65536 {}} {150564 65536 {}} {150568 1538 {}} {150572 65536 {}} {150576 3072 {}} {150580 65536 {}} {150584 426030 {}} {150588 6663 {}} {150592 65536 {}} {150596 65536 {}} {150600 65536 {}} {150604 65536 {}} {150608 65536 {}} {150612 65536 {}} {150616 65536 {}} {150620 65536 {}} {150624 65536 {}} {150628 268045 {}} {150632 269066 {}} {150636 426031 {}} {150640 65536 {}} {150644 65536 {}} {150648 65536 {}} {150652 65536 {}} {150656 65536 {}} {150660 7937 {}} {150664 65536 {}} {150668 65536 {}} {150672 426032 {}} {150676 517 {}} {150680 65536 {}} {150684 263691 {}} {150688 65536 {}} {150692 65536 {}} {150696 65536 {}} {150700 65536 {}} {150704 3840 {}} {150708 65536 {}} {150712 65536 {}} {150716 65536 {}} {150720 262668 {}} {150724 426033 {}} {150728 65536 {}} {150732 3079 {}} {150736 65536 {}} {150740 65536 {}} {150744 2 {}} {150748 65536 {}} {150752 65536 {}} {150756 65536 {}} {150760 264970 {}} {150764 65536 {}} {150768 65536 {}} {150772 268301 {}} {150776 426034 {}} {150780 65536 {}} {150784 65536 {}} {150788 65536 {}} {150792 65536 {}} {150796 65536 {}} {150800 65536 {}} {150804 257 {}} {150808 65536 {}} {150812 267787 {}} {150816 65536 {}} {150820 1285 {}} {150824 65536 {}} {150828 426035 {}} {8672 251678208 {K, N}} {8676 319872 {NM, NO_PACKING, PSIZE}} {8680 1155118 {MAX_SCHEDULE, NO_FINAL_PARITY_CHECK, NORM_TYPE, NMQC, NLAYERS}} {8684 80967800 {QC_OFF, LA_OFF, SC_OFF}} {66016 52428 SC_TABLE} {66020 52428 {}} {66024 52428 {}} {66028 52428 {}} {66032 52428 {}} {66036 52428 {}} {66040 52428 {}} {66044 52428 {}} {66048 52428 {}} {66052 52428 {}} {66056 52428 {}} {66060 204 {}} {100224 6 LA_TABLE} {100228 8 {}} {100232 5 {}} {100236 8 {}} {100240 7428 {}} {100244 6658 {}} {100248 5122 {}} {100252 4355 {}} {100256 3 {}} {100260 5 {}} {100264 5 {}} {100268 5 {}} {100272 3 {}} {100276 4 {}} {100280 4 {}} {100284 4 {}} {100288 3 {}} {100292 4 {}} {100296 4 {}} {100300 3 {}} {100304 4 {}} {100308 4 {}} {100312 3 {}} {100316 3 {}} {100320 3 {}} {100324 3 {}} {100328 2 {}} {100332 3 {}} {100336 3 {}} {100340 2 {}} {100344 4 {}} {100348 2 {}} {100352 3 {}} {100356 2 {}} {100360 4 {}} {100364 2 {}} {100368 3 {}} {100372 3 {}} {100376 3 {}} {100380 3 {}} {100384 3 {}} {100388 2 {}} {100392 3 {}} {100396 3 {}} {100400 3 {}} {100404 3 {}} {150832 175616 QC_TABLE} {150836 155905 {}} {150840 173570 {}} {150844 147971 {}} {150848 149254 {}} {150852 175113 {}} {150856 393228 {}} {150860 6912 {}} {150864 9219 {}} {150868 143364 {}} {150872 154629 {}} {150876 7942 {}} {150880 178951 {}} {150884 178440 {}} {150888 777 {}} {150892 393229 {}} {150896 6400 {}} {150900 29185 {}} {150904 29955 {}} {150908 28164 {}} {150912 29192 {}} {150916 393230 {}} {150920 34817 {}} {150924 44802 {}} {150928 28932 {}} {150932 18437 {}} {150936 31494 {}} {150940 30215 {}} {150944 7176 {}} {150948 47625 {}} {150952 393231 {}} {150956 262156 {}} {150960 262157 {}} {150964 262158 {}} {150968 262159 {}} {150972 393482 {}} {150976 262154 {}} {150980 262156 {}} {150984 393227 {}} {150988 262155 {}} {150992 262157 {}} {150996 262156 {}} {151000 262410 {}} {151004 262156 {}} {151008 262158 {}} {151012 262157 {}} {151016 18432 {}} {151020 18945 {}} {151024 269579 {}} {151028 262158 {}} {151032 2560 {}} {151036 11265 {}} {151040 30981 {}} {151044 20487 {}} {151048 274443 {}} {151052 262159 {}} {151056 33024 {}} {151060 23557 {}} {151064 25607 {}} {151068 12553 {}} {151072 309259 {}} {151076 393232 {}} {151080 20481 {}} {151084 47621 {}} {151088 4103 {}} {151092 288267 {}} {151096 298765 {}} {151100 393233 {}} {151104 30208 {}} {151108 17921 {}} {151112 301068 {}} {151116 393234 {}} {151120 7169 {}} {151124 33800 {}} {151128 309514 {}} {151132 307723 {}} {151136 393235 {}} {151140 15104 {}} {151144 26625 {}} {151148 5638 {}} {151152 13319 {}} {151156 393236 {}} {151160 8192 {}} {151164 23559 {}} {151168 44553 {}} {151172 301581 {}} {151176 393237 {}} {151180 9985 {}} {151184 23811 {}} {151188 264971 {}} {151192 393238 {}} {151196 12544 {}} {151200 32001 {}} {151204 8968 {}} {151208 304653 {}} {151212 393239 {}} {151216 4865 {}} {151220 30214 {}} {151224 267531 {}} {151228 303885 {}} {151232 393240 {}} {151236 17408 {}} {151240 278282 {}} {151244 282891 {}} {151248 393241 {}} {151252 22273 {}} {151256 45321 {}} {151260 296715 {}} {151264 278540 {}} {151268 393242 {}} {151272 40449 {}} {151276 5893 {}} {151280 264459 {}} {151284 263692 {}} {151288 393243 {}} {151292 47616 {}} {151296 1542 {}} {151300 11783 {}} {151304 393244 {}} {151308 14848 {}} {151312 10753 {}} {151316 302090 {}} {151320 393245 {}} {151324 19457 {}} {151328 15620 {}} {151332 301323 {}} {151336 393246 {}} {151340 40192 {}} {151344 44808 {}} {151348 279309 {}} {151352 393247 {}} {151356 5121 {}} {151360 13314 {}} {151364 393248 {}} {151368 27136 {}} {151372 22019 {}} {151376 24325 {}} {151380 393249 {}} {151384 46593 {}} {151388 39170 {}} {151392 16393 {}} {151396 393250 {}} {151400 11520 {}} {151404 5381 {}} {151408 393251 {}} {151412 17154 {}} {151416 35079 {}} {151420 276236 {}} {151424 283917 {}} {151428 393252 {}} {151432 26368 {}} {151436 12806 {}} {151440 393253 {}} {151444 17921 {}} {151448 28418 {}} {151452 43013 {}} {151456 393254 {}} {151460 28160 {}} {151464 4356 {}} {151468 393255 {}} {151472 30722 {}} {151476 39429 {}} {151480 13319 {}} {151484 14345 {}} {151488 393256 {}} {151492 769 {}} {151496 305677 {}} {151500 393257 {}} {151504 21504 {}} {151508 2053 {}} {151512 266508 {}} {151516 393258 {}} {151520 42242 {}} {151524 45831 {}} {151528 293898 {}} {151532 393259 {}} {151536 44288 {}} {151540 307468 {}} {151544 265229 {}} {151548 393260 {}} {151552 19713 {}} {151556 47109 {}} {151560 266763 {}} {151564 393261 {}} {151568 6400 {}} {151572 38658 {}} {151576 43527 {}} {151580 393262 {}} {151584 271626 {}} {151588 270093 {}} {151592 393263 {}} {151596 21505 {}} {151600 38661 {}} {151604 310795 {}} {151608 393264 {}} {151612 23808 {}} {151616 33799 {}} {151620 276748 {}} {151624 393265 {}} {151628 26370 {}} {151632 289546 {}} {151636 303885 {}} {151640 393266 {}} {151644 37633 {}} {151648 1797 {}} {151652 277515 {}} {151656 393267 {}} {20 1 FEC_CODE} {12 0 AXIS_WIDTH}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xA0040000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xA007FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="666666666" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="sd_fec_enc_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_int" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_ctrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_ctrl_tready" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_ctrl_tvalid" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_ctrl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_ctrl_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ctrl_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_din_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_din_tready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axis_din_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_din_tvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axis_din_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_din_tlast" SIGIS="undef" SIGNAME="sd_fec_enc_s_axis_din_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_din_tdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axis_din_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_status_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_status_tready" SIGIS="undef" SIGNAME="const_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="const_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_status_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_status_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axis_dout_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_dout_tready" SIGIS="undef" SIGNAME="enc_add_keep_din_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="din_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="enc_add_keep_din_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="din_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tlast" SIGIS="undef" SIGNAME="enc_add_keep_din_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="din_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_add_keep_din_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_add_keep" PORT="din_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="enc_ctrl_reinterpret_M_AXIS" NAME="S_AXIS_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_ctrl_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_ctrl_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_ctrl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="src_data_broadcast_M00_AXIS" NAME="S_AXIS_DIN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_din_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_din_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_din_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_din_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sd_fec_enc_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_dout_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_dout_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_STATUS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_status_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_status_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_status_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/src_data_broadcast" HWVERSION="1.1" INSTANCE="src_data_broadcast" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[127:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[127:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_src_data_broadcast_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="hard_data_reg_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_data_reg" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_din_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_din_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_din_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tlast" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axis_din_tlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hard_data_reg_M_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="src_data_broadcast_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="src_data_broadcast_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/src_data_fifo" HWVERSION="2.0" INSTANCE="src_data_fifo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000011011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_src_data_fifo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="src_data_broadcast_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_broadcast" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="src_data_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="src_data_V_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="src_data_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="src_data_broadcast_M01_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="src_data_fifo_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1802121322" FULLNAME="/stats" HWVERSION="1.0" INSTANCE="stats" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stats_top" VLNV="xilinx.com:hls:stats_top:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CNTRL" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="CTRL">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control signals"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="AP_START">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_start'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_DONE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_done'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_IDLE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_idle'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AP_READY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'ap_ready'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="AUTO_RESTART">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Control signal Register for 'auto_restart'."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED_2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="24"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="31"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="modify"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CHAN0_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CHAN1_INT_ST">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RESERVED">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reserved.  0s on read."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="k_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of k_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="k_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of k_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="n_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of n_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="n_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of n_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mask_V_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mask_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="32"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mask_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of mask_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mask_V_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mask_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="36"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mask_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 63 to 32 Data signal of mask_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mask_V_3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mask_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mask_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 95 to 64 Data signal of mask_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="mask_V_4">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of mask_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="44"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="mask_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 127 to 96 Data signal of mask_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="num_blocks_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of num_blocks_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="52"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="num_blocks_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of num_blocks_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="src_inc_parity_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of src_inc_parity_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="src_inc_parity_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of src_inc_parity_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="raw_berr_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of raw_berr_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="raw_berr_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of raw_berr_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="raw_blerr_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of raw_blerr_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="76"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="raw_blerr_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of raw_blerr_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="cor_berr_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of cor_berr_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="84"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="cor_berr_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of cor_berr_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="cor_blerr_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of cor_blerr_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="92"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="cor_blerr_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of cor_blerr_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="iter_cnt_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of iter_cnt_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="iter_cnt_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of iter_cnt_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="block_cnt_V">
              <PROPERTY NAME="DESCRIPTION" VALUE="Data signal of block_cnt_V"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="block_cnt_V">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit 31 to 0 Data signal of block_cnt_V"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CNTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_stats_0"/>
        <PARAMETER NAME="clk_period" VALUE="2.5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_BASEADDR" VALUE="0xA0030000"/>
        <PARAMETER NAME="C_S_AXI_CNTRL_HIGHADDR" VALUE="0xA003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CNTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_AWVALID" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_AWREADY" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CNTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CNTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_WVALID" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_WREADY" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_BVALID" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_BREADY" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CNTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_ARVALID" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_ARREADY" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CNTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CNTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CNTRL_RVALID" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CNTRL_RREADY" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="rst_clk_wiz_300M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_300M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cntrl_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n_cntrl_aclk" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_data_V_V_TVALID" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_data_V_V_TREADY" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="src_data_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="src_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="src_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hard_data_TVALID" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_data_TREADY" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="hard_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="hard_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dec_data_reinterpret_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_data_reinterpret" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="error_data_TVALID" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="error_data_TREADY" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="error_data_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="error_data_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hard_chan_data_fifo_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hard_chan_data_fifo" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fe_status_V_V_TVALID" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fe_status_V_V_TREADY" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="fe_status_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dec_stat_reinterpret_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_stat_reinterpret" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="s_axi_CNTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CNTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CNTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CNTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CNTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CNTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CNTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CNTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CNTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CNTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CNTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CNTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CNTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CNTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CNTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CNTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CNTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CNTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="src_data_fifo_M_AXIS" NAME="src_data_V_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="src_data_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="src_data_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="src_data_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_data_reinterpret_M_AXIS" NAME="hard_data" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="hard_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="hard_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="hard_data_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="hard_data_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hard_chan_data_fifo_M_AXIS" NAME="error_data" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 128}"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="error_data_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="error_data_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="error_data_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="error_data_TLAST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dec_stat_reinterpret_M_AXIS" NAME="fe_status_V_V" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="fe_status_V_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="fe_status_V_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="fe_status_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/usp_rf_data_converter_0_i" HWVERSION="2.1" INSTANCE="usp_rf_data_converter_0_i" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="usp_rf_data_converter" VLNV="xilinx.com:ip:usp_rf_data_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=usp_rf_data_converter;v=v2_1;d=pg269-rf-data-converter.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AMS_Factory_Var" VALUE="0"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="design_1_usp_rf_data_converter_0_i_0"/>
        <PARAMETER NAME="C_High_Speed_ADC" VALUE="1"/>
        <PARAMETER NAME="C_IP_Type" VALUE="0"/>
        <PARAMETER NAME="C_Axiclk_Freq" VALUE="100.0"/>
        <PARAMETER NAME="C_Sysref_Source" VALUE="1"/>
        <PARAMETER NAME="C_Converter_Setup" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Debug" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Debug" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Output_Current" VALUE="0"/>
        <PARAMETER NAME="C_DAC_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC_RTS" VALUE="false"/>
        <PARAMETER NAME="C_Analog_Detection" VALUE="1"/>
        <PARAMETER NAME="C_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="C_Auto_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="C_Calibration_Time" VALUE="10"/>
        <PARAMETER NAME="C_DAC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="C_ADC0_Enable" VALUE="1"/>
        <PARAMETER NAME="C_ADC0_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC0_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC0_Fs_Max" VALUE="4.096"/>
        <PARAMETER NAME="C_ADC0_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC0_Outclk_Freq" VALUE="125.000"/>
        <PARAMETER NAME="C_ADC0_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC0_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_ADC0_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC0_Fabric_Freq" VALUE="250.000"/>
        <PARAMETER NAME="C_ADC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC0_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC0_Decimation" VALUE="1"/>
        <PARAMETER NAME="C_ADC0_Clock_Source" VALUE="0"/>
        <PARAMETER NAME="C_ADC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode00" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM00" VALUE="0"/>
        <PARAMETER NAME="C_ADC00_Dig_Port" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Slice01_Enable" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode01" VALUE="1"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM01" VALUE="0"/>
        <PARAMETER NAME="C_ADC01_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM02" VALUE="0"/>
        <PARAMETER NAME="C_ADC02_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM03" VALUE="0"/>
        <PARAMETER NAME="C_ADC03_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC1_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC1_Fs_Max" VALUE="4.096"/>
        <PARAMETER NAME="C_ADC1_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC1_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC1_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC1_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_ADC1_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC1_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC1_Clock_Source" VALUE="1"/>
        <PARAMETER NAME="C_ADC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither10" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode10" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal10" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM10" VALUE="0"/>
        <PARAMETER NAME="C_ADC10_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither11" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode11" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal11" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM11" VALUE="0"/>
        <PARAMETER NAME="C_ADC11_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither12" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode12" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal12" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM12" VALUE="0"/>
        <PARAMETER NAME="C_ADC12_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither13" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode13" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal13" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM13" VALUE="0"/>
        <PARAMETER NAME="C_ADC13_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC2_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC2_Fs_Max" VALUE="4.096"/>
        <PARAMETER NAME="C_ADC2_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC2_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC2_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC2_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC2_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC2_Clock_Source" VALUE="2"/>
        <PARAMETER NAME="C_ADC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither20" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode20" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal20" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM20" VALUE="0"/>
        <PARAMETER NAME="C_ADC20_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither21" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode21" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal21" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM21" VALUE="0"/>
        <PARAMETER NAME="C_ADC21_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither22" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode22" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal22" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM22" VALUE="0"/>
        <PARAMETER NAME="C_ADC22_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither23" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode23" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal23" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM23" VALUE="0"/>
        <PARAMETER NAME="C_ADC23_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Enable" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC3_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="C_ADC3_Fs_Max" VALUE="4.096"/>
        <PARAMETER NAME="C_ADC3_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="C_ADC3_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="C_ADC3_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_ADC3_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_ADC3_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_ADC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_ADC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Band" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_ADC3_Slices" VALUE="2"/>
        <PARAMETER NAME="C_ADC3_Decimation" VALUE="0"/>
        <PARAMETER NAME="C_ADC3_Clock_Source" VALUE="3"/>
        <PARAMETER NAME="C_ADC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither30" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode30" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal30" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM30" VALUE="0"/>
        <PARAMETER NAME="C_ADC30_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither31" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode31" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal31" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM31" VALUE="0"/>
        <PARAMETER NAME="C_ADC31_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither32" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode32" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal32" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM32" VALUE="0"/>
        <PARAMETER NAME="C_ADC32_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Dither33" VALUE="true"/>
        <PARAMETER NAME="C_ADC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Decimation_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_CalOpt_Mode33" VALUE="1"/>
        <PARAMETER NAME="C_ADC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="C_ADC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="C_ADC_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="C_ADC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="C_ADC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="C_ADC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="C_ADC_Bypass_BG_Cal33" VALUE="false"/>
        <PARAMETER NAME="C_ADC_LM33" VALUE="0"/>
        <PARAMETER NAME="C_ADC33_Dig_Port" VALUE="0"/>
        <PARAMETER NAME="C_DAC0_Enable" VALUE="1"/>
        <PARAMETER NAME="C_DAC0_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC0_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC0_Fs_Max" VALUE="6.554"/>
        <PARAMETER NAME="C_DAC0_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC0_Outclk_Freq" VALUE="400.000"/>
        <PARAMETER NAME="C_DAC0_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC0_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_DAC0_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC0_Fabric_Freq" VALUE="400.000"/>
        <PARAMETER NAME="C_DAC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC0_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC0_Slices" VALUE="4"/>
        <PARAMETER NAME="C_DAC0_Interpolation" VALUE="1"/>
        <PARAMETER NAME="C_DAC0_Clock_Source" VALUE="4"/>
        <PARAMETER NAME="C_DAC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="C_DAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width00" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode00" VALUE="1"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM00" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM01" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM02" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM03" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC1_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC1_Fs_Max" VALUE="6.554"/>
        <PARAMETER NAME="C_DAC1_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC1_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC1_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC1_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_DAC1_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC1_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC1_Slices" VALUE="4"/>
        <PARAMETER NAME="C_DAC1_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC1_Clock_Source" VALUE="5"/>
        <PARAMETER NAME="C_DAC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width10" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl10" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM10" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width11" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl11" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM11" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width12" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl12" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM12" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width13" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl13" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode13" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM13" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC2_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC2_Fs_Max" VALUE="6.554"/>
        <PARAMETER NAME="C_DAC2_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC2_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC2_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC2_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_DAC2_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC2_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC2_Slices" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC2_Clock_Source" VALUE="6"/>
        <PARAMETER NAME="C_DAC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width20" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl20" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM20" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width21" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl21" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM21" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width22" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl22" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM22" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width23" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl23" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode23" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM23" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Enable" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC3_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="C_DAC3_Fs_Max" VALUE="6.554"/>
        <PARAMETER NAME="C_DAC3_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="C_DAC3_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="C_DAC3_FBDIV" VALUE="10"/>
        <PARAMETER NAME="C_DAC3_OutDiv" VALUE="2"/>
        <PARAMETER NAME="C_DAC3_Vco" VALUE="8500.0"/>
        <PARAMETER NAME="C_DAC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="C_DAC3_Band" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="C_DAC3_Slices" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Interpolation" VALUE="0"/>
        <PARAMETER NAME="C_DAC3_Clock_Source" VALUE="7"/>
        <PARAMETER NAME="C_DAC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width30" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl30" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM30" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width31" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl31" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM31" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width32" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl32" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM32" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Data_Width33" VALUE="16"/>
        <PARAMETER NAME="C_DAC_Interpolation_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Decoder_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="C_DAC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="C_DAC_Invsinc_Ctrl33" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="C_DAC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="C_DAC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_Mode33" VALUE="0"/>
        <PARAMETER NAME="C_DAC_LM33" VALUE="0"/>
        <PARAMETER NAME="C_Clock_Forwarding" VALUE="false"/>
        <PARAMETER NAME="production_simulation" VALUE="0"/>
        <PARAMETER NAME="disable_bg_cal_en" VALUE="0"/>
        <PARAMETER NAME="C_VNC_Testing" VALUE="false"/>
        <PARAMETER NAME="C_RF_Analyzer" VALUE="0"/>
        <PARAMETER NAME="C_PL_Clock_Freq" VALUE="100.0"/>
        <PARAMETER NAME="tb_dac_fft" VALUE="true"/>
        <PARAMETER NAME="tb_adc_fft" VALUE="true"/>
        <PARAMETER NAME="use_bram" VALUE="1"/>
        <PARAMETER NAME="C_Silicon_Revision" VALUE="1"/>
        <PARAMETER NAME="AMS_Factory_Var" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_usp_rf_data_converter_0_i_0"/>
        <PARAMETER NAME="Axiclk_Freq" VALUE="100.0"/>
        <PARAMETER NAME="Sysref_Source" VALUE="1"/>
        <PARAMETER NAME="PRESET" VALUE="None"/>
        <PARAMETER NAME="Converter_Setup" VALUE="1"/>
        <PARAMETER NAME="ADC224_En" VALUE="false"/>
        <PARAMETER NAME="ADC225_En" VALUE="false"/>
        <PARAMETER NAME="ADC226_En" VALUE="false"/>
        <PARAMETER NAME="ADC227_En" VALUE="false"/>
        <PARAMETER NAME="DAC228_En" VALUE="false"/>
        <PARAMETER NAME="DAC229_En" VALUE="false"/>
        <PARAMETER NAME="DAC230_En" VALUE="false"/>
        <PARAMETER NAME="DAC231_En" VALUE="false"/>
        <PARAMETER NAME="ADC_Debug" VALUE="false"/>
        <PARAMETER NAME="DAC_Debug" VALUE="false"/>
        <PARAMETER NAME="DAC_Output_Current" VALUE="0"/>
        <PARAMETER NAME="ADC_RTS" VALUE="false"/>
        <PARAMETER NAME="DAC_RTS" VALUE="false"/>
        <PARAMETER NAME="Analog_Detection" VALUE="1"/>
        <PARAMETER NAME="Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="Auto_Calibration_Freeze" VALUE="false"/>
        <PARAMETER NAME="Calibration_Time" VALUE="10"/>
        <PARAMETER NAME="DAC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="ADC_NCO_RTS" VALUE="false"/>
        <PARAMETER NAME="ADC0_Enable" VALUE="1"/>
        <PARAMETER NAME="ADC0_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC0_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC0_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC0_Outclk_Freq" VALUE="125.000"/>
        <PARAMETER NAME="ADC0_Outdiv" VALUE="2"/>
        <PARAMETER NAME="ADC0_Fabric_Freq" VALUE="250.000"/>
        <PARAMETER NAME="ADC0_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC0_Band" VALUE="0"/>
        <PARAMETER NAME="ADC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC0_Clock_Source" VALUE="0"/>
        <PARAMETER NAME="ADC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode00" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type00" VALUE="0"/>
        <PARAMETER NAME="ADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="ADC_LM00" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice01_Enable" VALUE="true"/>
        <PARAMETER NAME="ADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode01" VALUE="1"/>
        <PARAMETER NAME="ADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type01" VALUE="0"/>
        <PARAMETER NAME="ADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="ADC_LM01" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="ADC_LM02" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="ADC_LM03" VALUE="0"/>
        <PARAMETER NAME="ADC1_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC1_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC1_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC1_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC1_Outdiv" VALUE="2"/>
        <PARAMETER NAME="ADC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC1_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC1_Band" VALUE="0"/>
        <PARAMETER NAME="ADC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC1_Clock_Source" VALUE="1"/>
        <PARAMETER NAME="ADC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither10" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode10" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode10" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width10" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal10" VALUE="false"/>
        <PARAMETER NAME="ADC_LM10" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither11" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode11" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode11" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width11" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal11" VALUE="false"/>
        <PARAMETER NAME="ADC_LM11" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither12" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode12" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode12" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width12" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal12" VALUE="false"/>
        <PARAMETER NAME="ADC_LM12" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither13" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode13" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode13" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width13" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal13" VALUE="false"/>
        <PARAMETER NAME="ADC_LM13" VALUE="0"/>
        <PARAMETER NAME="ADC2_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC2_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC2_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC2_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC2_Outdiv" VALUE="2"/>
        <PARAMETER NAME="ADC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC2_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC2_Band" VALUE="0"/>
        <PARAMETER NAME="ADC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC2_Clock_Source" VALUE="2"/>
        <PARAMETER NAME="ADC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither20" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode20" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode20" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width20" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal20" VALUE="false"/>
        <PARAMETER NAME="ADC_LM20" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither21" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode21" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode21" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width21" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal21" VALUE="false"/>
        <PARAMETER NAME="ADC_LM21" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither22" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode22" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode22" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width22" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal22" VALUE="false"/>
        <PARAMETER NAME="ADC_LM22" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither23" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode23" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode23" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width23" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal23" VALUE="false"/>
        <PARAMETER NAME="ADC_LM23" VALUE="0"/>
        <PARAMETER NAME="ADC3_Enable" VALUE="0"/>
        <PARAMETER NAME="ADC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC3_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="ADC3_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="ADC3_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="ADC3_Outdiv" VALUE="2"/>
        <PARAMETER NAME="ADC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="ADC3_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="ADC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="ADC3_Band" VALUE="0"/>
        <PARAMETER NAME="ADC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="ADC3_Clock_Source" VALUE="3"/>
        <PARAMETER NAME="ADC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither30" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode30" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode30" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width30" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal30" VALUE="false"/>
        <PARAMETER NAME="ADC_LM30" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither31" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode31" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode31" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width31" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal31" VALUE="false"/>
        <PARAMETER NAME="ADC_LM31" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither32" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode32" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode32" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width32" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal32" VALUE="false"/>
        <PARAMETER NAME="ADC_LM32" VALUE="0"/>
        <PARAMETER NAME="ADC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="ADC_Dither33" VALUE="true"/>
        <PARAMETER NAME="ADC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="ADC_Decimation_Mode33" VALUE="0"/>
        <PARAMETER NAME="ADC_CalOpt_Mode33" VALUE="1"/>
        <PARAMETER NAME="ADC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="ADC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="ADC_Data_Width33" VALUE="8"/>
        <PARAMETER NAME="ADC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="ADC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="ADC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="ADC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="ADC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="ADC_Bypass_BG_Cal33" VALUE="false"/>
        <PARAMETER NAME="ADC_LM33" VALUE="0"/>
        <PARAMETER NAME="mADC_Enable" VALUE="0"/>
        <PARAMETER NAME="mADC_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Sampling_Rate" VALUE="2.0"/>
        <PARAMETER NAME="mADC_Refclk_Freq" VALUE="2000.000"/>
        <PARAMETER NAME="mADC_Outclk_Freq" VALUE="15.625"/>
        <PARAMETER NAME="mADC_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="mADC_Link_Coupling" VALUE="0"/>
        <PARAMETER NAME="mADC_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="mADC_Band" VALUE="0"/>
        <PARAMETER NAME="mADC_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="mADC_Slice00_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither00" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode00" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode00" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type00" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width00" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal00" VALUE="false"/>
        <PARAMETER NAME="mADC_LM00" VALUE="0"/>
        <PARAMETER NAME="mADC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither01" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode01" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode01" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width01" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal01" VALUE="false"/>
        <PARAMETER NAME="mADC_LM01" VALUE="0"/>
        <PARAMETER NAME="mADC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither02" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode02" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode02" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width02" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal02" VALUE="false"/>
        <PARAMETER NAME="mADC_LM02" VALUE="0"/>
        <PARAMETER NAME="mADC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="mADC_Dither03" VALUE="true"/>
        <PARAMETER NAME="mADC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="mADC_Decimation_Mode03" VALUE="0"/>
        <PARAMETER NAME="mADC_CalOpt_Mode03" VALUE="1"/>
        <PARAMETER NAME="mADC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="mADC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="mADC_Data_Width03" VALUE="8"/>
        <PARAMETER NAME="mADC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="mADC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="mADC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="mADC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="mADC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="mADC_Bypass_BG_Cal03" VALUE="false"/>
        <PARAMETER NAME="mADC_LM03" VALUE="0"/>
        <PARAMETER NAME="DAC0_Enable" VALUE="1"/>
        <PARAMETER NAME="DAC0_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC0_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC0_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC0_Outclk_Freq" VALUE="400.000"/>
        <PARAMETER NAME="DAC0_Outdiv" VALUE="2"/>
        <PARAMETER NAME="DAC0_Fabric_Freq" VALUE="400.000"/>
        <PARAMETER NAME="DAC0_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC0_Band" VALUE="0"/>
        <PARAMETER NAME="DAC0_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC0_Clock_Source" VALUE="4"/>
        <PARAMETER NAME="DAC0_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice00_Enable" VALUE="true"/>
        <PARAMETER NAME="DAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width00" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode00" VALUE="1"/>
        <PARAMETER NAME="DAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type00" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="DAC_LM00" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="DAC_LM01" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="DAC_LM02" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="DAC_LM03" VALUE="0"/>
        <PARAMETER NAME="DAC1_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC1_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC1_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC1_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC1_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC1_Outdiv" VALUE="2"/>
        <PARAMETER NAME="DAC1_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC1_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC1_Band" VALUE="0"/>
        <PARAMETER NAME="DAC1_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC1_Clock_Source" VALUE="5"/>
        <PARAMETER NAME="DAC1_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice10_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type10" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width10" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type10" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode10" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl10" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq10" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq10" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase10" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature10" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist10" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode10" VALUE="0"/>
        <PARAMETER NAME="DAC_LM10" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice11_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type11" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width11" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type11" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode11" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl11" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq11" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq11" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase11" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature11" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist11" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode11" VALUE="0"/>
        <PARAMETER NAME="DAC_LM11" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice12_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type12" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width12" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type12" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode12" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl12" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq12" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq12" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase12" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature12" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist12" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode12" VALUE="0"/>
        <PARAMETER NAME="DAC_LM12" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice13_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type13" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width13" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type13" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode13" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl13" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq13" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq13" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase13" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature13" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist13" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode13" VALUE="0"/>
        <PARAMETER NAME="DAC_LM13" VALUE="0"/>
        <PARAMETER NAME="DAC2_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC2_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC2_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC2_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC2_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC2_Outdiv" VALUE="2"/>
        <PARAMETER NAME="DAC2_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC2_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC2_Band" VALUE="0"/>
        <PARAMETER NAME="DAC2_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC2_Clock_Source" VALUE="6"/>
        <PARAMETER NAME="DAC2_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice20_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type20" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width20" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type20" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode20" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl20" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq20" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq20" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase20" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature20" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist20" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode20" VALUE="0"/>
        <PARAMETER NAME="DAC_LM20" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice21_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type21" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width21" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type21" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode21" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl21" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq21" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq21" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase21" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature21" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist21" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode21" VALUE="0"/>
        <PARAMETER NAME="DAC_LM21" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice22_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type22" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width22" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type22" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode22" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl22" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq22" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq22" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase22" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature22" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist22" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode22" VALUE="0"/>
        <PARAMETER NAME="DAC_LM22" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice23_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type23" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width23" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type23" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode23" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl23" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq23" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq23" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase23" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature23" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist23" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode23" VALUE="0"/>
        <PARAMETER NAME="DAC_LM23" VALUE="0"/>
        <PARAMETER NAME="DAC3_Enable" VALUE="0"/>
        <PARAMETER NAME="DAC3_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC3_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="DAC3_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="DAC3_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="DAC3_Outdiv" VALUE="2"/>
        <PARAMETER NAME="DAC3_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="DAC3_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="DAC3_Band" VALUE="0"/>
        <PARAMETER NAME="DAC3_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="DAC3_Clock_Source" VALUE="7"/>
        <PARAMETER NAME="DAC3_Clock_Dist" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice30_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type30" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width30" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type30" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode30" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl30" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq30" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq30" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase30" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature30" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist30" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode30" VALUE="0"/>
        <PARAMETER NAME="DAC_LM30" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice31_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type31" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width31" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type31" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode31" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl31" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq31" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq31" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase31" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature31" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist31" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode31" VALUE="0"/>
        <PARAMETER NAME="DAC_LM31" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice32_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type32" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width32" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type32" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode32" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl32" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq32" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq32" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase32" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature32" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist32" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode32" VALUE="0"/>
        <PARAMETER NAME="DAC_LM32" VALUE="0"/>
        <PARAMETER NAME="DAC_Slice33_Enable" VALUE="false"/>
        <PARAMETER NAME="DAC_Data_Type33" VALUE="0"/>
        <PARAMETER NAME="DAC_Data_Width33" VALUE="16"/>
        <PARAMETER NAME="DAC_Interpolation_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_Decoder_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_Mixer_Type33" VALUE="3"/>
        <PARAMETER NAME="DAC_Mixer_Mode33" VALUE="2"/>
        <PARAMETER NAME="DAC_Invsinc_Ctrl33" VALUE="false"/>
        <PARAMETER NAME="DAC_Coarse_Mixer_Freq33" VALUE="0"/>
        <PARAMETER NAME="DAC_NCO_Freq33" VALUE="0.0"/>
        <PARAMETER NAME="DAC_NCO_Phase33" VALUE="0"/>
        <PARAMETER NAME="DAC_Neg_Quadrature33" VALUE="false"/>
        <PARAMETER NAME="DAC_Nyquist33" VALUE="0"/>
        <PARAMETER NAME="DAC_Mode33" VALUE="0"/>
        <PARAMETER NAME="DAC_LM33" VALUE="0"/>
        <PARAMETER NAME="mDAC_Enable" VALUE="0"/>
        <PARAMETER NAME="mDAC_PLL_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Sampling_Rate" VALUE="6.4"/>
        <PARAMETER NAME="mDAC_Refclk_Freq" VALUE="6400.000"/>
        <PARAMETER NAME="mDAC_Outclk_Freq" VALUE="50.000"/>
        <PARAMETER NAME="mDAC_Fabric_Freq" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_Multi_Tile_Sync" VALUE="false"/>
        <PARAMETER NAME="mDAC_Band" VALUE="0"/>
        <PARAMETER NAME="mDAC_Refclk_Div" VALUE="1"/>
        <PARAMETER NAME="mDAC_Slice00_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width00" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type00" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode00" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl00" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq00" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq00" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature00" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode00" VALUE="0"/>
        <PARAMETER NAME="mDAC_LM00" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice01_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width01" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type01" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode01" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl01" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq01" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq01" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature01" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode01" VALUE="0"/>
        <PARAMETER NAME="mDAC_LM01" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice02_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width02" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type02" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode02" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl02" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq02" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq02" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature02" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode02" VALUE="0"/>
        <PARAMETER NAME="mDAC_LM02" VALUE="0"/>
        <PARAMETER NAME="mDAC_Slice03_Enable" VALUE="false"/>
        <PARAMETER NAME="mDAC_Data_Type03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Data_Width03" VALUE="16"/>
        <PARAMETER NAME="mDAC_Interpolation_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Decoder_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mixer_Type03" VALUE="3"/>
        <PARAMETER NAME="mDAC_Mixer_Mode03" VALUE="2"/>
        <PARAMETER NAME="mDAC_Invsinc_Ctrl03" VALUE="false"/>
        <PARAMETER NAME="mDAC_Coarse_Mixer_Freq03" VALUE="0"/>
        <PARAMETER NAME="mDAC_NCO_Freq03" VALUE="0.0"/>
        <PARAMETER NAME="mDAC_NCO_Phase03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Neg_Quadrature03" VALUE="false"/>
        <PARAMETER NAME="mDAC_Nyquist03" VALUE="0"/>
        <PARAMETER NAME="mDAC_Mode03" VALUE="0"/>
        <PARAMETER NAME="mDAC_LM03" VALUE="0"/>
        <PARAMETER NAME="Clock_Forwarding" VALUE="false"/>
        <PARAMETER NAME="VNC_Testing" VALUE="false"/>
        <PARAMETER NAME="RF_Analyzer" VALUE="0"/>
        <PARAMETER NAME="PL_Clock_Freq" VALUE="100.0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xB0080000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xB00BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="adc0_clk_p" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_adc0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="adc0_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc0_clk_n" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_adc0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="adc0_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="clk_adc0" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_clk_adc0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_adc0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac0_clk_p" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_dac0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="dac0_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dac0_clk_n" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_dac0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="dac0_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="400000000" DIR="O" NAME="clk_dac0" SIGIS="clk" SIGNAME="usp_rf_data_converter_0_i_clk_dac0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_dac0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="usp_rf_data_converter_0_i_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref_in_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_sysref_in_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sysref_in_diff_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysref_in_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_sysref_in_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sysref_in_diff_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_01_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vin0_01_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="vin0_01_v_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vin0_01_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vin0_01_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="vin0_01_v_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vout00_p" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vout00_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="vout00_v_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vout00_n" SIGIS="undef" SIGNAME="usp_rf_data_converter_0_i_vout00_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="vout00_v_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m0_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="adc_sink_i_s00_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s00_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="adc_sink_i_s00_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s00_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef" SIGNAME="adc_sink_i_s00_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s00_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axis_aresetn" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s0_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dac_source_i_m00_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="m00_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="dac_source_i_m00_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="m00_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef" SIGNAME="dac_source_i_m00_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dac_source_i" PORT="m00_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="usp_rf_data_converter_0_i_m00_axis" NAME="m00_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dac_source_i_m00" NAME="s00_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="32"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_adc0_clk" NAME="adc0_clk" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="2000000000.0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="adc0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="adc0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_dac0_clk" NAME="dac0_clk" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="6400000000.0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="dac0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="dac0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_vin0_01" NAME="vin0_01" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vin0_01_n"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vin0_01_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="usp_rf_data_converter_0_i_vout00" NAME="vout00" TYPE="INITIATOR" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vout00_n"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vout00_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sysref_in" NAME="sysref_in" TYPE="TARGET" VLNV="xilinx.com:display_usp_rf_data_converter:diff_pins:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="diff_n" PHYSICAL="sysref_in_n"/>
            <PORTMAP LOGICAL="diff_p" PHYSICAL="sysref_in_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="0" FULLNAME="/zynq_ultra_ps_e_0" HWVERSION="3.3" INSTANCE="zynq_ultra_ps_e_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="zynq_ultra_ps_e" VLNV="xilinx.com:ip:zynq_ultra_ps_e:3.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=zynq_ultra_ps_e;v=v3_3;d=pg201-zynq-ultrascale-plus-processing-system.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_DP_USE_AUDIO" VALUE="0"/>
        <PARAMETER NAME="C_DP_USE_VIDEO" VALUE="0"/>
        <PARAMETER NAME="C_MAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_MAXIGP2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SAXIGP0_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP1_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP2_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP3_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP4_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP5_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_SAXIGP6_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="C_USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET2" VALUE="0"/>
        <PARAMETER NAME="C_EN_FIFO_ENET3" VALUE="0"/>
        <PARAMETER NAME="C_PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_PL_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USE_DEBUG_TEST" VALUE="0"/>
        <PARAMETER NAME="C_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NUM_F2P_0_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_F2P_1_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PSU__USE__DDR_INTF_REQUESTED" VALUE="0"/>
        <PARAMETER NAME="PSU__EN_AXI_STATUS_PORTS" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__AUX_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__GT_REF_CLK__FREQMHZ" VALUE="33.333"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__VIDEO_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PSS_ALT_REF_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN0__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CAN1__GRP_CLK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CAN0_LOOP_CAN1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DPAUX__PERIPHERAL__IO" VALUE="MIO 27 .. 30"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ACT_DDR_FREQ_MHZ" VALUE="1066.656006"/>
        <PARAMETER NAME="PSU__ENET0__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM__TSU__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__FPGA_PL1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__FPGA_PL3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__GRP_MDIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__FIFO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PTP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__PERIPHERAL__IO" VALUE="MIO 64 .. 75"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__ENET3__GRP_MDIO__IO" VALUE="MIO 76 .. 77"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO0_MIO__IO" VALUE="MIO 0 .. 25"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO1_MIO__IO" VALUE="MIO 26 .. 51"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__GPIO2_MIO__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C0__PERIPHERAL__IO" VALUE="MIO 14 .. 15"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C0__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__I2C1__PERIPHERAL__IO" VALUE="MIO 16 .. 17"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__I2C1__GRP_INT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__I2C0_LOOP_I2C1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TESTSCAN__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ENDPOINT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__PERIPHERAL__ROOTPORT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__LANE3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__GT__LINK_SPEED" VALUE="HBR"/>
        <PARAMETER NAME="PSU__GT__VLT_SWNG_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__GT__PRE_EMPH_LVL_4" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_SEL" VALUE="Ref Clk2"/>
        <PARAMETER NAME="PSU__USB0__REF_CLK_FREQ" VALUE="26"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM0__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM1__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM2__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEM3__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_SEL" VALUE="Ref Clk1"/>
        <PARAMETER NAME="PSU__DP__REF_CLK_FREQ" VALUE="27"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_SEL" VALUE="Ref Clk3"/>
        <PARAMETER NAME="PSU__SATA__REF_CLK_FREQ" VALUE="125"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_SEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__REF_CLK_FREQ" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DP__LANE_SEL" VALUE="Dual Lower"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_PORT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAXIMUM_LINK_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LINK_SPEED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__INTERFACE_WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR0_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR1_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR2_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR3_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR4_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_64BIT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_VAL"/>
        <PARAMETER NAME="PSU__PCIE__BAR5_PREFETCHABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SCALE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__EROM_VAL"/>
        <PARAMETER NAME="PSU__PCIE__CAP_SLOT_IMPLEMENTED" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MAX_PAYLOAD_SIZE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__LEGACY_INTERRUPT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__DEVICE_ID"/>
        <PARAMETER NAME="PSU__PCIE__REVISION_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_VENDOR_ID"/>
        <PARAMETER NAME="PSU__PCIE__SUBSYSTEM_ID"/>
        <PARAMETER NAME="PSU__PCIE__BASE_CLASS_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__SUB_CLASS_INTERFACE_MENU" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_BASE"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_SUB"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_INTERFACE"/>
        <PARAMETER NAME="PSU__PCIE__CLASS_CODE_VALUE"/>
        <PARAMETER NAME="PSU__PCIE__AER_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CORRECTABLE_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__HEADER_LOG_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__SURPRISE_DOWN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLTION_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__COMPLETER_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__RECEIVER_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLAION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__UNCORRECTABL_INT_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MC_BLOCKED_TLP" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ATOMICOP_EGRESS_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__TLP_PREFIX_BLOCKED" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ACS_VIOLATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MULTIHEADER" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_CHECK" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__ECRC_GEN" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__PERM_ROOT_ERR_UPDATE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__CRS_SW_VISIBILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_GENERATION" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__INTX_PIN" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSI_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_64BIT_ADDR_CAPABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_CAPABILITY" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_TABLE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_OFFSET" VALUE="0"/>
        <PARAMETER NAME="PSU__PCIE__MSIX_PBA_BAR_INDICATOR"/>
        <PARAMETER NAME="PSU__PCIE__BRIDGE_BAR_INDICATOR" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_IMPORT_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__PROTECTION__SUBSYSTEMS" VALUE="PMU Firmware:PMU|Secure Subsystem:"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS_TZ" VALUE="GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"/>
        <PARAMETER NAME="PSU__PROTECTION__MASTERS" VALUE="USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"/>
        <PARAMETER NAME="PSU__PROTECTION__DDR_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__OCM_SEGMENTS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__LPD_SEGMENTS" VALUE="SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"/>
        <PARAMETER NAME="PSU__PROTECTION__FPD_SEGMENTS" VALUE="SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"/>
        <PARAMETER NAME="PSU__PROTECTION__DEBUG" VALUE="0"/>
        <PARAMETER NAME="PSU__PROTECTION__SLAVES" VALUE="LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"/>
        <PARAMETER NAME="PSU__PROTECTION__PRESUBSYSTEMS" VALUE="NONE"/>
        <PARAMETER NAME="PSU__PROTECTION__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_SW_REFRESH_ENABLED" VALUE="1"/>
        <PARAMETER NAME="PSU__PROTECTION__LOCK_UNUSED_SEGMENTS" VALUE="0"/>
        <PARAMETER NAME="PSU__EP__IP" VALUE="0"/>
        <PARAMETER NAME="PSU__ACTUAL__IP" VALUE="1"/>
        <PARAMETER NAME="SUBPRESET1" VALUE="Custom"/>
        <PARAMETER NAME="SUBPRESET2" VALUE="Custom"/>
        <PARAMETER NAME="PSU_UIPARAM_GENERATE_SUMMARY" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"/>
        <PARAMETER NAME="PSU_MIO_TREE_SIGNALS" VALUE="sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"/>
        <PARAMETER NAME="PSU_PERIPHERAL_BOARD_PRESET"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__READY_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY0_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__READY1_BUSY__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__CHIP_ENABLE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND__DATA_STROBE__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PJTAG__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__AIBACK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PLERROR__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPI__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__EMIO_GPO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPI5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU__GPO0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO2__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO4__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPO5__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__PMU__GPI0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI3__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI4__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPI5__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__PMU__GPO0__IO" VALUE="MIO 32"/>
        <PARAMETER NAME="PSU__PMU__GPO1__IO" VALUE="MIO 33"/>
        <PARAMETER NAME="PSU__PMU__GPO2__IO" VALUE="MIO 34"/>
        <PARAMETER NAME="PSU__PMU__GPO3__IO" VALUE="MIO 35"/>
        <PARAMETER NAME="PSU__PMU__GPO4__IO" VALUE="MIO 36"/>
        <PARAMETER NAME="PSU__PMU__GPO5__IO" VALUE="MIO 37"/>
        <PARAMETER NAME="PSU__PMU__GPO2__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO3__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO4__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__PMU__GPO5__POLARITY" VALUE="low"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__IO" VALUE="MIO 0 .. 12"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__MODE" VALUE="Dual Parallel"/>
        <PARAMETER NAME="PSU__QSPI__PERIPHERAL__DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__QSPI__GRP_FBCLK__IO" VALUE="MIO 6"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_CD__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__GRP_WP__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__SLOT_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0__DATA_TRANSFER_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__PERIPHERAL__IO" VALUE="MIO 39 .. 51"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SD1__GRP_CD__IO" VALUE="MIO 45"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_POW__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__GRP_WP__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SD1__SLOT_TYPE" VALUE="SD 3.0"/>
        <PARAMETER NAME="PSU__SD1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1__DATA_TRANSFER_MODE" VALUE="8Bit"/>
        <PARAMETER NAME="PSU__DEVICE_TYPE" VALUE="RFSOC"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PSU_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI0__GRP_SS2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS1__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SPI1__GRP_SS2__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SPI0_LOOP_SPI1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SWDT1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__SWDT1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SWDT1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__UART0__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__WIDTH" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TRACE__INTERNAL_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU_SD0_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC0__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC0__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC1__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__UART1__BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC1__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC1__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC2__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC2__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC2__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__TTC3__PERIPHERAL__IO" VALUE="NA"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TTC3__CLOCK__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__TTC3__WAVEOUT__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSUPMU__PERIPHERAL__VALID" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__AL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BANK_ADDR_COUNT" VALUE="2"/>
        <PARAMETER NAME="PSU__DDRC__BUS_WIDTH" VALUE="64 Bit"/>
        <PARAMETER NAME="PSU__DDRC__CL" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PSU_DYNAMIC_DDR_CONFIG_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PSU__DDRC__RANK_ADDR_COUNT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__CWL" VALUE="14"/>
        <PARAMETER NAME="PSU__DDRC__BG_ADDR_COUNT" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__DEVICE_CAPACITY" VALUE="8192 MBits"/>
        <PARAMETER NAME="PSU__DDRC__DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PSU__DDRC__ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PSU__DDRC__ECC_SCRUB" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__FREQ_MHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__HIGH_TEMP" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__MEMORY_TYPE" VALUE="DDR 4"/>
        <PARAMETER NAME="PSU__DDRC__PARTNO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ROW_ADDR_COUNT" VALUE="16"/>
        <PARAMETER NAME="PSU__DDRC__SPEED_BIN" VALUE="DDR4_2133P"/>
        <PARAMETER NAME="PSU__DDRC__T_FAW" VALUE="30.0"/>
        <PARAMETER NAME="PSU__DDRC__T_RAS_MIN" VALUE="33"/>
        <PARAMETER NAME="PSU__DDRC__T_RC" VALUE="47.06"/>
        <PARAMETER NAME="PSU__DDRC__T_RCD" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__T_RP" VALUE="15"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VREF" VALUE="1"/>
        <PARAMETER NAME="PSU__DDRC__VIDEO_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__BRC_MAPPING" VALUE="ROW_BANK_COL"/>
        <PARAMETER NAME="PSU__DDRC__DIMM_ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__STATIC_RD_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_MAXPWR_SAVING_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DEEP_PWR_DOWN_EN" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PLL_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_T_REF_RANGE" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PSU__DDRC__DDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__DDR3L_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR4_T_REF_RANGE" VALUE="NA"/>
        <PARAMETER NAME="PSU__DDRC__PHY_DBI_MODE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="PSU__DDRC__COMPONENTS" VALUE="UDIMM"/>
        <PARAMETER NAME="PSU__DDRC__PARITY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CAL_MODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_CRC_CONTROL" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__FGRM" VALUE="1X"/>
        <PARAMETER NAME="PSU__DDRC__VENDOR_PART" VALUE="OTHERS"/>
        <PARAMETER NAME="PSU__DDRC__SB_TARGET" VALUE="15-15-15"/>
        <PARAMETER NAME="PSU__DDRC__LP_ASR" VALUE="manual normal"/>
        <PARAMETER NAME="PSU__DDRC__DDR4_ADDR_MAPPING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__SELF_REF_ABORT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DERATE_INT_D" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDRC__ADDR_MIRROR" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__EN_2ND_CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__LPDDR3_DUALRANK_SDP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__PER_BANK_REFRESH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_DP_SWITCH" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_SLOWBOOT" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__ENABLE_2T_TIMING" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__RD_DQS_CENTER" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_0_3" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_4_7" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_8_11" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_12_15" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_16_19" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_20_23" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_24_27" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_28_31" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_32_35" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_36_39" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_40_43" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_44_47" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_48_51" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_52_55" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_56_59" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_60_63" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_64_67" VALUE="0"/>
        <PARAMETER NAME="PSU__DDRC__DQMAP_68_71" VALUE="0"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="PSU_DDR_RAM_HIGHADDR_OFFSET" VALUE="0x800000000"/>
        <PARAMETER NAME="PSU_DDR_RAM_LOWADDR_OFFSET" VALUE="0x80000000"/>
        <PARAMETER NAME="PSU__DDR_QOS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT0_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT1_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN1_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT2_VN2_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT3_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT4_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_PORT5_TYPE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_LPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_RD_HPR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_WR_THRSHLD"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP0_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP0_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP1_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP1_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP2_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP2_WRQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP3_RDQOS"/>
        <PARAMETER NAME="PSU__DDR_QOS_FIX_HP3_WRQOS"/>
        <PARAMETER NAME="PSU__OVERRIDE_HPX_QOS" VALUE="0"/>
        <PARAMETER NAME="PSU__FP__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__PL__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__OCM_BANK3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM0B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1A__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__TCM1B__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__RPU__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__L2_BANK0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__GPU_PP0__POWER__ON" VALUE="0"/>
        <PARAMETER NAME="PSU__GPU_PP1__POWER__ON" VALUE="0"/>
        <PARAMETER NAME="PSU__ACPU0__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU1__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU2__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__ACPU3__POWER__ON" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART0__PERIPHERAL__IO" VALUE="MIO 18 .. 19"/>
        <PARAMETER NAME="PSU__UART0__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__UART1__PERIPHERAL__IO" VALUE="EMIO"/>
        <PARAMETER NAME="PSU__UART1__MODEM__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__UART0_LOOP_UART1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB0__PERIPHERAL__IO" VALUE="MIO 52 .. 63"/>
        <PARAMETER NAME="PSU__USB0__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB__RESET__MODE" VALUE="Boot Pin"/>
        <PARAMETER NAME="PSU__USB__RESET__POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB1__RESET__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1__RESET__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__USB3_0__PERIPHERAL__IO" VALUE="GT Lane2"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__PERIPHERAL__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__USB3_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_0__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB3_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USB2_1__EMIO__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_0_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__USB3_1_HUB" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__ADMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP1" VALUE="1"/>
        <PARAMETER NAME="PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__M_AXI_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="PSU__MAXIGP2__DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP0" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP0__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP1" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP1__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP2" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP2__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP3" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP3__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP4" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP4__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP5" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP5__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__USE_DIFF_RW_CLK_GP6" VALUE="0"/>
        <PARAMETER NAME="PSU__SAXIGP6__DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PSU__USE__S_AXI_ACE" VALUE="0"/>
        <PARAMETER NAME="PSU__TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PSU__EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__AUDIO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__VIDEO" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FTM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_IN_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_0" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_1" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_2" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__CTI_OUT_3" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPO" VALUE="0"/>
        <PARAMETER NAME="PSU__FTM__GPI" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__GDMA" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__IRQ0" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__IRQ1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__CLK3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST0" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST1" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST2" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RST3" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__FABRIC__RST" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__RTC" VALUE="0"/>
        <PARAMETER NAME="PSU__PRESET_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PSU__USE__EVENT_RPU" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__APU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__RPU_LEGACY_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__STM" VALUE="0"/>
        <PARAMETER NAME="PSU__USE__DEBUG__TEST" VALUE="0"/>
        <PARAMETER NAME="PSU__HIGH_ADDRESS__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DDR_HIGH_ADDRESS_GUI_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__EXPAND__LOWER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__GIC" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__FPD_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU__EXPAND__UPPER_LPS_SLAVES" VALUE="0"/>
        <PARAMETER NAME="PSU_MIO_0_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_0_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_0_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_0_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_0_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_1_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_1_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_1_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_1_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_1_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_1_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_2_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_2_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_2_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_2_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_2_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_3_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_3_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_3_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_3_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_3_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_4_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_4_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_4_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_4_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_4_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_5_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_5_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_5_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_5_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_5_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_5_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_6_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_6_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_6_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_6_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_6_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_7_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_7_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_7_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_7_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_7_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_8_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_8_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_8_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_8_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_8_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_8_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_9_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_9_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_9_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_9_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_9_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_10_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_10_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_10_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_10_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_10_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_11_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_11_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_11_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_11_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_11_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_12_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_12_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_12_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_12_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_12_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_12_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_13_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_13_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_13_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_13_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_13_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_14_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_14_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_14_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_14_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_14_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_15_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_15_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_15_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_15_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_15_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_16_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_16_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_16_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_16_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_16_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_17_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_17_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_17_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_17_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_17_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_18_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_18_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_18_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_18_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_18_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_19_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_19_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_19_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_19_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_20_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_20_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_20_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_20_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_20_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_21_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_21_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_21_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_21_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_21_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_22_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_22_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_22_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_22_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_22_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_23_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_23_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_23_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_23_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_23_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_24_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_24_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_24_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_24_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_24_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_25_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_25_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_25_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_25_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_25_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_26_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_26_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_26_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_26_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_26_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_27_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_27_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_27_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_27_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_27_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_28_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_28_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_28_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_28_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_28_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_29_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_29_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_29_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_29_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_29_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_30_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_30_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_30_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_30_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_30_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_31_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_31_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_31_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_31_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_31_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_32_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_32_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_32_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_32_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_32_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_33_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_33_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_33_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_33_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_33_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_34_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_34_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_34_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_34_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_34_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_35_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_35_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_35_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_35_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_35_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_36_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_36_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_36_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_36_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_36_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_37_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_37_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_37_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_37_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_37_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_38_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_38_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_38_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_38_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_39_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_39_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_39_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_39_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_40_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_40_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_40_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_40_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_40_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_41_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_41_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_41_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_41_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_41_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_42_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_42_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_42_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_42_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_42_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_43_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_43_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_43_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_43_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_43_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_44_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_44_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_44_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_44_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_44_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_45_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_45_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_45_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_45_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_45_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_45_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_46_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_46_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_46_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_46_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_46_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_46_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_47_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_47_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_47_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_47_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_47_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_47_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_48_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_48_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_48_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_48_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_48_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_48_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_49_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_49_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_49_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_49_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_49_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_49_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_50_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_50_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_50_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_50_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_50_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_51_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_51_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_51_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_51_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_51_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_51_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_52_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_52_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_52_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_52_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_52_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_52_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_53_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_53_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_53_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_53_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_53_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_53_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_54_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_54_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_54_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_54_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_54_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_54_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_55_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_55_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_55_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_55_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_55_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_55_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_56_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_56_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_56_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_56_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_56_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_56_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_57_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_57_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_57_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_57_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_57_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_57_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_58_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_58_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_58_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_58_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_58_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_58_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_59_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_59_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_59_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_59_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_59_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_59_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_60_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_60_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_60_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_60_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_60_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_60_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_61_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_61_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_61_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_61_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_61_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_61_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_62_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_62_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_62_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_62_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_62_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_62_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_63_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_63_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_63_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_63_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_63_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_63_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_MIO_64_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_64_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_64_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_64_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_64_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_64_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_65_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_65_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_65_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_65_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_65_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_65_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_66_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_66_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_66_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_66_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_66_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_66_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_67_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_67_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_67_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_67_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_67_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_67_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_68_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_68_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_68_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_68_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_68_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_68_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_69_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_69_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_69_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_69_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_69_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_69_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_70_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_70_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_70_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_70_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_70_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_70_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_71_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_71_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_71_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_71_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_71_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_71_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_72_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_72_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_72_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_72_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_72_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_72_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_73_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_73_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_73_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_73_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_73_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_73_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_74_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_74_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_74_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_74_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_74_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_74_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_75_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_75_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_75_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_75_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_75_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_75_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PSU_MIO_76_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_76_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_76_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_76_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_76_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_76_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PSU_MIO_77_PULLUPDOWN" VALUE="pullup"/>
        <PARAMETER NAME="PSU_MIO_77_DRIVE_STRENGTH" VALUE="12"/>
        <PARAMETER NAME="PSU_MIO_77_POLARITY" VALUE="Default"/>
        <PARAMETER NAME="PSU_MIO_77_INPUT_TYPE" VALUE="cmos"/>
        <PARAMETER NAME="PSU_MIO_77_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PSU_MIO_77_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PSU_BANK_0_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_1_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_2_IO_STANDARD" VALUE="LVCMOS18"/>
        <PARAMETER NAME="PSU_BANK_3_IO_STANDARD" VALUE="LVCMOS33"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACDATA" VALUE="0.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__DIV2" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FBDIV" VALUE="72"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FBDIV" VALUE="64"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE0__IO" VALUE="GT Lane1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__DISPLAYPORT__LANE1__IO" VALUE="GT Lane0"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0" VALUE="14"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__SATA__PERIPHERAL__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__SATA__LANE0__IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__SATA__LANE1__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__SATA__LANE1__IO" VALUE="GT Lane3"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0" VALUE="30"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0" VALUE="25"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1" VALUE="3"/>
        <PARAMETER NAME="PSU_USB3__DUAL_CLOCK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3__ENABLE" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__USE__CLK" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0__ENABLE" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FBDIV" VALUE="90"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FBDIV" VALUE="45"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0" VALUE="12"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0" VALUE="7"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0" VALUE="3"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__SRCSEL" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL" VALUE="VPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL" VALUE="APLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL" VALUE="DPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL" VALUE="NA"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__SRCSEL" VALUE="PSS_REF_CLK"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL" VALUE="RPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL" VALUE="SysOsc"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL" VALUE="IOPLL"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT_CLK_SEL__SELECT" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL" VALUE="APB"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU__FRAC_ENABLED" VALUE="0"/>
        <PARAMETER NAME="PSU__OVERRIDE__BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PSU__DLL__ISUSED" VALUE="1"/>
        <PARAMETER NAME="PSU__PL_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PSU__PL_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__PL_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__PL_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PSU__CRF_APB__APLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__VPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRF_APB__DPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__IOPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__CRL_APB__RPLL_CTRL__FRACFREQ" VALUE="27.138"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ" VALUE="1199.988037"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ" VALUE="299.997009"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ" VALUE="24.999750"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ" VALUE="26.785446"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ" VALUE="533.328003"/>
        <PARAMETER NAME="PSU__DDR__INTERFACE__FREQMHZ" VALUE="533.500"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ" VALUE="0"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.994019"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ" VALUE="599.994019"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ" VALUE="533.328003"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ" VALUE="124.998749"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ" VALUE="124.998749"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ" VALUE="187.498123"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ" VALUE="214"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ" VALUE="214"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ" VALUE="499.994995"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ" VALUE="187.498123"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ" VALUE="499.994995"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ" VALUE="249.997498"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ" VALUE="499.994995"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ" VALUE="1499.984985"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ" VALUE="49.999500"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ" VALUE="19.999800"/>
        <PARAMETER NAME="PSU__CRF_APB__ACPU_CTRL__FREQMHZ" VALUE="1200"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__APM_CTRL__FREQMHZ" VALUE="1"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ" VALUE="300"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ" VALUE="27"/>
        <PARAMETER NAME="PSU__CRF_APB__DDR_CTRL__FREQMHZ" VALUE="1067"/>
        <PARAMETER NAME="PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ" VALUE="667"/>
        <PARAMETER NAME="PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ" VALUE="600"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ" VALUE="533.33"/>
        <PARAMETER NAME="PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ" VALUE="180"/>
        <PARAMETER NAME="PSU__CRL_APB__PCAP_CTRL__FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ" VALUE="1500"/>
        <PARAMETER NAME="PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ" VALUE="500"/>
        <PARAMETER NAME="PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ" VALUE="20"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC0__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC1__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC2__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__TTC3__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__IOU_SLCR__WDT0__FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__FPD_SLCR__WDT1__FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__LPD_SLCR__CSUPMU__FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_0__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_1__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_2__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_3__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_4__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_5__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_6__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_7__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_8__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_9__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_10__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_11__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__CSU__CSU_TAMPER_12__RESPONSE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__GEN_IPI_0__MASTER" VALUE="APU"/>
        <PARAMETER NAME="PSU__GEN_IPI_1__MASTER" VALUE="RPU0"/>
        <PARAMETER NAME="PSU__GEN_IPI_2__MASTER" VALUE="RPU1"/>
        <PARAMETER NAME="PSU__GEN_IPI_3__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_4__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_5__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_6__MASTER" VALUE="PMU"/>
        <PARAMETER NAME="PSU__GEN_IPI_7__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_8__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_9__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI_10__MASTER" VALUE="NONE"/>
        <PARAMETER NAME="PSU__GEN_IPI__TRUSTZONE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_PERMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_OCM_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_NAND__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_QSPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPIO__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_I2C1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SPI1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_UART1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CAN1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LPD_APM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_ALARM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RTC_SECONDS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CLKMON__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PL_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_RPU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_IPI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC0__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC1__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC2__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_TTC3__INT2" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO0_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SDIO1_WAKE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_LP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSUPMU_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ATB_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AIB_AXI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_AMS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT0_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT1_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT2_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ENT3_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT0" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_ENDPOINT__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_OTG__INT1" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_ADMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_CSU_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_EFUSE__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_LPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DDR_SS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FP_WDT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_LEGACY__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_DMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_PCIE_MSC__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPORT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_APB__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_FPD_ATB_ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_DPDMA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APM_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GDMA_CHAN__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_GPU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_SATA__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_XMPU_FPD__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CPUMNT__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_CTI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_PMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_COMM__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_L2ERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_EXTERR__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F_APU_REGS__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_PPD_CCI__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__IRQ_P2F__INTF_FPD_SMMU__INT" VALUE="0"/>
        <PARAMETER NAME="PSU__NUM_F2P0__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_F2P1__INTR__INPUTS" VALUE="1"/>
        <PARAMETER NAME="PSU__NUM_FABRIC_RESETS" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM1_FPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__HPM0_LPD__NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PSU__TRISTATE__INVERTED" VALUE="1"/>
        <PARAMETER NAME="PSU__GPIO_EMIO__WIDTH" VALUE="[94:0]"/>
        <PARAMETER NAME="PSU__REPORT__DBGLOG" VALUE="0"/>
        <PARAMETER NAME="IIC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="IIC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="NAND_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SD1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CAN1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PJTAG_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PMU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="CSU_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SPI1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="UART1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SWDT1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TRACE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="TTC3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM2_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="GEM3_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB0_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="USB1_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="PCIE_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="DP_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="SATA_BOARD_INTERFACE" VALUE="custom"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PSU__SD0_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_ROUTE_THROUGH_FPD" VALUE="0"/>
        <PARAMETER NAME="PSU__RPU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__PMU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__CSU_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__USB1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA4_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA5_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA6_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__LPDMA7_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__SD1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__NAND_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__QSPI_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET0__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET1__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET2__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__ENET3__TSU__ENABLE" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_PAIR" VALUE="0"/>
        <PARAMETER NAME="PSU__TSU__BUFG_PORT_LOOPBACK" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM2_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__GEM3_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI0_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__AFI1_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__FPDMASTERS_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="PSU__ENABLE__DDR__REFRESH__SIGNALS" VALUE="0"/>
        <PARAMETER NAME="PSU__M_AXI_GP0__FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__M_AXI_GP1__FREQMHZ" VALUE="99.999001"/>
        <PARAMETER NAME="PSU__M_AXI_GP2__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP0__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP1__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP2__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP3__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP4__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP5__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU__S_AXI_GP6__FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PSU_SD1_INTERNAL_BUS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_zynq_ultra_ps_e_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="maxihpm0_fpd_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awlock" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_awvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_awready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="maxigp0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wlast" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_wvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_wready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_bid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_bvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_bready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_arid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arlock" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_arvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_arready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp0_rid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="maxigp0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rlast" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp0_rvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp0_rready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="maxihpm1_fpd_aclk" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp1_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="maxigp1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="maxigp1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="maxigp1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="maxigp1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arlock" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="maxigp1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="maxigp1_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="maxigp1_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="maxigp1_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="maxigp1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="maxigp1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rlast" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="maxigp1_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="maxigp1_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="maxigp1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="emio_uart1_txd" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_emio_uart1_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="emio_uart1_txd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="emio_uart1_rxd" SIGIS="undef" SIGNAME="External_Ports_emio_uart1_rxd_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="emio_uart1_rxd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="pl_ps_irq0" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl_resetn0" SIGIS="rst" SIGNAME="zynq_ultra_ps_e_0_pl_resetn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="O" NAME="pl_clk0" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adc_sink_i" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="dac_source_i" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="usp_rf_data_converter_0_i" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm0_fpd_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxihpm1_fpd_aclk"/>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0_axi_periph" PORT="S00_ACLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="128" NAME="M_AXI_HPM0_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp0_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp0_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp0_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp0_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp0_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp0_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp0_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp0_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp0_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp0_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp0_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp0_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp0_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp0_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp0_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp0_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp0_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp0_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp0_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp0_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp0_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp0_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp0_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp0_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp0_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp0_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp0_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp0_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp0_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp0_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp0_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp0_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp0_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp0_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp0_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp0_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp0_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp0_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM1_FPD" DATAWIDTH="128" NAME="M_AXI_HPM1_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_zynq_ultra_ps_e_0_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="maxigp1_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="maxigp1_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="maxigp1_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="maxigp1_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="maxigp1_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="maxigp1_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="maxigp1_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="maxigp1_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="maxigp1_awvalid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="maxigp1_awuser"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="maxigp1_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="maxigp1_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="maxigp1_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="maxigp1_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="maxigp1_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="maxigp1_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="maxigp1_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="maxigp1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="maxigp1_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="maxigp1_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="maxigp1_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="maxigp1_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="maxigp1_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="maxigp1_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="maxigp1_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="maxigp1_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="maxigp1_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="maxigp1_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="maxigp1_arvalid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="maxigp1_aruser"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="maxigp1_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="maxigp1_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="maxigp1_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="maxigp1_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="maxigp1_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="maxigp1_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="maxigp1_rready"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="maxigp1_awqos"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="maxigp1_arqos"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART_1" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TxD" PHYSICAL="emio_uart1_txd"/>
            <PORTMAP LOGICAL="RxD" PHYSICAL="emio_uart1_rxd"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA0000000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA000FFFF" INSTANCE="data_source" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA0010000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA001FFFF" INSTANCE="enc_ip_mon" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA0020000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA002FFFF" INSTANCE="enc_op_mon" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA0030000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA003FFFF" INSTANCE="stats" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="PARAMS" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xA0040000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xA007FFFF" INSTANCE="sd_fec_enc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PARAMS" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xA0080000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xA00BFFFF" INSTANCE="sd_fec_dec" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA00C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA00C0FFF" INSTANCE="axi_gpio" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA00C1000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA00C1FFF" INSTANCE="gpio_reset" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA00C2000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA00C2FFF" INSTANCE="axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA00D0000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA00DFFFF" INSTANCE="dec_ip_mon" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CNTRL_BASEADDR" BASEVALUE="0xA00E0000" HIGHNAME="C_S_AXI_CNTRL_HIGHADDR" HIGHVALUE="0xA00EFFFF" INSTANCE="dec_op_mon" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM0_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CNTRL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0xB0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB003FFFF" INSTANCE="adc_sink_i" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0xB0040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB007FFFF" INSTANCE="dac_source_i" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xB0080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xB00BFFFF" INSTANCE="usp_rf_data_converter_0_i" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_HPM1_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="data_source"/>
        <PERIPHERAL INSTANCE="enc_ip_mon"/>
        <PERIPHERAL INSTANCE="enc_op_mon"/>
        <PERIPHERAL INSTANCE="stats"/>
        <PERIPHERAL INSTANCE="sd_fec_enc"/>
        <PERIPHERAL INSTANCE="sd_fec_dec"/>
        <PERIPHERAL INSTANCE="axi_gpio"/>
        <PERIPHERAL INSTANCE="gpio_reset"/>
        <PERIPHERAL INSTANCE="axi_intc"/>
        <PERIPHERAL INSTANCE="dec_ip_mon"/>
        <PERIPHERAL INSTANCE="dec_op_mon"/>
        <PERIPHERAL INSTANCE="adc_sink_i"/>
        <PERIPHERAL INSTANCE="dac_source_i"/>
        <PERIPHERAL INSTANCE="usp_rf_data_converter_0_i"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/zynq_ultra_ps_e_0_axi_periph" HWVERSION="2.1" INSTANCE="zynq_ultra_ps_e_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="11"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_zynq_ultra_ps_e_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="zynq_ultra_ps_e_0_pl_clk0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="pl_clk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_zynq_ultra_ps_e_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="data_source_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_source" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="sd_fec_enc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_enc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ACLK" SIGIS="clk" SIGNAME="clk_wiz_clk_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz" PORT="clk_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_ARESETN" SIGIS="rst" SIGNAME="rst_clk_wiz_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_clk_wiz_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="enc_ip_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_ip_mon" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="enc_op_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="enc_op_mon" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="sd_fec_dec_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sd_fec_dec" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="stats_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stats" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="dec_ip_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_ip_mon" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="dec_op_mon_s_axi_CNTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec_op_mon" PORT="s_axi_CNTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M09_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_arready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_arvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_awready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_awvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_bready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_bvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M09_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M09_AXI_rready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M09_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M09_AXI_rvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M09_AXI_wready" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M09_AXI_wvalid" SIGIS="undef" SIGNAME="gpio_reset_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gpio_reset" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_arready" SIGIS="undef" SIGNAME="axi_intc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_arvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M10_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_awready" SIGIS="undef" SIGNAME="axi_intc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_awvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_bready" SIGIS="undef" SIGNAME="axi_intc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_bvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M10_AXI_rready" SIGIS="undef" SIGNAME="axi_intc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M10_AXI_rvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M10_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M10_AXI_wready" SIGIS="undef" SIGNAME="axi_intc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M10_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_intc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M10_AXI_wvalid" SIGIS="undef" SIGNAME="axi_intc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="zynq_ultra_ps_e_0_maxigp0_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zynq_ultra_ps_e_0" PORT="maxigp0_rid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_M_AXI_HPM0_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M09_AXI" DATAWIDTH="32" NAME="M09_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M09_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M09_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M09_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M09_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M09_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M09_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M09_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M09_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M09_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M09_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M09_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M09_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M09_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M09_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M09_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M09_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M09_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M09_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M09_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M09_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M09_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M09_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M09_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M09_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M09_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M09_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M09_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M09_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M09_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M09_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M09_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M09_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M09_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M09_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M09_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="zynq_ultra_ps_e_0_axi_periph_M10_AXI" DATAWIDTH="32" NAME="M10_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M10_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M10_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M10_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M10_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M10_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M10_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M10_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M10_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M10_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M10_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M10_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M10_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M10_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M10_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M10_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M10_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M10_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M10_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M10_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M10_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M10_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M10_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M10_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M10_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M10_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M10_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M10_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M10_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M10_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M10_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M10_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M10_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M10_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M10_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M10_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
