--------------------------------------------------------------------------------------
Slow Model Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 14.899 ns
From           : lvds_sync
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.244 ns
From           : id_thermo:id_thermo0|one_wire_master:master|binary_counter:timer_counter|count[1]
To             : card_id
From Clock     : inclk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.411 ns
From           : rst_n
To             : dac_nclr
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -5.100 ns
From           : smb_data
To             : fpga_thermo:fpga_thermo0|smb_master:master2|shift_reg:rx_data_reg|reg[0]
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 4.442 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 64.28 MHz ( period = 15.558 ns )
From           : frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[23]
To             : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|row_addr_clr_pending
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 4.672 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 187.69 MHz ( period = 5.328 ns )
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[7]
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14|ram_block15a0~porta_datain_reg17
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 13.472 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:\ram_bank:5:flux_fb_mux_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|ram_block1a15~portb_address_reg5
To             : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:5:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[14]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.538 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:16:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[14]
To             : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:16:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[15]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.539 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dffe7a[4]
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dffe8a[4]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 0.554 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dffe5a[1]
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dffe9a[1]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

