// Seed: 3539099154
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2, id_1 = ~id_2;
  wire id_3, id_4, id_5;
  wire id_6, id_7, id_8;
  assign module_1.id_25 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1
    , id_37,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wire id_7,
    input wand id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    output tri id_14,
    input wire id_15,
    output wire id_16,
    output wand id_17,
    input supply0 id_18,
    input supply0 id_19,
    input wire id_20,
    input supply1 id_21,
    input uwire id_22,
    input supply1 id_23,
    input wand id_24,
    output tri1 id_25
    , id_38,
    input uwire id_26,
    input wire id_27,
    output uwire id_28,
    output wand id_29,
    input wor id_30,
    input uwire id_31,
    input tri id_32,
    input wand id_33,
    input wor id_34,
    input wire id_35
);
  module_0 modCall_1 (
      id_38,
      id_38
  );
endmodule
