# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_blk_mem_gen_1_1/converter_blk_mem_gen_1_1.xci
# IP: The module: 'converter_blk_mem_gen_1_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_blk_mem_gen_1_1/converter_blk_mem_gen_1_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'converter_blk_mem_gen_1_1'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_blk_mem_gen_1_1/converter_blk_mem_gen_1_1.xci
# IP: The module: 'converter_blk_mem_gen_1_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.srcs/sources_1/bd/converter/ip/converter_blk_mem_gen_1_1/converter_blk_mem_gen_1_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'converter_blk_mem_gen_1_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
