###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Sun Mar 14 20:26:55 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED (-0.224 ns) Setup Check with Pin latched_store_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) latched_store_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.025
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.444
              Slack:=   -0.224

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK   -      CK      R     (arrival)      61  0.067       -   -0.004  
  reg_op2_reg[11]/Q    -      CK->Q   R     DFFR_X1         2  0.067   0.127    0.124  
  FE_RC_1910_0/ZN      -      A->ZN   F     INV_X2          3  0.020   0.016    0.140  
  FE_RC_875_0/ZN       -      A->ZN   R     INV_X2          1  0.009   0.013    0.153  
  FE_RC_873_0/ZN       -      A2->ZN  F     NOR2_X2         1  0.007   0.013    0.166  
  g171549/ZN           -      A->ZN   R     AOI21_X4        1  0.007   0.035    0.200  
  FE_RC_1005_0/ZN      -      A2->ZN  F     NAND2_X2        1  0.018   0.018    0.218  
  g171597/ZN           -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.233  
  g171596/ZN           -      B1->ZN  F     AOI21_X2        1  0.009   0.017    0.249  
  g240/ZN              -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.272  
  FE_RC_784_0/ZN       -      A1->ZN  F     NAND3_X4        2  0.015   0.034    0.306  
  FE_RC_1_0/ZN         -      B1->ZN  R     AOI21_X4        2  0.022   0.033    0.339  
  g171194/ZN           -      B1->ZN  F     AOI21_X2        1  0.023   0.017    0.356  
  g171193/ZN           -      A->ZN   R     INV_X2          1  0.010   0.017    0.373  
  g86/ZN               -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.387  
  g170539/ZN           -      A2->ZN  R     NOR2_X4         4  0.009   0.038    0.424  
  FE_RC_1909_0/ZN      -      B1->ZN  F     OAI21_X2        1  0.023   0.015    0.440  
  latched_store_reg/D  -      D       F     DFF_X1          1  0.010   0.000    0.440  
#------------------------------------------------------------------------------------
Path 2: VIOLATED (-0.224 ns) Setup Check with Pin latched_branch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) latched_branch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.025
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.445
              Slack:=   -0.224

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK    -      CK      R     (arrival)      61  0.067       -   -0.004  
  reg_op2_reg[11]/Q     -      CK->Q   R     DFFR_X1         2  0.067   0.127    0.124  
  FE_RC_1910_0/ZN       -      A->ZN   F     INV_X2          3  0.020   0.016    0.140  
  FE_RC_875_0/ZN        -      A->ZN   R     INV_X2          1  0.009   0.013    0.153  
  FE_RC_873_0/ZN        -      A2->ZN  F     NOR2_X2         1  0.007   0.013    0.166  
  g171549/ZN            -      A->ZN   R     AOI21_X4        1  0.007   0.035    0.200  
  FE_RC_1005_0/ZN       -      A2->ZN  F     NAND2_X2        1  0.018   0.018    0.218  
  g171597/ZN            -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.233  
  g171596/ZN            -      B1->ZN  F     AOI21_X2        1  0.009   0.017    0.249  
  g240/ZN               -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.272  
  FE_RC_784_0/ZN        -      A1->ZN  F     NAND3_X4        2  0.015   0.034    0.306  
  FE_RC_1_0/ZN          -      B1->ZN  R     AOI21_X4        2  0.022   0.033    0.339  
  g171194/ZN            -      B1->ZN  F     AOI21_X2        1  0.023   0.017    0.356  
  g171193/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.373  
  g86/ZN                -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.387  
  g170539/ZN            -      A2->ZN  R     NOR2_X4         4  0.009   0.038    0.424  
  g157654__1786/ZN      -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.441  
  latched_branch_reg/D  -      D       F     DFF_X1          1  0.012   0.000    0.441  
#-------------------------------------------------------------------------------------
Path 3: VIOLATED (-0.223 ns) Setup Check with Pin mem_do_rinst_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_do_rinst_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.025
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.444
              Slack:=   -0.223

#-----------------------------------------------------------------------------------
# Timing Point        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  reg_op2_reg[11]/CK  -      CK      R     (arrival)      61  0.067       -   -0.004  
  reg_op2_reg[11]/Q   -      CK->Q   R     DFFR_X1         2  0.067   0.127    0.124  
  FE_RC_1910_0/ZN     -      A->ZN   F     INV_X2          3  0.020   0.016    0.140  
  FE_RC_875_0/ZN      -      A->ZN   R     INV_X2          1  0.009   0.013    0.153  
  FE_RC_873_0/ZN      -      A2->ZN  F     NOR2_X2         1  0.007   0.013    0.166  
  g171549/ZN          -      A->ZN   R     AOI21_X4        1  0.007   0.035    0.200  
  FE_RC_1005_0/ZN     -      A2->ZN  F     NAND2_X2        1  0.018   0.018    0.218  
  g171597/ZN          -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.233  
  g171596/ZN          -      B1->ZN  F     AOI21_X2        1  0.009   0.017    0.249  
  g240/ZN             -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.272  
  FE_RC_784_0/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.034    0.306  
  FE_RC_1_0/ZN        -      B1->ZN  R     AOI21_X4        2  0.022   0.033    0.339  
  g171194/ZN          -      B1->ZN  F     AOI21_X2        1  0.023   0.017    0.356  
  g171193/ZN          -      A->ZN   R     INV_X2          1  0.010   0.017    0.373  
  g86/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.387  
  g170539/ZN          -      A2->ZN  R     NOR2_X4         4  0.009   0.037    0.424  
  g157660__194922/ZN  -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.440  
  mem_do_rinst_reg/D  -      D       F     DFF_X1          1  0.009   0.000    0.440  
#-----------------------------------------------------------------------------------
Path 4: VIOLATED (-0.222 ns) Setup Check with Pin alu_out_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.026
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.445
              Slack:=   -0.222

#-----------------------------------------------------------------------------------
# Timing Point        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  reg_op2_reg[11]/CK  -      CK      R     (arrival)      61  0.067       -   -0.004  
  reg_op2_reg[11]/Q   -      CK->Q   R     DFFR_X1         2  0.067   0.127    0.124  
  FE_RC_1910_0/ZN     -      A->ZN   F     INV_X2          3  0.020   0.016    0.140  
  FE_RC_875_0/ZN      -      A->ZN   R     INV_X2          1  0.009   0.013    0.153  
  FE_RC_873_0/ZN      -      A2->ZN  F     NOR2_X2         1  0.007   0.013    0.166  
  g171549/ZN          -      A->ZN   R     AOI21_X4        1  0.007   0.035    0.200  
  FE_RC_1005_0/ZN     -      A2->ZN  F     NAND2_X2        1  0.018   0.018    0.218  
  g171597/ZN          -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.233  
  g171596/ZN          -      B1->ZN  F     AOI21_X2        1  0.009   0.017    0.249  
  g240/ZN             -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.272  
  FE_RC_784_0/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.034    0.306  
  FE_RC_1_0/ZN        -      B1->ZN  R     AOI21_X4        2  0.022   0.033    0.339  
  g171194/ZN          -      B1->ZN  F     AOI21_X2        1  0.023   0.017    0.356  
  g171193/ZN          -      A->ZN   R     INV_X2          1  0.010   0.017    0.373  
  g86/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.387  
  g170539/ZN          -      A2->ZN  R     NOR2_X4         4  0.009   0.038    0.424  
  g157658__5953/ZN    -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.441  
  alu_out_q_reg[0]/D  -      D       F     DFF_X1          1  0.013   0.000    0.441  
#-----------------------------------------------------------------------------------
Path 5: VIOLATED (-0.222 ns) Setup Check with Pin reg_sh_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.100 (P)
            Arrival:=    0.245       -0.007

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.007
          Data Path:+    0.443
              Slack:=   -0.222

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      60  0.070       -   -0.007  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.115    0.108  
  g194278/ZN               -      A1->ZN  R     AND2_X2         4  0.020   0.054    0.161  
  g186318_dup/ZN           -      A1->ZN  R     AND2_X4         2  0.025   0.037    0.199  
  FE_RC_195_0/ZN           -      A2->ZN  R     AND2_X4         1  0.010   0.043    0.242  
  FE_RC_196_0/ZN           -      A->ZN   F     INV_X16        29  0.018   0.037    0.278  
  g179975/ZN               -      A->ZN   R     INV_X4          4  0.026   0.030    0.308  
  g164448/ZN               -      A1->ZN  F     NAND2_X2        1  0.015   0.014    0.321  
  FE_RC_202_0/ZN           -      A3->ZN  R     NAND3_X1        1  0.007   0.019    0.341  
  FE_RC_203_0/ZN           -      A->ZN   F     INV_X1          1  0.012   0.011    0.351  
  g161781/ZN               -      A2->ZN  R     NAND2_X2        1  0.006   0.016    0.367  
  g161675/ZN               -      A2->ZN  F     NOR2_X2         1  0.010   0.012    0.379  
  g161450/ZN               -      A1->ZN  R     NAND2_X4        2  0.007   0.023    0.403  
  g161372/ZN               -      A->ZN   F     INV_X1          1  0.017   0.009    0.412  
  g178594/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.436  
  reg_sh_reg[1]/D          -      D       R     DFF_X1          1  0.018   0.000    0.436  
#----------------------------------------------------------------------------------------
Path 6: VIOLATED (-0.221 ns) Setup Check with Pin reg_op1_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.445
              Slack:=   -0.221

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g165101_dup/ZN                  -      A1->ZN  R     AND2_X4        16  0.023   0.075    0.269  
  FE_OCPC688_n_2172/ZN            -      A->ZN   F     INV_X8          7  0.045   0.016    0.285  
  FE_RC_1610_0/ZN                 -      B1->ZN  R     OAI22_X2        1  0.013   0.035    0.320  
  g162110/ZN                      -      A2->ZN  F     NOR2_X1         1  0.026   0.017    0.337  
  g161673/ZN                      -      A2->ZN  R     NAND4_X2        1  0.010   0.022    0.359  
  g161423/ZN                      -      A1->ZN  F     NOR2_X2         1  0.016   0.016    0.375  
  FE_RC_57_0/ZN                   -      B1->ZN  R     OAI21_X2        1  0.009   0.033    0.408  
  FE_RC_807_0/ZN                  -      B1->ZN  F     AOI21_X2        1  0.024   0.017    0.425  
  FE_RC_1605_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.440  
  reg_op1_reg[31]/D               -      D       R     DFF_X2          1  0.009   0.000    0.440  
#-----------------------------------------------------------------------------------------------
Path 7: VIOLATED (-0.220 ns) Setup Check with Pin reg_op2_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.031
      Required Time:=    0.215
       Launch Clock:=   -0.007
          Data Path:+    0.443
              Slack:=   -0.220

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      60  0.070       -   -0.007  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.115    0.108  
  g194278/ZN               -      A1->ZN  R     AND2_X2         4  0.020   0.054    0.161  
  g186318_dup/ZN           -      A1->ZN  R     AND2_X4         2  0.025   0.037    0.199  
  FE_RC_195_0/ZN           -      A2->ZN  R     AND2_X4         1  0.010   0.043    0.242  
  FE_RC_196_0/ZN           -      A->ZN   F     INV_X16        29  0.018   0.037    0.278  
  FE_RC_1700_0/ZN          -      C1->ZN  R     OAI222_X1       1  0.026   0.068    0.346  
  g161779/ZN               -      A2->ZN  F     NOR2_X2         1  0.055   0.025    0.371  
  FE_RC_2172_0/ZN          -      A4->ZN  R     NAND4_X4        1  0.018   0.031    0.402  
  g174527/ZN               -      A1->ZN  F     NAND2_X4        1  0.016   0.017    0.418  
  FE_RC_1140_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.012   0.017    0.436  
  reg_op2_reg[5]/D         -      D       R     DFFR_X1         1  0.010   0.000    0.436  
#----------------------------------------------------------------------------------------
Path 8: VIOLATED (-0.220 ns) Setup Check with Pin alu_out_q_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.443
              Slack:=   -0.220

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN    -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN    -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.011   0.016    0.295  
  g174659_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.308  
  g174658_dup/ZN       -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.325  
  g174090_dup/ZN       -      A1->ZN  F     NAND2_X4        4  0.011   0.022    0.347  
  g174089/ZN           -      A1->ZN  R     NAND2_X4        3  0.012   0.019    0.365  
  g311/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.012    0.378  
  g308/ZN              -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.391  
  g74/ZN               -      A1->ZN  F     NAND2_X2        1  0.009   0.014    0.405  
  FE_RC_2044_0/ZN      -      A1->ZN  R     NAND2_X2        1  0.009   0.013    0.417  
  FE_RC_2045_0/ZN      -      A->ZN   F     INV_X1          1  0.009   0.010    0.427  
  FE_RC_751_0/ZN       -      A1->ZN  R     NAND2_X2        1  0.005   0.012    0.439  
  alu_out_q_reg[29]/D  -      D       R     DFF_X1          1  0.009   0.000    0.439  
#------------------------------------------------------------------------------------
Path 9: VIOLATED (-0.220 ns) Setup Check with Pin reg_op2_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.027
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.442
              Slack:=   -0.220

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179975/ZN               -      A->ZN   F     INV_X4          4  0.034   0.019    0.278  
  g163422/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.294  
  g162694/ZN               -      A1->ZN  R     AND3_X1         1  0.009   0.057    0.351  
  FE_RC_1010_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.022   0.025    0.376  
  g175243/ZN               -      A2->ZN  R     NOR2_X4         2  0.013   0.042    0.417  
  FE_RC_1125_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.025   0.021    0.438  
  reg_op2_reg[0]/D         -      D       F     DFF_X1          1  0.015   0.000    0.438  
#----------------------------------------------------------------------------------------
Path 10: VIOLATED (-0.219 ns) Setup Check with Pin reg_op2_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.032
      Required Time:=    0.215
       Launch Clock:=   -0.007
          Data Path:+    0.441
              Slack:=   -0.219

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      60  0.070       -   -0.007  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.115    0.108  
  g194278/ZN               -      A1->ZN  R     AND2_X2         4  0.020   0.054    0.161  
  g186318_dup/ZN           -      A1->ZN  R     AND2_X4         2  0.025   0.037    0.199  
  FE_RC_195_0/ZN           -      A2->ZN  R     AND2_X4         1  0.010   0.043    0.242  
  FE_RC_196_0/ZN           -      A->ZN   F     INV_X16        29  0.018   0.037    0.278  
  g179975/ZN               -      A->ZN   R     INV_X4          4  0.026   0.030    0.308  
  g164448/ZN               -      A1->ZN  F     NAND2_X2        1  0.015   0.014    0.321  
  FE_RC_202_0/ZN           -      A3->ZN  R     NAND3_X1        1  0.007   0.019    0.341  
  FE_RC_203_0/ZN           -      A->ZN   F     INV_X1          1  0.012   0.011    0.351  
  g161781/ZN               -      A2->ZN  R     NAND2_X2        1  0.006   0.016    0.367  
  g161675/ZN               -      A2->ZN  F     NOR2_X2         1  0.010   0.012    0.379  
  g161450/ZN               -      A1->ZN  R     NAND2_X4        2  0.007   0.024    0.403  
  g184434/ZN               -      A1->ZN  F     NAND2_X2        1  0.017   0.014    0.416  
  g2/ZN                    -      A1->ZN  R     NAND2_X1        1  0.010   0.017    0.434  
  reg_op2_reg[1]/D         -      D       R     DFFR_X1         1  0.012   0.000    0.434  
#----------------------------------------------------------------------------------------
Path 11: VIOLATED (-0.219 ns) Setup Check with Pin alu_out_q_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.032
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.437
              Slack:=   -0.219

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.070   0.104    0.100  
  g82567__180006/ZN    -      A2->ZN  F     OR2_X4          2  0.023   0.054    0.154  
  g81922/ZN            -      A->ZN   R     INV_X4          3  0.009   0.019    0.173  
  g190233/ZN           -      B1->ZN  F     AOI21_X4        1  0.011   0.015    0.187  
  FE_RC_921_0/ZN       -      A2->ZN  R     NAND2_X4        2  0.010   0.020    0.207  
  g180017/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.220  
  g180016/ZN           -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.240  
  g81439__180020/ZN    -      A1->ZN  F     NAND2_X4        1  0.014   0.014    0.254  
  g81428__170112/ZN    -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.274  
  g170111/ZN           -      A1->ZN  F     NAND2_X4        2  0.015   0.016    0.290  
  g174659/ZN           -      A1->ZN  R     NAND2_X4        3  0.010   0.017    0.307  
  g174658/ZN           -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.322  
  g69/ZN               -      B1->ZN  R     AOI21_X2        2  0.008   0.026    0.348  
  g68/ZN               -      A->ZN   F     INV_X1          1  0.022   0.012    0.360  
  FE_RC_1627_0/ZN      -      B1->ZN  R     AOI21_X2        1  0.008   0.026    0.387  
  FE_RC_753_0/ZN       -      B1->ZN  F     OAI21_X2        1  0.022   0.018    0.405  
  FE_RC_1939_0/ZN      -      B->ZN   R     OAI211_X2       1  0.012   0.028    0.433  
  alu_out_q_reg[30]/D  -      D       R     DFF_X1          1  0.026   0.000    0.433  
#------------------------------------------------------------------------------------
Path 12: VIOLATED (-0.218 ns) Setup Check with Pin alu_out_q_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.439
              Slack:=   -0.218

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.070   0.104    0.100  
  g82567__180006/ZN    -      A2->ZN  F     OR2_X4          2  0.023   0.054    0.154  
  g81922/ZN            -      A->ZN   R     INV_X4          3  0.009   0.019    0.173  
  g190233/ZN           -      B1->ZN  F     AOI21_X4        1  0.011   0.015    0.187  
  FE_RC_921_0/ZN       -      A2->ZN  R     NAND2_X4        2  0.010   0.020    0.207  
  g180017/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.220  
  g180016/ZN           -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.240  
  g81439__180020/ZN    -      A1->ZN  F     NAND2_X4        1  0.014   0.014    0.254  
  g81428__170112/ZN    -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.274  
  g170111_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.015   0.016    0.289  
  g174659_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.010   0.015    0.304  
  g174658_dup/ZN       -      A1->ZN  F     NAND2_X4        2  0.011   0.015    0.319  
  g174090_dup/ZN       -      A1->ZN  R     NAND2_X4        4  0.008   0.024    0.342  
  g170627/ZN           -      A1->ZN  F     NAND2_X4        1  0.017   0.014    0.357  
  g24/ZN               -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.372  
  g171039/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.385  
  g171112/ZN           -      A1->ZN  R     NAND2_X2        1  0.008   0.014    0.399  
  g171167/ZN           -      A1->ZN  F     NOR2_X2         1  0.010   0.009    0.407  
  FE_RC_1609_0/ZN      -      B1->ZN  R     OAI21_X2        1  0.008   0.028    0.435  
  alu_out_q_reg[31]/D  -      D       R     DFF_X1          1  0.019   0.000    0.435  
#------------------------------------------------------------------------------------
Path 13: VIOLATED (-0.218 ns) Setup Check with Pin decoder_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) decoder_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.241       -0.004

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.434
              Slack:=   -0.218

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK     -      CK      R     (arrival)      61  0.067       -   -0.004  
  reg_op2_reg[11]/Q      -      CK->Q   R     DFFR_X1         2  0.067   0.127    0.124  
  FE_RC_1910_0/ZN        -      A->ZN   F     INV_X2          3  0.020   0.016    0.140  
  FE_RC_875_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.153  
  FE_RC_873_0/ZN         -      A2->ZN  F     NOR2_X2         1  0.007   0.013    0.166  
  g171549/ZN             -      A->ZN   R     AOI21_X4        1  0.007   0.035    0.200  
  FE_RC_1005_0/ZN        -      A2->ZN  F     NAND2_X2        1  0.018   0.018    0.218  
  g171597/ZN             -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.233  
  g171596/ZN             -      B1->ZN  F     AOI21_X2        1  0.009   0.017    0.249  
  g240/ZN                -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.272  
  FE_RC_784_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.015   0.034    0.306  
  FE_RC_1_0/ZN           -      B1->ZN  R     AOI21_X4        2  0.022   0.033    0.339  
  g171194/ZN             -      B1->ZN  F     AOI21_X2        1  0.023   0.017    0.356  
  g171193/ZN             -      A->ZN   R     INV_X2          1  0.010   0.017    0.373  
  g86/ZN                 -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.387  
  g170536/ZN             -      A->ZN   R     INV_X1          1  0.009   0.013    0.400  
  FE_RC_1934_0/ZN        -      A1->ZN  F     NAND3_X1        1  0.007   0.016    0.416  
  g183082/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.431  
  decoder_trigger_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.431  
#--------------------------------------------------------------------------------------
Path 14: VIOLATED (-0.217 ns) Setup Check with Pin alu_out_q_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.439
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK       -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q        -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN       -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN               -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN              -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN          -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN              -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN              -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN       -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN       -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111/ZN              -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.296  
  FE_OCPC37088_n_11156/Z  -      A->Z    R     BUF_X2          1  0.011   0.022    0.318  
  g164814_dup180276/ZN    -      A1->ZN  F     NAND2_X2        2  0.007   0.016    0.334  
  g171125/ZN              -      A->ZN   R     INV_X1          2  0.015   0.025    0.359  
  g171123/ZN              -      C1->ZN  F     OAI211_X2       1  0.015   0.019    0.379  
  g161428/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.023    0.402  
  g161054/ZN              -      B1->ZN  F     AOI21_X1        1  0.019   0.017    0.418  
  g158983/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.435  
  alu_out_q_reg[22]/D     -      D       R     DFF_X1          1  0.009   0.000    0.435  
#---------------------------------------------------------------------------------------
Path 15: VIOLATED (-0.215 ns) Setup Check with Pin reg_op1_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.439
              Slack:=   -0.215

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g165101_dup/ZN                  -      A1->ZN  R     AND2_X4        16  0.023   0.075    0.269  
  FE_OCPC688_n_2172/ZN            -      A->ZN   F     INV_X8          7  0.045   0.016    0.284  
  FE_RC_1904_0/ZN                 -      B1->ZN  R     OAI22_X2        1  0.013   0.035    0.320  
  FE_RC_1327_0/ZN                 -      A1->ZN  F     NOR2_X1         1  0.026   0.012    0.332  
  FE_RC_1326_0/ZN                 -      A1->ZN  R     NAND4_X1        1  0.010   0.023    0.354  
  g161417/ZN                      -      A1->ZN  F     NOR2_X2         1  0.019   0.014    0.368  
  FE_RC_1907_0/ZN                 -      B1->ZN  R     OAI21_X2        1  0.008   0.033    0.401  
  g158404__185131/ZN              -      B1->ZN  F     AOI21_X1        1  0.023   0.018    0.419  
  FE_RC_1602_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.435  
  reg_op1_reg[26]/D               -      D       R     DFF_X1          1  0.010   0.000    0.435  
#-----------------------------------------------------------------------------------------------
Path 16: VIOLATED (-0.215 ns) Setup Check with Pin reg_sh_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.026
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.215

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179975/ZN               -      A->ZN   F     INV_X4          4  0.034   0.019    0.278  
  g163422/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.294  
  g162694/ZN               -      A1->ZN  R     AND3_X1         1  0.009   0.057    0.351  
  FE_RC_1010_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.022   0.025    0.376  
  g175243/ZN               -      A2->ZN  R     NOR2_X4         2  0.013   0.041    0.417  
  g178589/ZN               -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.434  
  reg_sh_reg[0]/D          -      D       F     DFF_X1          1  0.012   0.000    0.434  
#----------------------------------------------------------------------------------------
Path 17: VIOLATED (-0.214 ns) Setup Check with Pin reg_op2_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.442
              Slack:=   -0.214

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179975/ZN               -      A->ZN   F     INV_X4          4  0.034   0.018    0.277  
  g164390/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.021    0.298  
  g162651/ZN               -      A1->ZN  F     NAND3_X2        1  0.014   0.026    0.324  
  g161812/ZN               -      A2->ZN  R     NOR2_X4         1  0.016   0.035    0.359  
  g161435/ZN               -      A3->ZN  F     NAND4_X4        1  0.018   0.038    0.397  
  g161056/ZN               -      B1->ZN  R     AOI21_X2        1  0.021   0.027    0.424  
  g159003/ZN               -      A1->ZN  F     NAND2_X1        1  0.018   0.014    0.438  
  reg_op2_reg[16]/D        -      D       F     DFF_X1          1  0.008   0.000    0.438  
#----------------------------------------------------------------------------------------
Path 18: VIOLATED (-0.214 ns) Setup Check with Pin reg_op1_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.442
              Slack:=   -0.214

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   F     DFF_X1          2  0.066   0.100    0.096  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    F     BUF_X4          5  0.009   0.031    0.127  
  g193542/ZN                      -      A1->ZN  F     AND3_X4         6  0.009   0.039    0.166  
  g165101_dup/ZN                  -      A1->ZN  F     AND2_X4        16  0.012   0.052    0.218  
  g163535/ZN                      -      A1->ZN  R     NAND2_X1        1  0.022   0.021    0.239  
  FE_RC_1646_0/ZN                 -      A4->ZN  F     NAND4_X1        1  0.011   0.032    0.270  
  g161979/ZN                      -      A2->ZN  R     NOR2_X1         1  0.017   0.036    0.307  
  g161534/ZN                      -      A1->ZN  F     NAND2_X1        1  0.020   0.028    0.335  
  g161401/ZN                      -      A2->ZN  R     NOR2_X4         1  0.016   0.047    0.382  
  g158381__7344/ZN                -      C1->ZN  F     OAI211_X2       1  0.029   0.022    0.405  
  g158333/ZN                      -      A->ZN   R     INV_X1          1  0.013   0.020    0.425  
  g157786__184477/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.437  
  reg_op1_reg[13]/D               -      D       F     DFF_X1          1  0.008   0.000    0.437  
#-----------------------------------------------------------------------------------------------
Path 19: VIOLATED (-0.214 ns) Setup Check with Pin reg_op2_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.436
              Slack:=   -0.214

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179979/ZN               -      A1->ZN  F     NOR2_X1         1  0.034   0.016    0.275  
  g162699/ZN               -      A2->ZN  R     NOR2_X2         1  0.011   0.026    0.301  
  FE_RC_1211_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.318  
  FE_RC_1210_0/ZN          -      A1->ZN  R     NOR2_X2         1  0.009   0.024    0.342  
  g161676/ZN               -      A1->ZN  F     NAND2_X2        1  0.016   0.020    0.362  
  g174199/ZN               -      A2->ZN  R     NOR2_X4         2  0.011   0.047    0.409  
  FE_RC_25_0/ZN            -      C1->ZN  F     OAI211_X4       1  0.031   0.023    0.432  
  reg_op2_reg[3]/D         -      D       F     DFFR_X1         1  0.016   0.000    0.432  
#----------------------------------------------------------------------------------------
Path 20: VIOLATED (-0.213 ns) Setup Check with Pin alu_out_q_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.443
              Slack:=   -0.213

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN    -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN    -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.011   0.016    0.295  
  g174659_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.308  
  g174658_dup/ZN       -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.325  
  g174090_dup/ZN       -      A1->ZN  F     NAND2_X4        4  0.011   0.021    0.346  
  g171572/ZN           -      A1->ZN  R     NAND2_X2        2  0.012   0.017    0.363  
  g171571/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.377  
  g190767/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.391  
  g190766/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.403  
  g171594/ZN           -      A1->ZN  R     NAND2_X1        1  0.008   0.019    0.422  
  FE_RC_1912_0/ZN      -      A2->ZN  F     NAND2_X2        1  0.014   0.016    0.439  
  alu_out_q_reg[25]/D  -      D       F     DFF_X1          1  0.010   0.000    0.439  
#------------------------------------------------------------------------------------
Path 21: VIOLATED (-0.212 ns) Setup Check with Pin reg_op1_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.436
              Slack:=   -0.212

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g165101_dup/ZN                  -      A1->ZN  R     AND2_X4        16  0.023   0.077    0.270  
  g163661/ZN                      -      A1->ZN  F     NAND2_X2        1  0.045   0.019    0.289  
  FE_RC_1926_0/ZN                 -      A3->ZN  R     NAND4_X2        1  0.014   0.025    0.314  
  g162018/ZN                      -      A2->ZN  F     NOR2_X2         1  0.015   0.012    0.326  
  g161550/ZN                      -      A2->ZN  R     NAND2_X2        1  0.006   0.022    0.347  
  g161420/ZN                      -      A2->ZN  F     NOR2_X4         1  0.015   0.016    0.364  
  FE_RC_910_0/ZN                  -      B1->ZN  R     OAI21_X2        1  0.008   0.035    0.398  
  g158405__185130/ZN              -      B1->ZN  F     AOI21_X2        1  0.025   0.016    0.414  
  FE_RC_1925_0/ZN                 -      A1->ZN  R     NAND3_X1        1  0.010   0.018    0.432  
  reg_op1_reg[28]/D               -      D       R     DFF_X1          1  0.013   0.000    0.432  
#-----------------------------------------------------------------------------------------------
Path 22: VIOLATED (-0.212 ns) Setup Check with Pin reg_op1_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.101 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.441
              Slack:=   -0.212

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -   -0.005  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.098    0.093  
  FE_OCPC586_n_7865/Z       -      A->Z    F     BUF_X2          2  0.020   0.035    0.127  
  g193540/ZN                -      A2->ZN  F     AND3_X4         4  0.007   0.040    0.167  
  g165106/ZN                -      A1->ZN  R     NAND2_X4        5  0.012   0.030    0.197  
  FE_OCPC629_n_2164/ZN      -      A->ZN   F     INV_X4          9  0.022   0.026    0.223  
  g164225/ZN                -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.242  
  FE_RC_2055_0/ZN           -      A2->ZN  F     NAND4_X1        1  0.010   0.035    0.277  
  g161971/ZN                -      A2->ZN  R     NOR2_X2         1  0.022   0.040    0.317  
  g161650/ZN                -      A1->ZN  F     NAND2_X2        1  0.021   0.020    0.338  
  g161399/ZN                -      A2->ZN  R     NOR2_X4         1  0.011   0.043    0.381  
  g158379__2703/ZN          -      C1->ZN  F     OAI211_X2       1  0.027   0.025    0.406  
  g158331/ZN                -      A->ZN   R     INV_X2          1  0.014   0.016    0.422  
  g157768__169677/ZN        -      A1->ZN  F     NAND2_X1        1  0.008   0.014    0.435  
  reg_op1_reg[11]/D         -      D       F     DFF_X1          1  0.009   0.000    0.435  
#-----------------------------------------------------------------------------------------
Path 23: VIOLATED (-0.212 ns) Setup Check with Pin reg_op1_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.440
              Slack:=   -0.212

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g193523/ZN                -      A2->ZN  R     NAND2_X2        1  0.016   0.025    0.133  
  g166074/ZN                -      A->ZN   F     INV_X4          9  0.014   0.023    0.157  
  g165107/ZN                -      A2->ZN  F     AND2_X4         1  0.013   0.034    0.191  
  FE_OCPC665_n_2162/Z       -      A->Z    F     BUF_X16        26  0.007   0.036    0.227  
  g162831/ZN                -      B1->ZN  R     AOI22_X2        1  0.013   0.039    0.266  
  g162211/ZN                -      A1->ZN  F     NAND2_X1        1  0.021   0.022    0.287  
  g161956/ZN                -      A2->ZN  R     NOR2_X2         1  0.012   0.037    0.324  
  g187036/ZN                -      A2->ZN  F     NAND2_X2        1  0.022   0.020    0.344  
  g161393/ZN                -      A1->ZN  R     NOR2_X4         1  0.010   0.039    0.383  
  g158374__5703/ZN          -      C1->ZN  F     OAI211_X2       1  0.029   0.026    0.409  
  g158326/ZN                -      A->ZN   R     INV_X2          1  0.015   0.016    0.424  
  g157772__4296/ZN          -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.436  
  reg_op1_reg[6]/D          -      D       F     DFF_X1          1  0.008   0.000    0.436  
#-----------------------------------------------------------------------------------------
Path 24: VIOLATED (-0.211 ns) Setup Check with Pin alu_out_q_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.435
              Slack:=   -0.211

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN    -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN    -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.011   0.016    0.295  
  g174659_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.308  
  g174658_dup/ZN       -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.325  
  g174090_dup/ZN       -      A1->ZN  F     NAND2_X4        4  0.011   0.022    0.347  
  g174089/ZN           -      A1->ZN  R     NAND2_X4        3  0.012   0.019    0.365  
  g305/ZN              -      A1->ZN  F     NAND3_X1        1  0.011   0.018    0.384  
  g165/ZN              -      A1->ZN  R     NAND3_X1        1  0.011   0.017    0.400  
  g164/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.415  
  g302/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.431  
  alu_out_q_reg[28]/D  -      D       R     DFF_X1          1  0.009   0.000    0.431  
#------------------------------------------------------------------------------------
Path 25: VIOLATED (-0.211 ns) Setup Check with Pin reg_op1_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.440
              Slack:=   -0.211

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g193523/ZN                -      A2->ZN  R     NAND2_X2        1  0.016   0.025    0.133  
  g166074/ZN                -      A->ZN   F     INV_X4          9  0.014   0.023    0.157  
  g165107/ZN                -      A2->ZN  F     AND2_X4         1  0.013   0.034    0.191  
  FE_OCPC665_n_2162/Z       -      A->Z    F     BUF_X16        26  0.007   0.035    0.226  
  g164864/ZN                -      A->ZN   R     INV_X8          7  0.013   0.020    0.246  
  FE_RC_878_0/ZN            -      B1->ZN  F     OAI21_X1        1  0.011   0.015    0.262  
  g162336/ZN                -      A2->ZN  R     NOR2_X1         1  0.010   0.029    0.290  
  FE_RC_1624_0/ZN           -      A2->ZN  F     NAND4_X1        1  0.016   0.038    0.328  
  g161412/ZN                -      A1->ZN  R     NOR2_X2         1  0.023   0.046    0.374  
  FE_RC_72_0/ZN             -      C1->ZN  F     OAI211_X2       1  0.030   0.029    0.403  
  g158340/ZN                -      A->ZN   R     INV_X2          1  0.016   0.020    0.423  
  FE_RC_32_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.435  
  reg_op1_reg[22]/D         -      D       F     DFF_X1          1  0.008   0.000    0.435  
#-----------------------------------------------------------------------------------------
Path 26: VIOLATED (-0.211 ns) Setup Check with Pin reg_op1_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.211

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g183410/ZN                -      A1->ZN  F     AND2_X4        10  0.016   0.047    0.155  
  g188030/ZN                -      A2->ZN  F     AND2_X4         3  0.017   0.037    0.192  
  FE_DBTC7_n_23021/ZN       -      A->ZN   R     INV_X4         13  0.008   0.041    0.233  
  g162861/ZN                -      A1->ZN  F     OAI22_X1        1  0.032   0.024    0.257  
  g162178/ZN                -      A2->ZN  R     NOR2_X1         1  0.013   0.035    0.292  
  g161809/ZN                -      A1->ZN  R     AND2_X2         1  0.020   0.033    0.324  
  g180128/ZN                -      A1->ZN  F     NAND2_X1        1  0.008   0.015    0.339  
  g161389/ZN                -      A1->ZN  R     NOR2_X2         1  0.009   0.042    0.381  
  g158370__7118/ZN          -      C1->ZN  F     OAI211_X2       1  0.031   0.024    0.405  
  g195338/ZN                -      A->ZN   R     INV_X1          1  0.014   0.016    0.421  
  g195337/ZN                -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.433  
  reg_op1_reg[2]/D          -      D       F     DFF_X1          1  0.007   0.000    0.433  
#-----------------------------------------------------------------------------------------
Path 27: VIOLATED (-0.210 ns) Setup Check with Pin alu_out_q_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.431
              Slack:=   -0.210

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN    -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN    -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.011   0.016    0.295  
  g174659_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.308  
  g174658_dup/ZN       -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.325  
  g170953/ZN           -      B1->ZN  F     AOI21_X1        1  0.011   0.018    0.343  
  g170952/ZN           -      A1->ZN  R     NOR2_X2         2  0.010   0.024    0.367  
  g170951/ZN           -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.384  
  g147/ZN              -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.400  
  g146/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.413  
  g157672__5019/ZN     -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.427  
  alu_out_q_reg[26]/D  -      D       R     DFF_X1          1  0.009   0.000    0.427  
#------------------------------------------------------------------------------------
Path 28: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.432
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.126    0.122  
  g183410/ZN                -      A1->ZN  R     AND2_X4        10  0.031   0.068    0.189  
  g188030/ZN                -      A2->ZN  R     AND2_X4         3  0.035   0.043    0.232  
  FE_OCPC595_n_23021/ZN     -      A->ZN   F     INV_X4          2  0.013   0.013    0.245  
  FE_OCPC597_n_23021/ZN     -      A->ZN   R     INV_X4         11  0.007   0.030    0.275  
  g163542/ZN                -      A1->ZN  F     NAND2_X2        1  0.024   0.014    0.290  
  FE_RC_863_0/ZN            -      A2->ZN  R     NAND4_X1        1  0.009   0.020    0.309  
  g161794/ZN                -      A2->ZN  F     NOR2_X1         1  0.014   0.013    0.322  
  FE_RC_826_0/ZN            -      A2->ZN  R     NAND2_X1        1  0.013   0.031    0.354  
  g161403/ZN                -      A2->ZN  F     NOR2_X4         1  0.021   0.018    0.372  
  FE_RC_36_0/ZN             -      C1->ZN  R     OAI211_X2       1  0.010   0.034    0.405  
  g158334/ZN                -      A->ZN   F     INV_X2          1  0.024   0.010    0.415  
  FE_RC_2029_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.428  
  reg_op1_reg[15]/D         -      D       R     DFF_X1          1  0.008   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 29: VIOLATED (-0.209 ns) Setup Check with Pin reg_next_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.031
      Required Time:=    0.214
       Launch Clock:=   -0.010
          Data Path:+    0.433
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                            -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z                  -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN               -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g81260__169082/ZN                     -      A2->ZN  F     NAND2_X4        2  0.011   0.018    0.221  
  g180429/ZN                            -      A1->ZN  R     NAND3_X4        3  0.012   0.021    0.242  
  add_1564_33_Y_add_1555_32_g169242/ZN  -      A1->ZN  R     AND2_X4         2  0.014   0.034    0.275  
  g170980/ZN                            -      A1->ZN  F     NAND2_X4        3  0.010   0.019    0.294  
  g195653_dup1/ZN                       -      A2->ZN  R     NOR2_X4         1  0.011   0.028    0.322  
  g171421_dup/ZN                        -      A2->ZN  F     NAND2_X4        2  0.015   0.019    0.341  
  g195656/ZN                            -      A2->ZN  R     NAND2_X4        3  0.010   0.019    0.360  
  add_1564_33_Y_add_1555_32_g169530/ZN  -      A1->ZN  F     NAND2_X2        2  0.011   0.013    0.374  
  g170656/ZN                            -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.388  
  g170700/ZN                            -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.402  
  g170699/ZN                            -      A->ZN   R     OAI211_X1       1  0.007   0.022    0.423  
  reg_next_pc_reg[26]/D                 -      D       R     DFF_X1          1  0.022   0.000    0.423  
#-----------------------------------------------------------------------------------------------------
Path 30: VIOLATED (-0.209 ns) Setup Check with Pin reg_op2_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.432
              Slack:=   -0.209

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179976/ZN               -      B1->ZN  F     OAI222_X2       1  0.034   0.041    0.299  
  FE_RC_2080_0/ZN          -      A2->ZN  R     NOR2_X2         1  0.020   0.038    0.337  
  FE_RC_2079_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.020   0.022    0.359  
  g161429/ZN               -      A2->ZN  R     NOR2_X4         1  0.012   0.044    0.403  
  FE_RC_912_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.028   0.025    0.428  
  reg_op2_reg[6]/D         -      D       F     DFFR_X1         1  0.018   0.000    0.428  
#----------------------------------------------------------------------------------------
Path 31: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.434
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[18]/Q   -      CK->Q   R     DFF_X1          5  0.066   0.135    0.131  
  g193543/ZN                -      A3->ZN  R     AND3_X4         6  0.039   0.064    0.195  
  g165497/ZN                -      A1->ZN  F     NAND2_X2        2  0.023   0.020    0.215  
  FE_OCPC1519_n_990/Z       -      A->Z    F     BUF_X4          6  0.012   0.034    0.249  
  g162680/ZN                -      C1->ZN  R     OAI222_X1       1  0.009   0.066    0.315  
  g161792/ZN                -      A2->ZN  F     NOR2_X2         1  0.059   0.017    0.332  
  g161658/ZN                -      A2->ZN  R     NAND2_X2        1  0.015   0.026    0.357  
  g55/ZN                    -      A2->ZN  F     NOR2_X4         1  0.014   0.014    0.372  
  FE_RC_1604_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.007   0.027    0.399  
  g158402__185132/ZN        -      B1->ZN  F     AOI21_X2        1  0.019   0.016    0.415  
  FE_RC_1614_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.430  
  reg_op1_reg[18]/D         -      D       R     DFF_X1          1  0.009   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 32: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   F     DFF_X1          2  0.066   0.100    0.096  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    F     BUF_X4          5  0.009   0.031    0.127  
  g193543/ZN                      -      A1->ZN  F     AND3_X4         6  0.009   0.039    0.166  
  g165497/ZN                      -      A1->ZN  R     NAND2_X2        2  0.012   0.021    0.187  
  FE_OCPC1520_n_990/Z             -      A->Z    R     BUF_X4         10  0.014   0.046    0.233  
  g163163/ZN                      -      B1->ZN  F     OAI22_X1        1  0.028   0.027    0.260  
  g162309/ZN                      -      A1->ZN  R     NOR2_X2         1  0.014   0.023    0.283  
  FE_RC_1974_0/ZN                 -      A3->ZN  F     NAND4_X1        1  0.014   0.037    0.320  
  g161408/ZN                      -      A2->ZN  R     NOR2_X2         1  0.021   0.055    0.375  
  g158387__4296/ZN                -      C1->ZN  F     OAI211_X2       1  0.035   0.025    0.400  
  g158337/ZN                      -      A->ZN   R     INV_X1          1  0.015   0.017    0.417  
  FE_RC_1062_0/ZN                 -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.433  
  reg_op1_reg[19]/D               -      D       F     DFF_X1          1  0.009   0.000    0.433  
#-----------------------------------------------------------------------------------------------
Path 33: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.434
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g168449/ZN                      -      A1->ZN  F     NAND2_X4        3  0.023   0.025    0.219  
  FE_OCPC612_n_89/Z               -      A->Z    F     BUF_X4          9  0.014   0.037    0.256  
  g162687/ZN                      -      C1->ZN  R     OAI222_X1       1  0.011   0.062    0.318  
  FE_RC_909_0/ZN                  -      A1->ZN  F     NOR2_X2         1  0.055   0.015    0.333  
  FE_RC_908_0/ZN                  -      A1->ZN  R     NAND2_X2        1  0.015   0.027    0.359  
  g161413/ZN                      -      A1->ZN  F     NOR2_X4         1  0.017   0.012    0.371  
  g158394__6877/ZN                -      C1->ZN  R     OAI211_X2       1  0.006   0.029    0.400  
  g158343/ZN                      -      A->ZN   F     INV_X1          1  0.022   0.013    0.413  
  g157780__2683/ZN                -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.430  
  reg_op1_reg[23]/D               -      D       R     DFF_X1          1  0.009   0.000    0.430  
#-----------------------------------------------------------------------------------------------
Path 34: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.432
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193523/ZN                -      A2->ZN  F     NAND2_X2        1  0.031   0.023    0.145  
  g166074/ZN                -      A->ZN   R     INV_X4          9  0.014   0.042    0.187  
  g165107/ZN                -      A2->ZN  R     AND2_X4         1  0.030   0.040    0.227  
  FE_OCPC665_n_2162/Z       -      A->Z    R     BUF_X16        26  0.012   0.041    0.268  
  g164864/ZN                -      A->ZN   F     INV_X8          7  0.024   0.015    0.283  
  g163328/ZN                -      B1->ZN  R     OAI22_X2        1  0.009   0.035    0.318  
  g162541/ZN                -      A2->ZN  F     NOR2_X1         1  0.027   0.017    0.335  
  FE_RC_1638_0/ZN           -      A2->ZN  R     NAND4_X2        1  0.011   0.027    0.362  
  g161404/ZN                -      A1->ZN  F     NOR2_X4         1  0.020   0.014    0.376  
  FE_RC_929_0/ZN            -      C1->ZN  R     OAI211_X2       1  0.008   0.028    0.404  
  g158338/ZN                -      A->ZN   F     INV_X1          1  0.020   0.011    0.415  
  FE_RC_43_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.428  
  reg_op1_reg[16]/D         -      D       R     DFF_X1          1  0.009   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 35: VIOLATED (-0.209 ns) Setup Check with Pin alu_out_q_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.435
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK       -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q        -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN       -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN               -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN              -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN          -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN              -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN              -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN       -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN       -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111/ZN              -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.296  
  FE_OCPC37088_n_11156/Z  -      A->Z    R     BUF_X2          1  0.011   0.022    0.318  
  g164814_dup180276/ZN    -      A1->ZN  F     NAND2_X2        2  0.007   0.016    0.334  
  g180279/ZN              -      A1->ZN  R     NAND2_X2        2  0.015   0.020    0.354  
  FE_RC_1941_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.011   0.013    0.367  
  g161136/ZN              -      B1->ZN  R     AOI21_X2        1  0.007   0.021    0.388  
  g161055/ZN              -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.404  
  g158957/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.418  
  g157763__6083/ZN        -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.431  
  alu_out_q_reg[23]/D     -      D       F     DFF_X1          1  0.006   0.000    0.431  
#---------------------------------------------------------------------------------------
Path 36: VIOLATED (-0.209 ns) Setup Check with Pin reg_op1_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.436
              Slack:=   -0.209

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   F     DFF_X1          2  0.066   0.100    0.096  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    F     BUF_X4          5  0.009   0.031    0.127  
  g193542/ZN                      -      A1->ZN  F     AND3_X4         6  0.009   0.039    0.166  
  g165102/ZN                      -      A1->ZN  R     NAND2_X4        5  0.012   0.026    0.192  
  fopt191662/ZN                   -      A->ZN   F     INV_X8         25  0.018   0.031    0.222  
  FE_RC_1661_0/ZN                 -      B1->ZN  R     AOI22_X2        1  0.019   0.041    0.264  
  g162220/ZN                      -      A1->ZN  F     NAND2_X1        1  0.021   0.021    0.285  
  g161960/ZN                      -      A2->ZN  R     NOR2_X2         1  0.012   0.032    0.317  
  g161470/ZN                      -      A2->ZN  F     NAND2_X2        1  0.018   0.021    0.339  
  g161394/ZN                      -      A2->ZN  R     NOR2_X4         1  0.011   0.040    0.379  
  FE_RC_1637_0/ZN                 -      C1->ZN  F     OAI211_X2       1  0.024   0.023    0.402  
  g158327/ZN                      -      A->ZN   R     INV_X1          1  0.014   0.017    0.420  
  g157773__187860/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.431  
  reg_op1_reg[7]/D                -      D       F     DFF_X1          1  0.008   0.000    0.431  
#-----------------------------------------------------------------------------------------------
Path 37: VIOLATED (-0.208 ns) Setup Check with Pin reg_op2_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.027
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.432
              Slack:=   -0.208

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179975/ZN               -      A->ZN   F     INV_X4          4  0.034   0.018    0.277  
  g164370/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.293  
  FE_RC_1294_0/ZN          -      A1->ZN  F     NAND3_X1        1  0.010   0.023    0.316  
  g161805/ZN               -      A2->ZN  R     NOR2_X2         1  0.015   0.042    0.358  
  FE_RC_996_0/ZN           -      A3->ZN  F     NAND3_X4        1  0.026   0.030    0.388  
  g161154/ZN               -      A1->ZN  R     NAND2_X4        1  0.015   0.020    0.408  
  g175239/ZN               -      A1->ZN  F     NAND3_X2        1  0.012   0.021    0.428  
  reg_op2_reg[15]/D        -      D       F     DFFR_X1         1  0.012   0.000    0.428  
#----------------------------------------------------------------------------------------
Path 38: VIOLATED (-0.208 ns) Setup Check with Pin reg_op1_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.436
              Slack:=   -0.208

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g193523/ZN                -      A2->ZN  R     NAND2_X2        1  0.016   0.025    0.133  
  g166074/ZN                -      A->ZN   F     INV_X4          9  0.014   0.024    0.157  
  g165495/ZN                -      A2->ZN  F     AND2_X4         1  0.013   0.034    0.190  
  FE_OCPC674_n_1899/ZN      -      A->ZN   R     INV_X8          2  0.007   0.015    0.206  
  FE_OCPC676_n_1899/ZN      -      A->ZN   F     INV_X4         10  0.009   0.021    0.226  
  g163970/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.243  
  g162228/ZN                -      A4->ZN  F     NAND4_X1        1  0.009   0.035    0.279  
  g161964/ZN                -      A1->ZN  R     NOR2_X2         1  0.020   0.033    0.311  
  g161529/ZN                -      A2->ZN  F     NAND2_X2        1  0.020   0.027    0.339  
  g161395/ZN                -      A2->ZN  R     NOR2_X4         1  0.014   0.042    0.380  
  FE_RC_825_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.024   0.023    0.403  
  g158328/ZN                -      A->ZN   R     INV_X1          1  0.013   0.015    0.418  
  g157774__169374/ZN        -      A1->ZN  F     NAND2_X1        1  0.008   0.013    0.431  
  reg_op1_reg[8]/D          -      D       F     DFF_X1          1  0.009   0.000    0.431  
#-----------------------------------------------------------------------------------------
Path 39: VIOLATED (-0.208 ns) Setup Check with Pin reg_op1_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.436
              Slack:=   -0.208

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g183410/ZN                -      A1->ZN  F     AND2_X4        10  0.016   0.047    0.154  
  g165499/ZN                -      A2->ZN  R     NAND2_X2        4  0.017   0.037    0.192  
  FE_OFC475_n_1896/Z        -      A->Z    R     BUF_X4          9  0.024   0.043    0.235  
  FE_RC_1361_0/ZN           -      C1->ZN  F     OAI222_X1       1  0.023   0.038    0.273  
  g161806/ZN                -      A2->ZN  R     NOR2_X1         1  0.019   0.044    0.317  
  g161643/ZN                -      A1->ZN  F     NAND2_X2        1  0.026   0.022    0.339  
  g161392/ZN                -      A2->ZN  R     NOR2_X4         1  0.013   0.042    0.381  
  FE_RC_188_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.025   0.025    0.406  
  g158325/ZN                -      A->ZN   R     INV_X2          1  0.015   0.015    0.421  
  g157771__8780/ZN          -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.432  
  reg_op1_reg[5]/D          -      D       F     DFF_X1          1  0.008   0.000    0.432  
#-----------------------------------------------------------------------------------------
Path 40: VIOLATED (-0.208 ns) Setup Check with Pin reg_next_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.144 (P)    0.097 (P)
            Arrival:=    0.287       -0.010

              Setup:-    0.037
      Required Time:=    0.250
       Launch Clock:=   -0.010
          Data Path:+    0.468
              Slack:=   -0.208

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.028    0.388  
  FE_RC_710_0/ZN                      -      B1->ZN  F     OAI21_X4        2  0.018   0.015    0.403  
  g170387/ZN                          -      A->ZN   R     INV_X1          1  0.009   0.013    0.416  
  g170386/ZN                          -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.428  
  g170385/ZN                          -      A1->ZN  R     NAND3_X1        1  0.007   0.017    0.444  
  g162650/ZN                          -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.458  
  reg_next_pc_reg[20]/D               -      D       F     DFF_X1          1  0.008   0.000    0.458  
#---------------------------------------------------------------------------------------------------
Path 41: VIOLATED (-0.207 ns) Setup Check with Pin alu_out_q_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.002
          Data Path:+    0.429
              Slack:=   -0.207

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[9]/CK    -      CK      R     (arrival)      61  0.067       -   -0.002  
  reg_op2_reg[9]/Q     -      CK->Q   R     DFFR_X1         3  0.067   0.135    0.133  
  g82188__168926/ZN    -      A1->ZN  F     NAND2_X2        2  0.027   0.018    0.151  
  g169751/ZN           -      A->ZN   R     INV_X2          1  0.011   0.014    0.165  
  g171695/ZN           -      A->ZN   F     AOI21_X2        2  0.007   0.012    0.177  
  g81537__169749/ZN    -      B1->ZN  R     OAI21_X2        1  0.008   0.034    0.211  
  g171510/ZN           -      B1->ZN  F     AOI21_X4        2  0.026   0.019    0.230  
  g171511/ZN           -      A1->ZN  R     NOR2_X4         1  0.011   0.024    0.254  
  g81427__170145/ZN    -      A1->ZN  F     NOR2_X4         1  0.015   0.010    0.264  
  g171846/ZN           -      A2->ZN  R     NAND2_X4        3  0.007   0.023    0.287  
  g298/ZN              -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.301  
  g295/ZN              -      A1->ZN  R     NAND2_X4        5  0.007   0.020    0.322  
  g170583/ZN           -      A1->ZN  F     NAND2_X1        1  0.014   0.018    0.339  
  g170582/ZN           -      A1->ZN  R     NAND2_X2        4  0.010   0.023    0.362  
  g158411__1840/ZN     -      A1->ZN  F     NAND2_X2        1  0.016   0.015    0.377  
  g157761__5266/ZN     -      B1->ZN  R     AOI21_X2        1  0.008   0.024    0.401  
  g171199/ZN           -      A1->ZN  F     NOR2_X1         1  0.020   0.011    0.412  
  g157674__9906/ZN     -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.427  
  alu_out_q_reg[27]/D  -      D       R     DFF_X1          1  0.009   0.000    0.427  
#------------------------------------------------------------------------------------
Path 42: VIOLATED (-0.206 ns) Setup Check with Pin reg_op1_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.430
              Slack:=   -0.206

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193523/ZN                -      A2->ZN  F     NAND2_X2        1  0.031   0.023    0.145  
  g166074/ZN                -      A->ZN   R     INV_X4          9  0.014   0.042    0.187  
  g165107/ZN                -      A2->ZN  R     AND2_X4         1  0.030   0.040    0.227  
  FE_OCPC665_n_2162/Z       -      A->Z    R     BUF_X16        26  0.012   0.041    0.268  
  g164864/ZN                -      A->ZN   F     INV_X8          7  0.024   0.014    0.282  
  g163214/ZN                -      B1->ZN  R     OAI22_X2        1  0.009   0.034    0.316  
  g162123/ZN                -      A2->ZN  F     NOR2_X1         1  0.026   0.013    0.329  
  g161551/ZN                -      A1->ZN  R     NAND4_X1        1  0.009   0.022    0.351  
  g161421/ZN                -      A1->ZN  F     NOR2_X2         1  0.019   0.016    0.367  
  FE_RC_1868_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.009   0.035    0.401  
  g158341/ZN                -      A->ZN   F     INV_X2          1  0.025   0.009    0.410  
  FE_RC_96_0/ZN             -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.426  
  reg_op1_reg[29]/D         -      D       R     DFF_X1          1  0.012   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 43: VIOLATED (-0.206 ns) Setup Check with Pin reg_next_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.144 (P)    0.097 (P)
            Arrival:=    0.287       -0.010

              Setup:-    0.037
      Required Time:=    0.250
       Launch Clock:=   -0.010
          Data Path:+    0.466
              Slack:=   -0.206

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.026    0.387  
  FE_RC_1862_0/ZN                     -      B1->ZN  F     OAI21_X4        2  0.018   0.016    0.403  
  g170377/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.416  
  g170376/ZN                          -      A1->ZN  F     NAND2_X2        1  0.007   0.010    0.426  
  g170375/ZN                          -      A1->ZN  R     NAND3_X1        1  0.006   0.017    0.443  
  g162658/ZN                          -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.457  
  reg_next_pc_reg[28]/D               -      D       F     DFF_X1          1  0.008   0.000    0.457  
#---------------------------------------------------------------------------------------------------
Path 44: VIOLATED (-0.206 ns) Setup Check with Pin reg_op1_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.433
              Slack:=   -0.206

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g183410/ZN                -      A1->ZN  F     AND2_X4        10  0.016   0.047    0.155  
  g188030/ZN                -      A2->ZN  F     AND2_X4         3  0.017   0.037    0.192  
  FE_OCPC595_n_23021/ZN     -      A->ZN   R     INV_X4          2  0.008   0.019    0.211  
  FE_OCPC597_n_23021/ZN     -      A->ZN   F     INV_X4         11  0.012   0.020    0.232  
  g163500/ZN                -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.249  
  g162193/ZN                -      A1->ZN  F     NAND4_X1        1  0.010   0.025    0.273  
  g192648/ZN                -      A2->ZN  R     NOR2_X1         1  0.016   0.041    0.314  
  g192646/ZN                -      A2->ZN  F     NAND2_X2        1  0.024   0.021    0.335  
  g161391/ZN                -      A2->ZN  R     NOR2_X4         1  0.011   0.042    0.378  
  FE_RC_1601_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.026   0.025    0.402  
  g158324/ZN                -      A->ZN   R     INV_X2          1  0.014   0.016    0.418  
  FE_RC_1977_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.429  
  reg_op1_reg[4]/D          -      D       F     DFF_X1          1  0.006   0.000    0.429  
#-----------------------------------------------------------------------------------------
Path 45: VIOLATED (-0.206 ns) Setup Check with Pin reg_next_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.027
      Required Time:=    0.213
       Launch Clock:=   -0.010
          Data Path:+    0.429
              Slack:=   -0.206

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  FE_OCPC37401_n_12957/Z              -      A->Z    F     BUF_X2          3  0.008   0.028    0.323  
  add_1564_33_Y_add_1555_32_g1027/ZN  -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.336  
  g171630/ZN                          -      A1->ZN  R     AND2_X2         2  0.009   0.030    0.366  
  g193178/ZN                          -      A2->ZN  F     NAND2_X1        1  0.009   0.014    0.380  
  g193177/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.394  
  g193176/ZN                          -      A->ZN   F     OAI211_X1       1  0.010   0.025    0.419  
  reg_next_pc_reg[13]/D               -      D       F     DFF_X1          1  0.016   0.000    0.419  
#---------------------------------------------------------------------------------------------------
Path 46: VIOLATED (-0.206 ns) Setup Check with Pin reg_op1_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.101 (P)
            Arrival:=    0.249       -0.005

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=   -0.005
          Data Path:+    0.437
              Slack:=   -0.206

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -   -0.005  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.098    0.093  
  FE_OCPC586_n_7865/Z       -      A->Z    F     BUF_X2          2  0.020   0.035    0.127  
  g193540/ZN                -      A2->ZN  F     AND3_X4         4  0.007   0.040    0.167  
  g165106/ZN                -      A1->ZN  R     NAND2_X4        5  0.012   0.030    0.197  
  FE_OCPC629_n_2164/ZN      -      A->ZN   F     INV_X4          9  0.022   0.026    0.224  
  g164148/ZN                -      A1->ZN  R     NAND2_X2        1  0.016   0.019    0.243  
  g162117/ZN                -      A4->ZN  F     NAND4_X2        1  0.010   0.031    0.274  
  g162020/ZN                -      A2->ZN  R     NOR2_X2         1  0.016   0.032    0.306  
  g161552/ZN                -      A2->ZN  F     NAND2_X2        1  0.016   0.022    0.328  
  g161422/ZN                -      A2->ZN  R     NOR2_X4         1  0.012   0.045    0.373  
  FE_RC_1600_0/ZN           -      B1->ZN  F     OAI21_X4        1  0.028   0.019    0.393  
  FE_RC_828_0/ZN            -      B1->ZN  R     AOI21_X2        1  0.012   0.024    0.417  
  FE_RC_1865_0/ZN           -      A2->ZN  F     NAND2_X1        1  0.019   0.015    0.432  
  reg_op1_reg[30]/D         -      D       F     DFF_X1          1  0.007   0.000    0.432  
#-----------------------------------------------------------------------------------------
Path 47: VIOLATED (-0.205 ns) Setup Check with Pin reg_next_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.005
          Data Path:+    0.427
              Slack:=   -0.205

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                               -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                               -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                                     -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN                      -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN                      -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g82142__169113/ZN                                  -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g81377__183583/ZN                                  -      A->ZN   R     OAI21_X4        3  0.007   0.024    0.197  
  g81295__5953/ZN                                    -      A2->ZN  F     NAND2_X4        2  0.025   0.019    0.216  
  g45/ZN                                             -      A1->ZN  R     NAND2_X4        2  0.010   0.016    0.232  
  FE_RC_1869_0/ZN                                    -      A1->ZN  F     NAND3_X4        1  0.010   0.018    0.250  
  g188212/ZN                                         -      A1->ZN  R     NAND2_X4        3  0.011   0.017    0.266  
  g188211/ZN                                         -      A1->ZN  F     NAND2_X4        1  0.010   0.013    0.279  
  g142/ZN                                            -      A1->ZN  R     NAND2_X4        1  0.007   0.013    0.292  
  add_1564_33_Y_add_1555_32_g1045/ZN                 -      A->ZN   F     INV_X4          3  0.009   0.010    0.302  
  FE_OCPC1050_add_1564_33_Y_add_1555_32_n_723_dup/Z  -      A->Z    F     BUF_X4          2  0.005   0.025    0.327  
  g170665_dup2/ZN                                    -      A1->ZN  R     NAND2_X4        1  0.007   0.012    0.340  
  g174196/ZN                                         -      A1->ZN  F     NAND2_X2        2  0.008   0.013    0.353  
  g174195/ZN                                         -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.367  
  g174194/ZN                                         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.379  
  g174193/ZN                                         -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.394  
  g164939/ZN                                         -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.409  
  g162640/ZN                                         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.422  
  reg_next_pc_reg[11]/D                              -      D       R     DFF_X1          1  0.009   0.000    0.422  
#------------------------------------------------------------------------------------------------------------------
Path 48: VIOLATED (-0.205 ns) Setup Check with Pin reg_op1_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.431
              Slack:=   -0.205

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193523/ZN                -      A2->ZN  F     NAND2_X2        1  0.031   0.023    0.145  
  g166074/ZN                -      A->ZN   R     INV_X4          9  0.014   0.042    0.187  
  g165107/ZN                -      A2->ZN  R     AND2_X4         1  0.030   0.040    0.227  
  FE_OCPC665_n_2162/Z       -      A->Z    R     BUF_X16        26  0.012   0.041    0.268  
  g164864/ZN                -      A->ZN   F     INV_X8          7  0.024   0.014    0.282  
  g163181/ZN                -      B1->ZN  R     OAI22_X2        1  0.009   0.034    0.316  
  g162332/ZN                -      A2->ZN  F     NOR2_X1         1  0.026   0.018    0.334  
  FE_RC_1908_0/ZN           -      A3->ZN  R     NAND3_X2        1  0.011   0.026    0.360  
  g161411/ZN                -      A1->ZN  F     NOR2_X4         1  0.016   0.012    0.372  
  g158393__1309/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.402  
  g158342/ZN                -      A->ZN   F     INV_X2          1  0.021   0.012    0.413  
  FE_RC_98_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.426  
  reg_op1_reg[21]/D         -      D       R     DFF_X1          1  0.009   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 49: VIOLATED (-0.205 ns) Setup Check with Pin reg_next_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.029
      Required Time:=    0.214
       Launch Clock:=   -0.010
          Data Path:+    0.429
              Slack:=   -0.205

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.026    0.387  
  FE_RC_1095_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.403  
  FE_RC_185_0/ZN                      -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.419  
  reg_next_pc_reg[19]/D               -      D       R     DFF_X1          1  0.012   0.000    0.419  
#---------------------------------------------------------------------------------------------------
Path 50: VIOLATED (-0.205 ns) Setup Check with Pin reg_op1_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.101 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.434
              Slack:=   -0.205

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      60  0.070       -   -0.005  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.098    0.093  
  FE_OCPC586_n_7865/Z       -      A->Z    F     BUF_X2          2  0.020   0.035    0.127  
  g193540/ZN                -      A2->ZN  F     AND3_X4         4  0.007   0.040    0.167  
  g165106/ZN                -      A1->ZN  R     NAND2_X4        5  0.012   0.030    0.197  
  FE_OCPC628_n_2164/ZN      -      A->ZN   F     INV_X4          7  0.022   0.028    0.225  
  g164315/ZN                -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.244  
  FE_RC_1674_0/ZN           -      A4->ZN  F     NAND4_X1        1  0.010   0.038    0.282  
  g161945/ZN                -      A2->ZN  R     NOR2_X2         1  0.022   0.037    0.319  
  g161641/ZN                -      A2->ZN  F     NAND2_X2        1  0.019   0.020    0.339  
  g161390/ZN                -      A2->ZN  R     NOR2_X4         1  0.010   0.040    0.379  
  FE_RC_1642_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.024   0.023    0.402  
  g190917/ZN                -      A->ZN   R     INV_X1          1  0.013   0.015    0.417  
  g195331/ZN                -      A1->ZN  F     NAND2_X1        1  0.008   0.011    0.428  
  reg_op1_reg[3]/D          -      D       F     DFF_X1          1  0.006   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 51: VIOLATED (-0.204 ns) Setup Check with Pin reg_op1_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.204

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g168449/ZN                      -      A1->ZN  F     NAND2_X4        3  0.023   0.025    0.219  
  FE_OCPC612_n_89/Z               -      A->Z    F     BUF_X4          9  0.014   0.037    0.256  
  g162668/ZN                      -      C1->ZN  R     OAI222_X2       1  0.011   0.053    0.309  
  g161787/ZN                      -      A2->ZN  F     NOR2_X2         1  0.047   0.016    0.325  
  g161666/ZN                      -      A2->ZN  R     NAND2_X2        1  0.013   0.024    0.349  
  g161416/ZN                      -      A2->ZN  F     NOR2_X2         1  0.014   0.016    0.365  
  g158395__2900/ZN                -      C1->ZN  R     OAI211_X2       1  0.008   0.033    0.398  
  g158344/ZN                      -      A->ZN   F     INV_X2          1  0.024   0.011    0.409  
  FE_RC_14_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.424  
  reg_op1_reg[25]/D               -      D       R     DFF_X1          1  0.010   0.000    0.424  
#-----------------------------------------------------------------------------------------------
Path 52: VIOLATED (-0.204 ns) Setup Check with Pin reg_next_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.148 (P)    0.097 (P)
            Arrival:=    0.291       -0.010

              Setup:-    0.037
      Required Time:=    0.254
       Launch Clock:=   -0.010
          Data Path:+    0.467
              Slack:=   -0.204

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.027    0.388  
  g188226/ZN                          -      B1->ZN  F     OAI21_X4        2  0.018   0.014    0.402  
  g170362/ZN                          -      A->ZN   R     INV_X1          1  0.009   0.013    0.416  
  g170361/ZN                          -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.428  
  g170360/ZN                          -      A1->ZN  R     NAND3_X1        1  0.007   0.016    0.443  
  g162648/ZN                          -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.458  
  reg_next_pc_reg[18]/D               -      D       F     DFF_X1          1  0.008   0.000    0.458  
#---------------------------------------------------------------------------------------------------
Path 53: VIOLATED (-0.204 ns) Setup Check with Pin alu_out_q_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.425
              Slack:=   -0.204

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK      -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q       -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN      -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN              -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN             -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN             -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN             -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN      -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN      -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111/ZN             -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.296  
  g174659/ZN             -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.311  
  FE_OCPC1072_n_16602/Z  -      A->Z    F     BUF_X2          1  0.013   0.030    0.341  
  FE_RC_1931_0/ZN        -      B1->ZN  R     AOI21_X4        2  0.007   0.021    0.362  
  g161818/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.377  
  FE_RC_1956_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.392  
  FE_RC_1942_0/ZN        -      B1->ZN  F     AOI21_X1        1  0.009   0.014    0.406  
  FE_RC_992_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.421  
  alu_out_q_reg[21]/D    -      D       R     DFF_X1          1  0.009   0.000    0.421  
#--------------------------------------------------------------------------------------
Path 54: VIOLATED (-0.203 ns) Setup Check with Pin reg_op1_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.427
              Slack:=   -0.203

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  FE_RC_1183_0/ZN                 -      A2->ZN  R     AND2_X4         6  0.023   0.054    0.248  
  FE_OCPC739_n_2158/ZN            -      A->ZN   F     INV_X4          7  0.026   0.020    0.268  
  g162672/ZN                      -      C1->ZN  R     OAI222_X1       1  0.012   0.053    0.321  
  g161802/ZN                      -      A2->ZN  F     NOR2_X1         1  0.047   0.019    0.340  
  g161649/ZN                      -      A1->ZN  R     NAND2_X2        1  0.014   0.022    0.362  
  g161398/ZN                      -      A1->ZN  F     NOR2_X4         1  0.013   0.014    0.376  
  g190995/ZN                      -      B1->ZN  R     OAI21_X2        1  0.008   0.025    0.401  
  g190994/ZN                      -      A->ZN   F     INV_X1          1  0.017   0.009    0.410  
  g188205/ZN                      -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.422  
  reg_op1_reg[10]/D               -      D       R     DFF_X1          1  0.008   0.000    0.422  
#-----------------------------------------------------------------------------------------------
Path 55: VIOLATED (-0.203 ns) Setup Check with Pin reg_op1_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.203

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193522/ZN                -      A1->ZN  R     AND2_X4         9  0.031   0.065    0.188  
  g191749/ZN                -      A2->ZN  F     NAND2_X2        2  0.034   0.031    0.219  
  g191751/ZN                -      A->ZN   R     INV_X8         28  0.020   0.052    0.270  
  g191776/ZN                -      A1->ZN  F     NAND2_X1        1  0.037   0.018    0.288  
  FE_RC_2054_0/ZN           -      A4->ZN  R     NAND4_X1        1  0.013   0.029    0.318  
  g162014/ZN                -      A2->ZN  F     NOR2_X2         1  0.018   0.013    0.330  
  g161549/ZN                -      A2->ZN  R     NAND2_X2        1  0.007   0.028    0.358  
  g161418/ZN                -      A1->ZN  F     NOR2_X4         1  0.019   0.016    0.374  
  FE_RC_1616_0/ZN           -      C1->ZN  R     OAI211_X4       1  0.009   0.027    0.401  
  g158345/ZN                -      A->ZN   F     INV_X2          1  0.018   0.009    0.410  
  FE_RC_40_0/ZN             -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.424  
  reg_op1_reg[27]/D         -      D       R     DFF_X1          1  0.011   0.000    0.424  
#-----------------------------------------------------------------------------------------
Path 56: VIOLATED (-0.203 ns) Setup Check with Pin reg_next_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.144 (P)    0.097 (P)
            Arrival:=    0.287       -0.010

              Setup:-    0.037
      Required Time:=    0.251
       Launch Clock:=   -0.010
          Data Path:+    0.463
              Slack:=   -0.203

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.026    0.387  
  g188224/ZN                          -      B1->ZN  F     OAI21_X4        2  0.018   0.015    0.402  
  FE_RC_853_0/ZN                      -      A->ZN   R     INV_X2          1  0.009   0.013    0.415  
  FE_RC_852_0/ZN                      -      A1->ZN  F     NAND2_X2        1  0.007   0.010    0.426  
  g46/ZN                              -      A1->ZN  R     NAND3_X1        1  0.006   0.015    0.441  
  g162647/ZN                          -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.454  
  reg_next_pc_reg[17]/D               -      D       F     DFF_X1          1  0.008   0.000    0.454  
#---------------------------------------------------------------------------------------------------
Path 57: VIOLATED (-0.203 ns) Setup Check with Pin reg_sh_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.203

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179979/ZN               -      A1->ZN  F     NOR2_X1         1  0.034   0.016    0.275  
  g162699/ZN               -      A2->ZN  R     NOR2_X2         1  0.011   0.026    0.301  
  FE_RC_1211_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.013   0.017    0.318  
  FE_RC_1210_0/ZN          -      A1->ZN  R     NOR2_X2         1  0.009   0.024    0.342  
  g161676/ZN               -      A1->ZN  F     NAND2_X2        1  0.016   0.020    0.362  
  g174199/ZN               -      A2->ZN  R     NOR2_X4         2  0.011   0.047    0.408  
  g178593/ZN               -      B1->ZN  F     OAI21_X2        1  0.031   0.016    0.424  
  reg_sh_reg[3]/D          -      D       F     DFF_X1          1  0.010   0.000    0.424  
#----------------------------------------------------------------------------------------
Path 58: VIOLATED (-0.203 ns) Setup Check with Pin reg_op1_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.203

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193522/ZN                -      A1->ZN  R     AND2_X4         9  0.031   0.065    0.188  
  g191749/ZN                -      A2->ZN  F     NAND2_X2        2  0.034   0.031    0.219  
  g191751/ZN                -      A->ZN   R     INV_X8         28  0.020   0.054    0.273  
  g191768/ZN                -      A1->ZN  F     NAND2_X2        1  0.037   0.016    0.289  
  FE_RC_1691_0/ZN           -      A2->ZN  R     NAND4_X1        1  0.012   0.022    0.312  
  g161997/ZN                -      A2->ZN  F     NOR2_X1         1  0.015   0.015    0.327  
  g161542/ZN                -      A2->ZN  R     NAND2_X2        1  0.008   0.023    0.349  
  g161410/ZN                -      A1->ZN  F     NOR2_X4         1  0.015   0.014    0.363  
  g158390__4547/ZN          -      C1->ZN  R     OAI211_X2       1  0.007   0.033    0.396  
  g158339/ZN                -      A->ZN   F     INV_X1          1  0.024   0.013    0.409  
  FE_RC_8_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.423  
  reg_op1_reg[20]/D         -      D       R     DFF_X1          1  0.009   0.000    0.423  
#-----------------------------------------------------------------------------------------
Path 59: VIOLATED (-0.203 ns) Setup Check with Pin reg_out_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.108 (P)
            Arrival:=    0.246        0.001

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=    0.001
          Data Path:+    0.420
              Slack:=   -0.203

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK     -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q      -      CK->Q   R     DFF_X1          7  0.069   0.141    0.142  
  add_1801_23_g1386/ZN  -      A2->ZN  R     OR2_X2          3  0.045   0.036    0.178  
  g187989/ZN            -      A1->ZN  R     AND2_X2         2  0.010   0.030    0.209  
  g188021/ZN            -      A1->ZN  R     AND2_X2         2  0.009   0.036    0.245  
  add_1801_23_g1048/ZN  -      A2->ZN  F     NAND2_X2        1  0.014   0.018    0.263  
  add_1801_23_g1047/ZN  -      A1->ZN  R     NAND2_X4        8  0.010   0.021    0.284  
  add_1801_23_g1017/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.298  
  add_1801_23_g1360/ZN  -      A1->ZN  F     AND2_X2         1  0.008   0.027    0.325  
  add_1801_23_g961/ZN   -      A->ZN   R     OAI21_X2        2  0.006   0.019    0.344  
  FE_RC_1073_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.360  
  FE_RC_1072_0/ZN       -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.380  
  g82140__176265/ZN     -      A1->ZN  F     NAND2_X1        1  0.019   0.022    0.402  
  g176264/ZN            -      A1->ZN  R     NAND2_X1        1  0.017   0.018    0.421  
  reg_out_reg[27]/D     -      D       R     DFF_X1          1  0.010   0.000    0.421  
#-------------------------------------------------------------------------------------
Path 60: VIOLATED (-0.202 ns) Setup Check with Pin reg_op1_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.102 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.426
              Slack:=   -0.202

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193522/ZN                -      A1->ZN  R     AND2_X4         9  0.031   0.065    0.188  
  g191749/ZN                -      A2->ZN  F     NAND2_X2        2  0.034   0.031    0.219  
  g191751/ZN                -      A->ZN   R     INV_X8         28  0.020   0.050    0.269  
  g191755/ZN                -      B1->ZN  F     AOI22_X1        1  0.037   0.028    0.297  
  g162235/ZN                -      A2->ZN  R     NAND2_X1        1  0.017   0.025    0.322  
  g161966/ZN                -      A2->ZN  F     NOR2_X2         1  0.014   0.012    0.334  
  g161530/ZN                -      A2->ZN  R     NAND2_X2        1  0.007   0.020    0.354  
  g161396/ZN                -      A2->ZN  F     NOR2_X4         1  0.014   0.016    0.371  
  FE_RC_60_0/ZN             -      C1->ZN  R     OAI211_X2       1  0.009   0.028    0.399  
  g158329/ZN                -      A->ZN   F     INV_X1          1  0.020   0.011    0.409  
  g157770__169480/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.422  
  reg_op1_reg[9]/D          -      D       R     DFF_X1          1  0.010   0.000    0.422  
#-----------------------------------------------------------------------------------------
Path 61: VIOLATED (-0.202 ns) Setup Check with Pin reg_op1_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.425
              Slack:=   -0.202

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK        -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[17]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.108    0.103  
  FE_OCPC1343_decoded_imm_j_17/Z  -      A->Z    R     BUF_X4          5  0.014   0.033    0.136  
  g193542/ZN                      -      A1->ZN  R     AND3_X4         6  0.015   0.058    0.194  
  g165101_dup/ZN                  -      A1->ZN  R     AND2_X4        16  0.023   0.077    0.270  
  g163538/ZN                      -      A1->ZN  F     NAND2_X1        1  0.045   0.019    0.289  
  FE_RC_1643_0/ZN                 -      A4->ZN  R     NAND4_X1        1  0.014   0.031    0.320  
  g161982/ZN                      -      A2->ZN  F     NOR2_X2         1  0.019   0.014    0.334  
  g161535/ZN                      -      A2->ZN  R     NAND2_X2        1  0.008   0.021    0.354  
  g161402/ZN                      -      A1->ZN  F     NOR2_X4         1  0.013   0.014    0.368  
  FE_RC_907_0/ZN                  -      C1->ZN  R     OAI211_X2       1  0.008   0.029    0.397  
  g158335/ZN                      -      A->ZN   F     INV_X2          1  0.021   0.010    0.407  
  FE_RC_2077_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.421  
  reg_op1_reg[14]/D               -      D       R     DFF_X1          1  0.010   0.000    0.421  
#-----------------------------------------------------------------------------------------------
Path 62: VIOLATED (-0.202 ns) Setup Check with Pin reg_op1_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.426
              Slack:=   -0.202

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.127    0.122  
  g193523/ZN                -      A2->ZN  F     NAND2_X2        1  0.031   0.023    0.145  
  g166074/ZN                -      A->ZN   R     INV_X4          9  0.014   0.042    0.187  
  g165107/ZN                -      A2->ZN  R     AND2_X4         1  0.030   0.040    0.227  
  FE_OCPC665_n_2162/Z       -      A->Z    R     BUF_X16        26  0.012   0.041    0.268  
  g164864/ZN                -      A->ZN   F     INV_X8          7  0.024   0.014    0.282  
  g163156/ZN                -      B1->ZN  R     OAI22_X2        1  0.009   0.034    0.316  
  g162298/ZN                -      A2->ZN  F     NOR2_X1         1  0.026   0.014    0.330  
  FE_RC_1650_0/ZN           -      A2->ZN  R     NAND4_X1        1  0.009   0.025    0.355  
  g161405/ZN                -      A1->ZN  F     NOR2_X2         1  0.019   0.017    0.372  
  g158386__8780/ZN          -      C1->ZN  R     OAI211_X2       1  0.009   0.026    0.397  
  g158336/ZN                -      A->ZN   F     INV_X1          1  0.018   0.012    0.409  
  FE_RC_128_0/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.422  
  reg_op1_reg[17]/D         -      D       R     DFF_X1          1  0.008   0.000    0.422  
#-----------------------------------------------------------------------------------------
Path 63: VIOLATED (-0.202 ns) Setup Check with Pin reg_next_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.147 (P)    0.097 (P)
            Arrival:=    0.291       -0.010

              Setup:-    0.033
      Required Time:=    0.258
       Launch Clock:=   -0.010
          Data Path:+    0.469
              Slack:=   -0.202

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.028    0.388  
  g188227/ZN                          -      B1->ZN  F     OAI21_X2        2  0.018   0.017    0.405  
  g170975/ZN                          -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.420  
  g187632/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.433  
  g170971/ZN                          -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.459  
  reg_next_pc_reg[21]/D               -      D       R     DFF_X1          1  0.019   0.000    0.459  
#---------------------------------------------------------------------------------------------------
Path 64: VIOLATED (-0.201 ns) Setup Check with Pin reg_next_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.144 (P)    0.097 (P)
            Arrival:=    0.287       -0.010

              Setup:-    0.031
      Required Time:=    0.256
       Launch Clock:=   -0.010
          Data Path:+    0.467
              Slack:=   -0.201

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.027    0.388  
  g188229/ZN                          -      A1->ZN  F     NOR2_X2         1  0.018   0.010    0.398  
  g252/ZN                             -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.419  
  g187630/ZN                          -      A1->ZN  F     NAND3_X1        1  0.014   0.023    0.441  
  g170990/ZN                          -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.457  
  reg_next_pc_reg[24]/D               -      D       R     DFF_X1          1  0.010   0.000    0.457  
#---------------------------------------------------------------------------------------------------
Path 65: VIOLATED (-0.201 ns) Setup Check with Pin reg_op2_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.201

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.045    0.257  
  g179960/ZN               -      B1->ZN  F     OAI222_X2       1  0.034   0.040    0.298  
  FE_RC_1094_0/ZN          -      A2->ZN  R     NOR2_X2         1  0.020   0.042    0.339  
  FE_RC_1093_0/ZN          -      A1->ZN  F     NAND4_X4        1  0.024   0.039    0.378  
  g161029/ZN               -      B1->ZN  R     AOI21_X2        1  0.025   0.028    0.407  
  g159015/ZN               -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.424  
  reg_op2_reg[28]/D        -      D       F     DFF_X1          1  0.009   0.000    0.424  
#----------------------------------------------------------------------------------------
Path 66: VIOLATED (-0.201 ns) Setup Check with Pin reg_op2_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.201

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.258  
  g179971/ZN               -      A1->ZN  F     NOR2_X1         1  0.034   0.012    0.270  
  g162720/ZN               -      A2->ZN  R     NOR2_X1         1  0.010   0.044    0.315  
  FE_RC_2150_0/ZN          -      A4->ZN  F     NAND4_X2        1  0.030   0.041    0.356  
  g175295/ZN               -      A2->ZN  R     NOR2_X4         1  0.023   0.040    0.396  
  FE_RC_2036_0/ZN          -      C1->ZN  F     OAI211_X1       1  0.021   0.023    0.419  
  reg_op2_reg[8]/D         -      D       F     DFFR_X1         1  0.017   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 67: VIOLATED (-0.200 ns) Setup Check with Pin reg_op1_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.200

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[18]/Q   -      CK->Q   R     DFF_X1          5  0.066   0.135    0.131  
  g193543/ZN                -      A3->ZN  R     AND3_X4         6  0.039   0.064    0.195  
  g168534/ZN                -      A1->ZN  R     AND2_X4        16  0.023   0.067    0.262  
  g164158/ZN                -      A1->ZN  F     NAND2_X1        1  0.036   0.018    0.281  
  g162674/ZN                -      A->ZN   R     OAI221_X1       1  0.012   0.027    0.308  
  FE_RC_2072_0/ZN           -      A->ZN   F     INV_X2          1  0.043   0.016    0.324  
  FE_RC_2068_0/ZN           -      A4->ZN  R     NAND4_X4        1  0.013   0.026    0.350  
  g161400/ZN                -      A2->ZN  F     NOR2_X4         1  0.015   0.015    0.365  
  FE_RC_39_0/ZN             -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.395  
  g158332/ZN                -      A->ZN   F     INV_X2          1  0.022   0.011    0.406  
  g157764__179848/ZN        -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.419  
  reg_op1_reg[12]/D         -      D       R     DFF_X1          1  0.010   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 68: VIOLATED (-0.200 ns) Setup Check with Pin reg_next_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.026
      Required Time:=    0.220
       Launch Clock:=   -0.010
          Data Path:+    0.429
              Slack:=   -0.200

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                            -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                    -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                     -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                       -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                        -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                       -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                       -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                            -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  FE_OCPC37401_n_12957/Z                -      A->Z    F     BUF_X2          3  0.008   0.028    0.323  
  add_1564_33_Y_add_1555_32_g170129/ZN  -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.336  
  g171502/ZN                            -      A1->ZN  R     AND2_X2         1  0.009   0.030    0.366  
  add_1564_33_Y_add_1555_32_g980/ZN     -      A2->ZN  F     NAND2_X2        2  0.009   0.017    0.382  
  g170430/ZN                            -      A1->ZN  R     NAND2_X2        1  0.009   0.013    0.395  
  FE_RC_896_0/ZN                        -      A->ZN   F     OAI211_X1       1  0.007   0.025    0.420  
  reg_next_pc_reg[14]/D                 -      D       F     DFF_X1          1  0.013   0.000    0.420  
#-----------------------------------------------------------------------------------------------------
Path 69: VIOLATED (-0.200 ns) Setup Check with Pin reg_out_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.421
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN  -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN    -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  add_1801_23_g1018/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.265  
  add_1801_23_g996/ZN     -      A1->ZN  R     NAND2_X4        4  0.010   0.028    0.293  
  add_1801_23_g987/ZN     -      A->ZN   F     INV_X8         14  0.021   0.021    0.314  
  add_1801_23_g965/ZN     -      B1->ZN  R     OAI21_X2        2  0.012   0.029    0.343  
  FE_RC_1224_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.359  
  FE_RC_1223_0/ZN         -      A->ZN   R     OAI21_X1        1  0.009   0.022    0.380  
  g81968__176259/ZN       -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.398  
  g176258/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.019    0.417  
  reg_out_reg[26]/D       -      D       R     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 70: VIOLATED (-0.199 ns) Setup Check with Pin reg_next_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.010
          Data Path:+    0.426
              Slack:=   -0.199

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.026    0.387  
  g170897/ZN                          -      B1->ZN  F     AOI21_X2        1  0.018   0.014    0.401  
  g176421/ZN                          -      A1->ZN  R     NAND2_X1        1  0.008   0.016    0.417  
  reg_next_pc_reg[16]/D               -      D       R     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------------------
Path 71: VIOLATED (-0.199 ns) Setup Check with Pin reg_op2_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.199

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z       -      A->Z    F     BUF_X4          5  0.007   0.032    0.179  
  g165100/ZN               -      A2->ZN  R     NAND2_X4       16  0.011   0.063    0.241  
  g163395/ZN               -      B1->ZN  F     OAI22_X1        1  0.047   0.031    0.272  
  g162596/ZN               -      A1->ZN  R     NOR2_X2         1  0.014   0.027    0.299  
  FE_RC_1009_0/ZN          -      A4->ZN  F     NAND4_X2        1  0.017   0.034    0.333  
  g161444/ZN               -      A2->ZN  R     NOR2_X2         1  0.018   0.046    0.379  
  g185114/ZN               -      B1->ZN  F     OAI222_X1       1  0.027   0.040    0.419  
  reg_op2_reg[21]/D        -      D       F     DFF_X1          1  0.021   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 72: VIOLATED (-0.198 ns) Setup Check with Pin reg_out_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.108 (P)
            Arrival:=    0.246        0.001

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=    0.001
          Data Path:+    0.415
              Slack:=   -0.198

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK     -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q      -      CK->Q   R     DFF_X1          7  0.069   0.141    0.142  
  add_1801_23_g1386/ZN  -      A2->ZN  R     OR2_X2          3  0.045   0.036    0.178  
  g187989/ZN            -      A1->ZN  R     AND2_X2         2  0.010   0.030    0.209  
  g188021/ZN            -      A1->ZN  R     AND2_X2         2  0.009   0.036    0.245  
  add_1801_23_g1048/ZN  -      A2->ZN  F     NAND2_X2        1  0.014   0.018    0.263  
  add_1801_23_g1047/ZN  -      A1->ZN  R     NAND2_X4        8  0.010   0.022    0.285  
  add_1801_23_g1014/ZN  -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.299  
  add_1801_23_g1359/ZN  -      A1->ZN  F     AND2_X2         1  0.008   0.027    0.326  
  add_1801_23_g964/ZN   -      A->ZN   R     OAI21_X2        2  0.006   0.019    0.345  
  FE_RC_1708_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.360  
  FE_RC_1707_0/ZN       -      A->ZN   R     OAI21_X1        1  0.009   0.023    0.383  
  g82152__176277/ZN     -      A1->ZN  F     NAND2_X1        1  0.024   0.018    0.402  
  g176276/ZN            -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.416  
  reg_out_reg[29]/D     -      D       R     DFF_X1          1  0.009   0.000    0.416  
#-------------------------------------------------------------------------------------
Path 73: VIOLATED (-0.198 ns) Setup Check with Pin reg_next_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.147 (P)    0.097 (P)
            Arrival:=    0.290       -0.010

              Setup:-    0.031
      Required Time:=    0.259
       Launch Clock:=   -0.010
          Data Path:+    0.467
              Slack:=   -0.198

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                  -      A->Z    F     BUF_X16        23  0.023   0.044    0.189  
  g81856__169316/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.020    0.210  
  FE_RC_1867_0/ZN                     -      A2->ZN  F     NAND3_X2        1  0.012   0.022    0.232  
  FE_RC_926_0/ZN                      -      A1->ZN  R     NAND3_X2        1  0.011   0.018    0.249  
  FE_RC_1870_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.262  
  FE_RC_1871_0/ZN                     -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g171447/ZN                          -      A2->ZN  F     NAND2_X4        3  0.010   0.016    0.295  
  add_1564_33_Y_add_1555_32_g1029/ZN  -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.309  
  FE_RC_1853_0/ZN                     -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.326  
  FE_DBTC19_n_12917_dup/ZN            -      A->ZN   R     INV_X2          1  0.010   0.017    0.344  
  g195657/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.361  
  fopt188218/ZN                       -      A->ZN   R     INV_X8         11  0.009   0.026    0.386  
  g188228/ZN                          -      A1->ZN  F     NOR2_X2         1  0.018   0.010    0.396  
  FE_RC_1611_0/ZN                     -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.417  
  g170370/ZN                          -      A1->ZN  F     NAND3_X1        1  0.014   0.023    0.440  
  g162655/ZN                          -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.457  
  reg_next_pc_reg[25]/D               -      D       R     DFF_X1          1  0.010   0.000    0.457  
#---------------------------------------------------------------------------------------------------
Path 74: VIOLATED (-0.198 ns) Setup Check with Pin reg_op2_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.027
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.422
              Slack:=   -0.198

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.093    0.089  
  FE_OFC332_n_7857/Z       -      A->Z    F     BUF_X4          4  0.018   0.035    0.123  
  g166213/ZN               -      A2->ZN  R     NAND2_X4        3  0.008   0.024    0.147  
  FE_OFC339_n_969/ZN       -      A->ZN   F     INV_X4          5  0.015   0.016    0.162  
  g186317/ZN               -      A1->ZN  F     AND3_X4         5  0.009   0.044    0.206  
  g165297/ZN               -      A->ZN   R     INV_X16        28  0.016   0.040    0.246  
  g163288/ZN               -      A1->ZN  F     OAI22_X1        1  0.025   0.021    0.268  
  g162702/ZN               -      A1->ZN  R     NOR2_X1         1  0.011   0.030    0.298  
  FE_RC_181_0/ZN           -      A1->ZN  R     AND2_X2         1  0.021   0.038    0.336  
  FE_RC_179_0/ZN           -      A2->ZN  F     NAND2_X4        1  0.012   0.015    0.352  
  g161439/ZN               -      A2->ZN  R     NOR2_X4         1  0.007   0.044    0.395  
  FE_RC_16_0/ZN            -      C1->ZN  F     OAI211_X4       1  0.029   0.023    0.418  
  reg_op2_reg[9]/D         -      D       F     DFFR_X1         1  0.013   0.000    0.418  
#----------------------------------------------------------------------------------------
Path 75: VIOLATED (-0.198 ns) Setup Check with Pin reg_op2_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.027
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.198

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z       -      A->Z    F     BUF_X4          5  0.007   0.032    0.179  
  g165100/ZN               -      A2->ZN  R     NAND2_X4       16  0.011   0.062    0.240  
  g163356/ZN               -      B1->ZN  F     OAI22_X1        1  0.047   0.032    0.272  
  g162559/ZN               -      A2->ZN  R     NOR2_X2         1  0.015   0.029    0.302  
  g161685/ZN               -      A2->ZN  F     NAND4_X1        1  0.014   0.037    0.339  
  g161438/ZN               -      A2->ZN  R     NOR2_X2         1  0.023   0.053    0.392  
  FE_RC_63_0/ZN            -      C1->ZN  F     OAI211_X2       1  0.032   0.027    0.419  
  reg_op2_reg[24]/D        -      D       F     DFF_X1          1  0.016   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 76: VIOLATED (-0.197 ns) Setup Check with Pin reg_op2_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.033
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.414
              Slack:=   -0.197

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.093    0.089  
  FE_OFC331_n_7857/ZN      -      A->ZN   R     INV_X2          4  0.018   0.035    0.124  
  g168485/ZN               -      A2->ZN  R     AND2_X4         3  0.022   0.036    0.160  
  g195537/ZN               -      A1->ZN  R     AND2_X4         4  0.011   0.040    0.199  
  g165120/ZN               -      A1->ZN  R     AND2_X4         4  0.016   0.054    0.253  
  FE_OFC278_n_2144/ZN      -      A->ZN   F     INV_X4          5  0.027   0.018    0.271  
  g162908/ZN               -      A1->ZN  R     OAI22_X1        1  0.011   0.029    0.300  
  g193237/ZN               -      A->ZN   F     INV_X1          1  0.030   0.013    0.313  
  FE_RC_217_0/ZN           -      A2->ZN  F     AND2_X2         1  0.010   0.030    0.343  
  FE_RC_216_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.006   0.021    0.364  
  g193233/ZN               -      A2->ZN  F     NOR2_X4         2  0.016   0.017    0.381  
  FE_RC_1087_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.010   0.028    0.410  
  reg_op2_reg[4]/D         -      D       R     DFFR_X1         1  0.019   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 77: VIOLATED (-0.197 ns) Setup Check with Pin reg_op2_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.026
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.197

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.044    0.256  
  g179973/ZN               -      B1->ZN  F     OAI222_X1       1  0.034   0.041    0.297  
  g161776/ZN               -      A2->ZN  R     NOR2_X1         1  0.020   0.043    0.340  
  g161688/ZN               -      A2->ZN  F     NAND2_X2        1  0.025   0.020    0.361  
  FE_RC_127_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.011   0.036    0.396  
  g159006/ZN               -      A1->ZN  F     NAND3_X1        1  0.025   0.023    0.419  
  reg_op2_reg[19]/D        -      D       F     DFF_X1          1  0.013   0.000    0.419  
#----------------------------------------------------------------------------------------
Path 78: VIOLATED (-0.197 ns) Setup Check with Pin reg_next_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.146 (P)    0.097 (P)
            Arrival:=    0.289       -0.010

              Setup:-    0.036
      Required Time:=    0.253
       Launch Clock:=   -0.010
          Data Path:+    0.460
              Slack:=   -0.197

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.020    0.206  
  g81163__168958/ZN        -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.222  
  g171223/ZN               -      A1->ZN  R     NAND3_X4        3  0.010   0.020    0.242  
  FE_RC_931_0/ZN           -      A1->ZN  F     NAND3_X4        1  0.015   0.019    0.261  
  FE_RC_718_0/ZN           -      A1->ZN  R     NAND2_X4        3  0.011   0.020    0.281  
  FE_RC_812_0/ZN           -      A2->ZN  F     NAND2_X2        1  0.013   0.015    0.296  
  FE_RC_811_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.313  
  g174170_dup1/ZN          -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.330  
  g195817_dup1/ZN          -      A1->ZN  R     NAND2_X4        1  0.010   0.015    0.345  
  FE_RC_1875_0/ZN          -      A->ZN   F     INV_X4          2  0.009   0.011    0.356  
  g38/ZN                   -      B1->ZN  R     OAI21_X4        2  0.005   0.025    0.381  
  g171610/ZN               -      A1->ZN  F     NOR2_X2         1  0.018   0.010    0.391  
  g171609/ZN               -      A1->ZN  R     NAND2_X2        1  0.008   0.012    0.403  
  g171197/ZN               -      A1->ZN  F     NAND3_X1        1  0.008   0.017    0.419  
  g164946/ZN               -      A1->ZN  R     NAND2_X1        1  0.010   0.018    0.437  
  g161847/ZN               -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.450  
  reg_next_pc_reg[30]/D    -      D       F     DFF_X1          1  0.007   0.000    0.450  
#----------------------------------------------------------------------------------------
Path 79: VIOLATED (-0.196 ns) Setup Check with Pin reg_op2_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.419
              Slack:=   -0.196

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.041    0.253  
  g179961/ZN               -      A1->ZN  F     NOR2_X1         1  0.034   0.016    0.269  
  g162693/ZN               -      A2->ZN  R     NOR2_X2         1  0.011   0.032    0.301  
  g161683/ZN               -      A4->ZN  F     NAND4_X2        1  0.018   0.039    0.340  
  g161424/ZN               -      A2->ZN  R     NOR2_X4         1  0.022   0.050    0.390  
  FE_RC_882_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.029   0.025    0.415  
  reg_op2_reg[11]/D        -      D       F     DFFR_X1         1  0.014   0.000    0.415  
#----------------------------------------------------------------------------------------
Path 80: VIOLATED (-0.196 ns) Setup Check with Pin reg_next_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.010
          Data Path:+    0.423
              Slack:=   -0.196

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_store_reg/CK                -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                 -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                          -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z                -      A->Z    F     BUF_X16         4  0.023   0.038    0.183  
  FE_OFC40_n_13406/ZN                 -      A->ZN   R     INV_X16         7  0.009   0.015    0.199  
  g188191/ZN                          -      A1->ZN  F     NAND2_X4        2  0.008   0.016    0.214  
  g64/ZN                              -      A1->ZN  R     NAND2_X4        2  0.010   0.016    0.230  
  g188166/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.243  
  FE_RC_790_0/ZN                      -      B2->ZN  R     OAI21_X4        2  0.007   0.029    0.272  
  FE_OCPC1061_n_30675/Z               -      A->Z    R     BUF_X1          1  0.017   0.025    0.298  
  g188170/ZN                          -      A->ZN   F     INV_X1          2  0.008   0.010    0.307  
  g171522/ZN                          -      B1->ZN  R     OAI21_X1        1  0.005   0.026    0.333  
  add_1564_33_Y_add_1555_32_g1043/ZN  -      A->ZN   F     INV_X1          1  0.019   0.009    0.343  
  g187988/ZN                          -      A2->ZN  F     AND2_X2         2  0.006   0.031    0.373  
  g180216/ZN                          -      A2->ZN  R     NAND2_X2        1  0.007   0.014    0.387  
  g180215/ZN                          -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.399  
  FE_RC_906_0/ZN                      -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.413  
  reg_next_pc_reg[15]/D               -      D       R     DFF_X1          1  0.011   0.000    0.413  
#---------------------------------------------------------------------------------------------------
Path 81: VIOLATED (-0.196 ns) Setup Check with Pin reg_op2_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.418
              Slack:=   -0.196

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g165086/ZN               -      A1->ZN  F     AND2_X4         3  0.009   0.036    0.215  
  FE_OFC495_n_2197/ZN      -      A->ZN   R     INV_X4         13  0.010   0.037    0.251  
  g163322/ZN               -      A1->ZN  F     OAI22_X2        1  0.027   0.023    0.275  
  g162476/ZN               -      A1->ZN  R     NOR2_X2         1  0.013   0.025    0.299  
  g161687/ZN               -      A2->ZN  F     NAND4_X2        1  0.015   0.036    0.335  
  g161433/ZN               -      A2->ZN  R     NOR2_X4         1  0.022   0.048    0.384  
  FE_RC_855_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.028   0.030    0.414  
  reg_op2_reg[10]/D        -      D       F     DFFR_X1         1  0.017   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 82: VIOLATED (-0.195 ns) Setup Check with Pin reg_op2_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.032
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.415
              Slack:=   -0.195

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC332_n_7857/Z       -      A->Z    R     BUF_X4          4  0.022   0.033    0.125  
  g166213/ZN               -      A2->ZN  F     NAND2_X4        3  0.014   0.020    0.145  
  FE_OFC340_n_969/ZN       -      A->ZN   R     INV_X4          4  0.015   0.023    0.168  
  g165729/ZN               -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.185  
  g180160/ZN               -      A1->ZN  R     NOR2_X4        13  0.010   0.075    0.260  
  FE_RC_2174_0/ZN          -      A2->ZN  R     AND2_X2         1  0.063   0.043    0.303  
  FE_RC_1132_0/ZN          -      A1->ZN  F     NOR2_X1         1  0.010   0.009    0.312  
  FE_RC_1131_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.005   0.017    0.328  
  g162070/ZN               -      A2->ZN  F     NOR2_X1         1  0.012   0.011    0.340  
  g161484/ZN               -      A2->ZN  R     NAND2_X1        1  0.006   0.020    0.359  
  g161437/ZN               -      A2->ZN  F     NOR2_X2         1  0.013   0.017    0.377  
  FE_RC_734_0/ZN           -      C1->ZN  R     OAI211_X2       1  0.009   0.035    0.411  
  reg_op2_reg[22]/D        -      D       R     DFF_X1          1  0.025   0.000    0.411  
#----------------------------------------------------------------------------------------
Path 83: VIOLATED (-0.195 ns) Setup Check with Pin reg_op2_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.419
              Slack:=   -0.195

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g165086/ZN               -      A1->ZN  F     AND2_X4         3  0.009   0.036    0.215  
  FE_OFC495_n_2197/ZN      -      A->ZN   R     INV_X4         13  0.010   0.037    0.252  
  g163314/ZN               -      A1->ZN  F     OAI22_X1        1  0.027   0.028    0.280  
  g162498/ZN               -      A1->ZN  R     NOR2_X2         1  0.016   0.026    0.306  
  g161684/ZN               -      A1->ZN  F     NAND4_X2        1  0.015   0.032    0.338  
  g161388/ZN               -      A2->ZN  R     NOR2_X4         1  0.022   0.049    0.387  
  FE_RC_1082_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.028   0.028    0.414  
  reg_op2_reg[13]/D        -      D       F     DFFR_X1         1  0.016   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 84: VIOLATED (-0.194 ns) Setup Check with Pin alu_out_q_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.420
              Slack:=   -0.194

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN    -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN    -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111_dup/ZN       -      A1->ZN  R     NAND2_X4        1  0.011   0.016    0.295  
  g174659_dup/ZN       -      A1->ZN  F     NAND2_X4        1  0.010   0.012    0.308  
  g174658_dup/ZN       -      A1->ZN  R     NAND2_X4        2  0.012   0.018    0.325  
  g174090_dup/ZN       -      A1->ZN  F     NAND2_X4        4  0.011   0.021    0.346  
  fopt179879/ZN        -      A->ZN   R     INV_X2          2  0.012   0.015    0.362  
  g189929/ZN           -      A1->ZN  F     NOR2_X1         1  0.008   0.008    0.370  
  g170673/ZN           -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.396  
  g60/ZN               -      A1->ZN  F     NAND3_X1        1  0.018   0.019    0.416  
  alu_out_q_reg[24]/D  -      D       F     DFF_X1          1  0.011   0.000    0.416  
#------------------------------------------------------------------------------------
Path 85: VIOLATED (-0.194 ns) Setup Check with Pin reg_next_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.147 (P)    0.097 (P)
            Arrival:=    0.290       -0.010

              Setup:-    0.037
      Required Time:=    0.253
       Launch Clock:=   -0.010
          Data Path:+    0.457
              Slack:=   -0.194

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                      -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                       -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                                -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z                      -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN                   -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g170653/ZN                                -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.219  
  g170979/ZN                                -      A1->ZN  R     NAND3_X2        2  0.009   0.018    0.236  
  FE_RC_871_0/ZN                            -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.253  
  FE_RC_872_0/ZN                            -      A->ZN   R     INV_X4          2  0.009   0.017    0.271  
  g171448/ZN                                -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.284  
  g171447/ZN                                -      A1->ZN  R     NAND2_X4        3  0.007   0.016    0.300  
  add_1564_33_Y_add_1555_32_g1029/ZN        -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.313  
  FE_RC_1853_0/ZN                           -      A1->ZN  R     NAND2_X4        2  0.007   0.020    0.333  
  FE_DBTC19_n_12917/ZN                      -      A->ZN   F     INV_X8          3  0.015   0.010    0.343  
  add_1564_33_Y_add_1555_32_g195655/ZN      -      A2->ZN  R     NAND2_X4        5  0.006   0.021    0.365  
  add_1564_33_Y_add_1555_32_g169633_dup/ZN  -      A2->ZN  F     NAND2_X1        2  0.014   0.021    0.386  
  FE_RC_1967_0/ZN                           -      A2->ZN  R     NAND3_X1        1  0.012   0.019    0.406  
  g171271/ZN                                -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.419  
  g171270/ZN                                -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.433  
  g171269/ZN                                -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.447  
  reg_next_pc_reg[31]/D                     -      D       F     DFF_X1          1  0.009   0.000    0.447  
#---------------------------------------------------------------------------------------------------------
Path 86: VIOLATED (-0.194 ns) Setup Check with Pin reg_op2_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.419
              Slack:=   -0.194

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.044    0.256  
  g179962/ZN               -      B1->ZN  F     OAI222_X2       1  0.034   0.040    0.297  
  g161777/ZN               -      A2->ZN  R     NOR2_X2         1  0.020   0.033    0.330  
  g161653/ZN               -      A2->ZN  F     NAND2_X2        1  0.017   0.020    0.350  
  FE_RC_1689_0/ZN          -      B2->ZN  R     OAI21_X4        1  0.011   0.044    0.394  
  g159001/ZN               -      A1->ZN  F     NAND3_X2        1  0.027   0.022    0.415  
  reg_op2_reg[14]/D        -      D       F     DFF_X1          1  0.013   0.000    0.415  
#----------------------------------------------------------------------------------------
Path 87: VIOLATED (-0.194 ns) Setup Check with Pin reg_op2_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.194

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g172274/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.034    0.148  
  FE_OCPC605_n_13980/Z     -      A->Z    F     BUF_X8          6  0.007   0.030    0.178  
  FE_RC_195_0/ZN           -      A1->ZN  F     AND2_X4         1  0.008   0.034    0.212  
  FE_RC_196_0/ZN           -      A->ZN   R     INV_X16        29  0.010   0.047    0.259  
  g179957/ZN               -      A1->ZN  F     NOR2_X1         1  0.034   0.016    0.275  
  g162701/ZN               -      A2->ZN  R     NOR2_X2         1  0.011   0.032    0.307  
  g161679/ZN               -      A4->ZN  F     NAND4_X2        1  0.018   0.039    0.346  
  g161430/ZN               -      A2->ZN  R     NOR2_X4         1  0.022   0.044    0.389  
  FE_RC_1693_0/ZN          -      C1->ZN  F     OAI211_X1       1  0.024   0.023    0.412  
  reg_op2_reg[7]/D         -      D       F     DFFR_X1         1  0.017   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 88: VIOLATED (-0.193 ns) Setup Check with Pin reg_out_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.108 (P)
            Arrival:=    0.246        0.001

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=    0.001
          Data Path:+    0.411
              Slack:=   -0.193

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK        -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q         -      CK->Q   R     DFF_X1          7  0.069   0.141    0.142  
  add_1801_23_g1386/ZN     -      A2->ZN  R     OR2_X2          3  0.045   0.036    0.178  
  g187989/ZN               -      A1->ZN  R     AND2_X2         2  0.010   0.030    0.209  
  g188021/ZN               -      A1->ZN  R     AND2_X2         2  0.009   0.036    0.245  
  add_1801_23_g1048/ZN     -      A2->ZN  F     NAND2_X2        1  0.014   0.018    0.263  
  add_1801_23_g1047/ZN     -      A1->ZN  R     NAND2_X4        8  0.010   0.022    0.284  
  add_1801_23_g1011/ZN     -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.299  
  add_1801_23_g1358/ZN     -      A1->ZN  F     AND2_X2         2  0.008   0.028    0.327  
  add_1801_23_g960_dup/ZN  -      A->ZN   R     OAI21_X2        1  0.007   0.017    0.344  
  FE_RC_1071_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.359  
  FE_RC_1070_0/ZN          -      A->ZN   R     OAI21_X1        1  0.008   0.022    0.381  
  g82161__176283/ZN        -      A1->ZN  F     NAND2_X1        1  0.023   0.016    0.398  
  g176282/ZN               -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.412  
  reg_out_reg[30]/D        -      D       R     DFF_X1          1  0.008   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 89: VIOLATED (-0.193 ns) Setup Check with Pin reg_next_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.240       -0.005

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.005
          Data Path:+    0.410
              Slack:=   -0.193

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                        -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN         -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                       -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN                     -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                            -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                            -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  g188330/ZN                            -      A3->ZN  F     NAND4_X4        1  0.010   0.031    0.257  
  FE_RC_785_0/ZN                        -      A2->ZN  R     NAND3_X4        2  0.016   0.024    0.281  
  FE_OCPC37193_n_30832/Z                -      A->Z    R     BUF_X2          4  0.013   0.030    0.311  
  add_1564_33_Y_add_1555_32_g183999/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.017    0.328  
  g261_dup/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.343  
  FE_RC_234_0/ZN                        -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.356  
  FE_RC_233_0/ZN                        -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.375  
  g164951/ZN                            -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.392  
  g162633/ZN                            -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.405  
  reg_next_pc_reg[5]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.405  
#-----------------------------------------------------------------------------------------------------
Path 90: VIOLATED (-0.193 ns) Setup Check with Pin reg_next_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.147 (P)    0.097 (P)
            Arrival:=    0.290       -0.010

              Setup:-    0.037
      Required Time:=    0.254
       Launch Clock:=   -0.010
          Data Path:+    0.456
              Slack:=   -0.193

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                         -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z                 -      A->Z    F     BUF_X16        23  0.023   0.045    0.191  
  g170686/ZN                         -      A1->ZN  R     NAND2_X4        2  0.014   0.020    0.210  
  g171223/ZN                         -      A2->ZN  F     NAND3_X4        3  0.012   0.025    0.235  
  FE_RC_931_0/ZN                     -      A1->ZN  R     NAND3_X4        1  0.014   0.018    0.254  
  FE_RC_718_0/ZN                     -      A1->ZN  F     NAND2_X4        3  0.012   0.017    0.270  
  FE_RC_812_0/ZN                     -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.287  
  FE_RC_811_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.304  
  g174170_dup1/ZN                    -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.322  
  g195817/ZN                         -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.338  
  FE_RC_1878_0/ZN                    -      A2->ZN  R     NAND2_X2        1  0.009   0.016    0.354  
  FE_RC_1877_0/ZN                    -      A1->ZN  F     NAND2_X2        1  0.009   0.012    0.366  
  add_1564_33_Y_add_1555_32_g988/ZN  -      A->ZN   R     INV_X2          2  0.008   0.012    0.379  
  g170445/ZN                         -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.391  
  g170444/ZN                         -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.404  
  g170443/ZN                         -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.418  
  g164970/ZN                         -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.433  
  g162657/ZN                         -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.446  
  reg_next_pc_reg[27]/D              -      D       F     DFF_X1          1  0.008   0.000    0.446  
#--------------------------------------------------------------------------------------------------
Path 91: VIOLATED (-0.192 ns) Setup Check with Pin reg_out_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN  -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN    -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  add_1801_23_g1018/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.265  
  add_1801_23_g996/ZN     -      A1->ZN  R     NAND2_X4        4  0.010   0.028    0.293  
  add_1801_23_g987/ZN     -      A->ZN   F     INV_X8         14  0.021   0.022    0.314  
  add_1801_23_g966/ZN     -      B1->ZN  R     OAI21_X2        1  0.012   0.027    0.342  
  add_1801_23_g946/ZN     -      A->ZN   R     XNOR2_X1        1  0.018   0.041    0.382  
  g82141__176325/ZN       -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.397  
  g176324/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.413  
  reg_out_reg[25]/D       -      D       R     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 92: VIOLATED (-0.192 ns) Setup Check with Pin reg_op2_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.106 (P)
            Arrival:=    0.248       -0.000

              Setup:-    0.032
      Required Time:=    0.216
       Launch Clock:=   -0.000
          Data Path:+    0.409
              Slack:=   -0.192

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g164702/ZN            -      A1->ZN  F     NAND3_X4        1  0.018   0.020    0.183  
  g162949/ZN            -      A1->ZN  R     NOR2_X4         1  0.011   0.023    0.206  
  FE_RC_1718_0/ZN       -      A1->ZN  F     NAND3_X4        3  0.015   0.026    0.232  
  g173774/ZN            -      A1->ZN  R     NAND2_X4        4  0.016   0.024    0.257  
  g178585/ZN            -      A->ZN   F     INV_X4          3  0.015   0.015    0.271  
  g189200/ZN            -      A1->ZN  R     NAND2_X4        2  0.008   0.021    0.292  
  g193083/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.022    0.315  
  FE_RC_736_0/ZN        -      A->ZN   R     INV_X2          7  0.013   0.043    0.358  
  FE_RC_87_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.033   0.024    0.382  
  FE_RC_86_0/ZN         -      A->ZN   R     OAI211_X2       1  0.014   0.026    0.408  
  reg_op2_reg[27]/D     -      D       R     DFF_X1          1  0.024   0.000    0.408  
#-------------------------------------------------------------------------------------
Path 93: VIOLATED (-0.192 ns) Setup Check with Pin reg_next_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.144 (P)    0.097 (P)
            Arrival:=    0.287       -0.010

              Setup:-    0.037
      Required Time:=    0.250
       Launch Clock:=   -0.010
          Data Path:+    0.452
              Slack:=   -0.192

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_store_reg/CK                  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q                   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                            -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z                  -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN               -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g170653/ZN                            -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.219  
  g170979/ZN                            -      A1->ZN  R     NAND3_X2        2  0.009   0.018    0.236  
  FE_RC_871_0/ZN                        -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.253  
  FE_RC_872_0/ZN                        -      A->ZN   R     INV_X4          2  0.009   0.017    0.271  
  g171448/ZN                            -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.284  
  g171447/ZN                            -      A1->ZN  R     NAND2_X4        3  0.007   0.016    0.300  
  add_1564_33_Y_add_1555_32_g1029/ZN    -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.313  
  FE_RC_1853_0/ZN                       -      A1->ZN  R     NAND2_X4        2  0.007   0.020    0.333  
  FE_DBTC19_n_12917/ZN                  -      A->ZN   F     INV_X8          3  0.015   0.010    0.343  
  add_1564_33_Y_add_1555_32_g195655/ZN  -      A2->ZN  R     NAND2_X4        5  0.006   0.022    0.365  
  g170479/ZN                            -      A1->ZN  F     NAND2_X2        2  0.014   0.017    0.382  
  FE_RC_950_0/ZN                        -      A->ZN   R     INV_X2          1  0.009   0.011    0.393  
  FE_RC_948_0/ZN                        -      A2->ZN  F     NOR2_X1         1  0.005   0.008    0.401  
  g186716/ZN                            -      B1->ZN  R     OAI21_X1        1  0.004   0.027    0.428  
  g162653/ZN                            -      A1->ZN  F     NAND2_X1        1  0.020   0.014    0.442  
  reg_next_pc_reg[23]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.442  
#-----------------------------------------------------------------------------------------------------
Path 94: VIOLATED (-0.192 ns) Setup Check with Pin reg_out_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.413
              Slack:=   -0.192

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1055/ZN  -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.224  
  add_1801_23_g1035/ZN  -      A1->ZN  F     NAND3_X4        3  0.013   0.023    0.248  
  add_1801_23_g1018/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.020    0.268  
  add_1801_23_g996/ZN   -      A1->ZN  F     NAND2_X4        4  0.012   0.025    0.293  
  add_1801_23_g987/ZN   -      A->ZN   R     INV_X8         14  0.015   0.033    0.326  
  add_1801_23_g969/ZN   -      B1->ZN  F     OAI21_X2        2  0.021   0.018    0.344  
  FE_RC_1283_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.362  
  FE_RC_1282_0/ZN       -      A->ZN   F     OAI211_X1       1  0.010   0.028    0.391  
  g176270/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.409  
  reg_out_reg[28]/D     -      D       R     DFF_X1          1  0.010   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 95: VIOLATED (-0.191 ns) Setup Check with Pin reg_sh_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_sh_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.025
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.415
              Slack:=   -0.191

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z       -      A->Z    F     BUF_X4          5  0.007   0.033    0.179  
  g165125/ZN               -      A2->ZN  R     NAND2_X4        4  0.011   0.028    0.208  
  FE_OCPC1104_n_2136/Z     -      A->Z    R     BUF_X2          1  0.018   0.029    0.237  
  g162910/ZN               -      A1->ZN  F     OAI22_X1        1  0.011   0.017    0.253  
  g190963/ZN               -      A2->ZN  R     NOR2_X1         1  0.010   0.029    0.282  
  g190961/ZN               -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.302  
  g193235/ZN               -      A1->ZN  R     NOR2_X2         1  0.010   0.023    0.325  
  FE_RC_216_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.015   0.025    0.349  
  g193233/ZN               -      A2->ZN  R     NOR2_X4         2  0.015   0.045    0.394  
  g178595/ZN               -      B1->ZN  F     OAI21_X1        1  0.027   0.017    0.411  
  reg_sh_reg[4]/D          -      D       F     DFF_X1          1  0.010   0.000    0.411  
#----------------------------------------------------------------------------------------
Path 96: VIOLATED (-0.191 ns) Setup Check with Pin reg_next_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.148 (P)    0.102 (P)
            Arrival:=    0.291       -0.005

              Setup:-    0.037
      Required Time:=    0.254
       Launch Clock:=   -0.005
          Data Path:+    0.450
              Slack:=   -0.191

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                      -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN       -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  FE_OCPC566_FE_OFN26_n_7881/ZN       -      A->ZN   F     INV_X8          2  0.028   0.011    0.158  
  g188163/ZN                          -      A1->ZN  R     NAND2_X4        2  0.008   0.017    0.175  
  g188161_dup/ZN                      -      A2->ZN  F     NAND2_X4        1  0.012   0.017    0.193  
  g81293__188164/ZN                   -      A1->ZN  R     NAND2_X4        2  0.008   0.018    0.210  
  FE_RC_720_0/ZN                      -      A1->ZN  F     NAND3_X4        2  0.013   0.019    0.229  
  g171564/ZN                          -      A2->ZN  R     NAND2_X4        2  0.012   0.022    0.252  
  g171453/ZN                          -      A->ZN   F     INV_X4          1  0.013   0.008    0.260  
  g188211/ZN                          -      A2->ZN  R     NAND2_X4        1  0.005   0.015    0.275  
  g142/ZN                             -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.287  
  add_1564_33_Y_add_1555_32_g1045/ZN  -      A->ZN   R     INV_X4          3  0.006   0.015    0.302  
  g43_195652/ZN                       -      A1->ZN  F     NAND2_X4        2  0.009   0.018    0.320  
  g171421_dup/ZN                      -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.340  
  g195656/ZN                          -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.356  
  g170723/ZN                          -      A1->ZN  R     NAND2_X1        2  0.008   0.018    0.375  
  g170722/ZN                          -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.388  
  g174633/ZN                          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.402  
  g174632/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.417  
  g164944/ZN                          -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.432  
  g162652/ZN                          -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.445  
  reg_next_pc_reg[22]/D               -      D       F     DFF_X1          1  0.008   0.000    0.445  
#---------------------------------------------------------------------------------------------------
Path 97: VIOLATED (-0.190 ns) Setup Check with Pin reg_op2_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.190

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g165086/ZN               -      A1->ZN  F     AND2_X4         3  0.009   0.036    0.215  
  FE_OFC495_n_2197/ZN      -      A->ZN   R     INV_X4         13  0.010   0.037    0.252  
  g163342/ZN               -      A1->ZN  F     OAI22_X2        1  0.027   0.027    0.279  
  g162469/ZN               -      A1->ZN  R     NOR2_X4         1  0.015   0.025    0.304  
  FE_RC_1034_0/ZN          -      A2->ZN  F     NAND4_X2        1  0.015   0.038    0.342  
  g161432/ZN               -      A2->ZN  R     NOR2_X4         1  0.023   0.036    0.378  
  g185139/ZN               -      B1->ZN  F     OAI222_X1       1  0.017   0.033    0.412  
  reg_op2_reg[25]/D        -      D       F     DFF_X1          1  0.019   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 98: VIOLATED (-0.190 ns) Setup Check with Pin alu_out_q_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK     -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q      -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN     -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN             -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN            -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN        -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN            -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN            -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN     -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN     -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  FE_OCPC589_n_11155/Z  -      A->Z    F     BUF_X4          3  0.011   0.027    0.306  
  g174371/ZN            -      B1->ZN  R     AOI21_X2        2  0.006   0.033    0.338  
  g81298__5266/ZN       -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.356  
  g81229__6877/ZN       -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.377  
  g81198__180510/ZN     -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.392  
  g180509/ZN            -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.408  
  alu_out_q_reg[18]/D   -      D       R     DFF_X1          1  0.012   0.000    0.408  
#-------------------------------------------------------------------------------------
Path 99: VIOLATED (-0.190 ns) Setup Check with Pin reg_next_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.241       -0.005

              Setup:-    0.029
      Required Time:=    0.211
       Launch Clock:=   -0.005
          Data Path:+    0.406
              Slack:=   -0.190

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                        -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN         -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                       -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN                     -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                            -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                            -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  g188330/ZN                            -      A3->ZN  F     NAND4_X4        1  0.010   0.031    0.257  
  FE_RC_785_0/ZN                        -      A2->ZN  R     NAND3_X4        2  0.016   0.024    0.281  
  FE_OCPC37193_n_30832/Z                -      A->Z    R     BUF_X2          4  0.013   0.030    0.311  
  add_1564_33_Y_add_1555_32_g184000/ZN  -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.329  
  g196/ZN                               -      A->ZN   R     INV_X1          1  0.010   0.013    0.343  
  g186491/ZN                            -      A1->ZN  F     NAND2_X1        1  0.007   0.013    0.355  
  g188/ZN                               -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.371  
  g166474/ZN                            -      A->ZN   F     INV_X1          1  0.012   0.011    0.382  
  FE_RC_1893_0/ZN                       -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.401  
  reg_next_pc_reg[7]/D                  -      D       R     DFF_X1          1  0.013   0.000    0.401  
#-----------------------------------------------------------------------------------------------------
Path 100: VIOLATED (-0.190 ns) Setup Check with Pin reg_out_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.414
              Slack:=   -0.190

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1055/ZN  -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.224  
  add_1801_23_g1035/ZN  -      A1->ZN  F     NAND3_X4        3  0.013   0.023    0.248  
  add_1801_23_g1018/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.020    0.268  
  add_1801_23_g996/ZN   -      A1->ZN  F     NAND2_X4        4  0.012   0.025    0.293  
  add_1801_23_g987/ZN   -      A->ZN   R     INV_X8         14  0.015   0.034    0.327  
  add_1801_23_g978/ZN   -      B1->ZN  F     OAI21_X2        2  0.021   0.017    0.344  
  FE_RC_1299_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.361  
  FE_RC_1298_0/ZN       -      A->ZN   F     OAI211_X1       1  0.010   0.031    0.392  
  g176288/ZN            -      A1->ZN  R     NAND2_X1        1  0.020   0.018    0.410  
  reg_out_reg[20]/D     -      D       R     DFF_X1          1  0.010   0.000    0.410  
#-------------------------------------------------------------------------------------
Path 101: VIOLATED (-0.189 ns) Setup Check with Pin reg_op2_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.026
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.189

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g165086/ZN               -      A1->ZN  F     AND2_X4         3  0.009   0.036    0.215  
  FE_OFC495_n_2197/ZN      -      A->ZN   R     INV_X4         13  0.010   0.037    0.252  
  g162822/ZN               -      A1->ZN  F     OAI22_X1        1  0.027   0.029    0.281  
  g162582/ZN               -      A1->ZN  R     NOR2_X2         1  0.017   0.035    0.316  
  FE_RC_1189_0/ZN          -      A3->ZN  F     NAND4_X4        1  0.023   0.034    0.350  
  g161443/ZN               -      A2->ZN  R     NOR2_X4         1  0.017   0.042    0.391  
  FE_RC_50_0/ZN            -      C1->ZN  F     OAI211_X1       1  0.024   0.022    0.413  
  reg_op2_reg[30]/D        -      D       F     DFF_X1          1  0.013   0.000    0.413  
#----------------------------------------------------------------------------------------
Path 102: VIOLATED (-0.189 ns) Setup Check with Pin reg_next_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.148 (P)    0.097 (P)
            Arrival:=    0.291       -0.010

              Setup:-    0.036
      Required Time:=    0.254
       Launch Clock:=   -0.010
          Data Path:+    0.453
              Slack:=   -0.189

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN             -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OFC38_n_13406/Z     -      A->Z    F     BUF_X16        23  0.023   0.045    0.191  
  g170686/ZN             -      A1->ZN  R     NAND2_X4        2  0.014   0.020    0.210  
  g171223/ZN             -      A2->ZN  F     NAND3_X4        3  0.012   0.025    0.235  
  FE_RC_931_0/ZN         -      A1->ZN  R     NAND3_X4        1  0.014   0.018    0.254  
  FE_RC_718_0/ZN         -      A1->ZN  F     NAND2_X4        3  0.012   0.017    0.270  
  FE_RC_812_0/ZN         -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.287  
  FE_RC_811_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.304  
  g174170_dup1/ZN        -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.322  
  g195817/ZN             -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.338  
  FE_RC_2180_0/ZN        -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.355  
  FE_RC_2179_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.009   0.012    0.367  
  g170851/ZN             -      A->ZN   R     INV_X2          2  0.007   0.012    0.379  
  g66/ZN                 -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.391  
  g170449/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.404  
  g170448/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.417  
  g183422/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.431  
  g161846/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.443  
  reg_next_pc_reg[29]/D  -      D       F     DFF_X1          1  0.007   0.000    0.443  
#--------------------------------------------------------------------------------------
Path 103: VIOLATED (-0.189 ns) Setup Check with Pin reg_op1_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.189

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[19]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g193523/ZN                -      A2->ZN  R     NAND2_X2        1  0.016   0.025    0.133  
  g166074/ZN                -      A->ZN   F     INV_X4          9  0.014   0.023    0.157  
  g165107/ZN                -      A2->ZN  F     AND2_X4         1  0.013   0.034    0.191  
  FE_OCPC665_n_2162/Z       -      A->Z    F     BUF_X16        26  0.007   0.036    0.227  
  g163832/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.243  
  FE_RC_2094_0/ZN           -      A2->ZN  F     NAND2_X1        1  0.010   0.018    0.262  
  FE_RC_2092_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.010   0.029    0.291  
  FE_RC_2091_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.307  
  FE_RC_2082_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.335  
  FE_RC_2081_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.015   0.034    0.368  
  FE_RC_1987_0/ZN           -      B1->ZN  R     AOI21_X4        1  0.022   0.030    0.398  
  FE_RC_1620_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.413  
  reg_op1_reg[24]/D         -      D       F     DFF_X1          1  0.009   0.000    0.413  
#-----------------------------------------------------------------------------------------
Path 104: VIOLATED (-0.188 ns) Setup Check with Pin alu_out_q_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.188

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.070   0.104    0.100  
  g82567__180006/ZN    -      A2->ZN  F     OR2_X4          2  0.023   0.054    0.154  
  g81922/ZN            -      A->ZN   R     INV_X4          3  0.009   0.019    0.173  
  g190233/ZN           -      B1->ZN  F     AOI21_X4        1  0.011   0.015    0.187  
  FE_RC_921_0/ZN       -      A2->ZN  R     NAND2_X4        2  0.010   0.020    0.207  
  g180017/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.220  
  g180016/ZN           -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.239  
  FE_OFC186_n_22247/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.270  
  g171613/ZN           -      A1->ZN  F     NAND2_X4        1  0.013   0.013    0.283  
  g180492/ZN           -      A1->ZN  R     NAND2_X4        3  0.008   0.019    0.302  
  g180494_dup/ZN       -      B1->ZN  F     AOI21_X4        2  0.014   0.014    0.316  
  FE_RC_1053_0/ZN      -      A2->ZN  R     NAND2_X1        1  0.013   0.019    0.335  
  FE_RC_1052_0/ZN      -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.348  
  FE_RC_2013_0/ZN      -      C2->ZN  R     OAI211_X1       1  0.007   0.034    0.382  
  g161208/ZN           -      A->ZN   F     INV_X1          1  0.022   0.011    0.393  
  g161028/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.407  
  alu_out_q_reg[15]/D  -      D       R     DFF_X1          1  0.009   0.000    0.407  
#------------------------------------------------------------------------------------
Path 105: VIOLATED (-0.188 ns) Setup Check with Pin reg_out_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.188

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1055/ZN  -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.224  
  add_1801_23_g1035/ZN  -      A1->ZN  F     NAND3_X4        3  0.013   0.023    0.248  
  add_1801_23_g1018/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.020    0.268  
  add_1801_23_g996/ZN   -      A1->ZN  F     NAND2_X4        4  0.012   0.025    0.293  
  add_1801_23_g987/ZN   -      A->ZN   R     INV_X8         14  0.015   0.034    0.327  
  add_1801_23_g962/ZN   -      B1->ZN  F     OAI21_X2        2  0.021   0.018    0.345  
  FE_RC_1206_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.012   0.019    0.363  
  FE_RC_1205_0/ZN       -      A->ZN   F     OAI211_X1       1  0.010   0.028    0.391  
  g176300/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.018    0.409  
  reg_out_reg[23]/D     -      D       R     DFF_X1          1  0.009   0.000    0.409  
#-------------------------------------------------------------------------------------
Path 106: VIOLATED (-0.188 ns) Setup Check with Pin reg_out_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[17]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.008
          Data Path:+    0.413
              Slack:=   -0.188

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[17]/CK     -      CK      R     (arrival)      56  0.066       -   -0.008  
  reg_pc_reg[17]/Q      -      CK->Q   F     DFF_X1          5  0.066   0.117    0.110  
  add_1801_23_g1377/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.049    0.159  
  g173531/ZN            -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.178  
  g173530/ZN            -      A1->ZN  F     NAND2_X2        3  0.013   0.017    0.195  
  add_1801_23_g1093/ZN  -      A2->ZN  R     NAND2_X1        1  0.009   0.021    0.215  
  add_1801_23_g1080/ZN  -      A1->ZN  F     NAND2_X2        3  0.013   0.022    0.237  
  add_1801_23_g1048/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.258  
  add_1801_23_g1047/ZN  -      A1->ZN  F     NAND2_X4        8  0.013   0.020    0.277  
  add_1801_23_g1016/ZN  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.294  
  add_1801_23_g1361/ZN  -      A1->ZN  R     AND2_X2         1  0.010   0.030    0.324  
  add_1801_23_g968/ZN   -      A2->ZN  F     NAND2_X2        2  0.009   0.016    0.340  
  FE_RC_1192_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.009   0.018    0.357  
  FE_RC_1191_0/ZN       -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.384  
  g161845/ZN            -      A1->ZN  R     NAND2_X1        1  0.015   0.021    0.405  
  reg_out_reg[31]/D     -      D       R     DFF_X1          1  0.012   0.000    0.405  
#-------------------------------------------------------------------------------------
Path 107: VIOLATED (-0.188 ns) Setup Check with Pin reg_out_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.188

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1055/ZN  -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.224  
  add_1801_23_g1035/ZN  -      A1->ZN  F     NAND3_X4        3  0.013   0.023    0.248  
  add_1801_23_g1018/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.020    0.268  
  add_1801_23_g996/ZN   -      A1->ZN  F     NAND2_X4        4  0.012   0.025    0.293  
  add_1801_23_g987/ZN   -      A->ZN   R     INV_X8         14  0.015   0.034    0.327  
  add_1801_23_g979/ZN   -      B1->ZN  F     OAI21_X4        2  0.021   0.015    0.342  
  FE_RC_368_0/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.034    0.377  
  g82178__176313/ZN     -      A1->ZN  F     NAND2_X1        1  0.025   0.016    0.393  
  g176312/ZN            -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.408  
  reg_out_reg[24]/D     -      D       R     DFF_X1          1  0.008   0.000    0.408  
#-------------------------------------------------------------------------------------
Path 108: VIOLATED (-0.188 ns) Setup Check with Pin alu_out_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.188

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.245  
  FE_OFC186_n_22247/Z  -      A->Z    F     BUF_X4          4  0.012   0.031    0.276  
  g171613/ZN           -      A1->ZN  R     NAND2_X4        1  0.008   0.013    0.290  
  g180492/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.306  
  g171617/ZN           -      B1->ZN  R     AOI21_X1        1  0.010   0.026    0.333  
  g235/ZN              -      B1->ZN  F     AOI21_X1        1  0.022   0.018    0.351  
  g161636/ZN           -      A->ZN   R     OAI21_X1        1  0.013   0.022    0.373  
  g161587/ZN           -      A->ZN   F     INV_X1          1  0.019   0.010    0.383  
  g161425/ZN           -      A2->ZN  R     NAND2_X1        1  0.007   0.022    0.406  
  alu_out_q_reg[13]/D  -      D       R     DFF_X1          1  0.015   0.000    0.406  
#------------------------------------------------------------------------------------
Path 109: VIOLATED (-0.187 ns) Setup Check with Pin reg_next_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.410
              Slack:=   -0.187

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN                  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  FE_OCPC566_FE_OFN26_n_7881/ZN                  -      A->ZN   F     INV_X8          2  0.028   0.011    0.158  
  g188163/ZN                                     -      A1->ZN  R     NAND2_X4        2  0.008   0.017    0.175  
  g188161_dup/ZN                                 -      A2->ZN  F     NAND2_X4        1  0.012   0.017    0.193  
  g81293__188164/ZN                              -      A1->ZN  R     NAND2_X4        2  0.008   0.018    0.210  
  FE_RC_720_0/ZN                                 -      A1->ZN  F     NAND3_X4        2  0.013   0.019    0.229  
  g171564/ZN                                     -      A2->ZN  R     NAND2_X4        2  0.012   0.022    0.252  
  g171453/ZN                                     -      A->ZN   F     INV_X4          1  0.013   0.008    0.260  
  g188211/ZN                                     -      A2->ZN  R     NAND2_X4        1  0.005   0.015    0.275  
  g142/ZN                                        -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.287  
  add_1564_33_Y_add_1555_32_g1045/ZN             -      A->ZN   R     INV_X4          3  0.006   0.015    0.302  
  FE_OCPC1050_add_1564_33_Y_add_1555_32_n_723/Z  -      A->Z    R     BUF_X2          1  0.009   0.026    0.328  
  g170665_dup1/ZN                                -      A1->ZN  F     NAND2_X4        3  0.010   0.017    0.345  
  FE_RC_2019_0/ZN                                -      A2->ZN  R     NAND2_X2        1  0.010   0.018    0.362  
  FE_RC_2018_0/ZN                                -      A->ZN   F     OAI211_X2       1  0.010   0.027    0.389  
  g162637/ZN                                     -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.405  
  reg_next_pc_reg[8]/D                           -      D       R     DFF_X1          1  0.009   0.000    0.405  
#--------------------------------------------------------------------------------------------------------------
Path 110: VIOLATED (-0.186 ns) Setup Check with Pin reg_op2_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.106 (P)
            Arrival:=    0.246       -0.000

              Setup:-    0.034
      Required Time:=    0.212
       Launch Clock:=   -0.000
          Data Path:+    0.399
              Slack:=   -0.186

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g164702/ZN            -      A1->ZN  F     NAND3_X4        1  0.018   0.020    0.183  
  g162949/ZN            -      A1->ZN  R     NOR2_X4         1  0.011   0.023    0.206  
  FE_RC_1718_0/ZN       -      A1->ZN  F     NAND3_X4        3  0.015   0.026    0.232  
  g173774/ZN            -      A1->ZN  R     NAND2_X4        4  0.016   0.024    0.257  
  g178585/ZN            -      A->ZN   F     INV_X4          3  0.015   0.015    0.271  
  g189200/ZN            -      A1->ZN  R     NAND2_X4        2  0.008   0.021    0.292  
  g193083/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.315  
  FE_OCPC710_n_35825/Z  -      A->Z    F     BUF_X8          3  0.013   0.031    0.345  
  FE_RC_1229_0/ZN       -      B1->ZN  R     OAI21_X2        1  0.007   0.022    0.367  
  g193073/ZN            -      A->ZN   F     INV_X1          1  0.015   0.012    0.379  
  g193072/ZN            -      A->ZN   R     OAI21_X2        1  0.007   0.020    0.399  
  reg_op2_reg[2]/D      -      D       R     DFFR_X1         1  0.020   0.000    0.399  
#-------------------------------------------------------------------------------------
Path 111: VIOLATED (-0.186 ns) Setup Check with Pin reg_out_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.186

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN  -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN    -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  add_1801_23_g1018/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.265  
  add_1801_23_g996/ZN     -      A1->ZN  R     NAND2_X4        4  0.010   0.028    0.293  
  add_1801_23_g987/ZN     -      A->ZN   F     INV_X8         14  0.021   0.019    0.311  
  add_1801_23_g963/ZN     -      B1->ZN  R     OAI21_X2        1  0.012   0.026    0.337  
  add_1801_23_g953/ZN     -      A->ZN   R     XNOR2_X1        1  0.016   0.040    0.378  
  g166325/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.017    0.395  
  g161844/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.408  
  reg_out_reg[18]/D       -      D       R     DFF_X1          1  0.008   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 112: VIOLATED (-0.186 ns) Setup Check with Pin reg_op2_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.186

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.093    0.089  
  FE_OFC331_n_7857/ZN      -      A->ZN   R     INV_X2          4  0.018   0.035    0.124  
  g168485/ZN               -      A2->ZN  R     AND2_X4         3  0.022   0.036    0.160  
  g195537/ZN               -      A1->ZN  R     AND2_X4         4  0.011   0.040    0.199  
  g165120/ZN               -      A1->ZN  R     AND2_X4         4  0.016   0.056    0.255  
  FE_OFC279_n_2144/ZN      -      A->ZN   F     INV_X8         13  0.027   0.023    0.278  
  g163333/ZN               -      A1->ZN  R     OAI22_X1        1  0.014   0.043    0.321  
  g162536/ZN               -      A1->ZN  F     NOR2_X2         1  0.043   0.012    0.333  
  FE_RC_81_0/ZN            -      A2->ZN  R     NAND4_X2        1  0.012   0.026    0.359  
  g161445/ZN               -      A2->ZN  F     NOR2_X4         1  0.019   0.017    0.376  
  FE_RC_2060_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.009   0.029    0.405  
  reg_op2_reg[20]/D        -      D       R     DFF_X2          1  0.021   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 113: VIOLATED (-0.186 ns) Setup Check with Pin reg_op2_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.186

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z       -      A->Z    F     BUF_X4          5  0.007   0.032    0.179  
  g165100/ZN               -      A2->ZN  R     NAND2_X4       16  0.011   0.062    0.240  
  g163326/ZN               -      B1->ZN  F     OAI22_X1        1  0.047   0.034    0.275  
  g162526/ZN               -      A1->ZN  R     NOR2_X2         1  0.016   0.034    0.308  
  g161698/ZN               -      A3->ZN  F     NAND4_X4        1  0.022   0.036    0.344  
  FE_RC_1024_0/ZN          -      B2->ZN  R     OAI21_X4        1  0.018   0.042    0.387  
  g159005/ZN               -      A1->ZN  F     NAND3_X1        1  0.024   0.021    0.408  
  reg_op2_reg[18]/D        -      D       F     DFF_X1          1  0.012   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 114: VIOLATED (-0.186 ns) Setup Check with Pin reg_next_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.148 (P)    0.102 (P)
            Arrival:=    0.291       -0.005

              Setup:-    0.031
      Required Time:=    0.261
       Launch Clock:=   -0.005
          Data Path:+    0.451
              Slack:=   -0.186

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                     -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  g188330/ZN                     -      A3->ZN  F     NAND4_X4        1  0.010   0.031    0.257  
  FE_RC_785_0/ZN                 -      A2->ZN  R     NAND3_X4        2  0.016   0.024    0.281  
  FE_RC_714_0/ZN                 -      A1->ZN  F     NAND2_X4        3  0.013   0.018    0.299  
  FE_OCPC37085_n_11949_dup/Z     -      A->Z    F     BUF_X4          2  0.010   0.028    0.327  
  g170665_dup1/ZN                -      A2->ZN  R     NAND2_X4        3  0.007   0.021    0.347  
  FE_RC_2020_0/ZN                -      A->ZN   F     INV_X4          5  0.013   0.013    0.361  
  g174646/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.027    0.387  
  FE_RC_1896_0/ZN                -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.403  
  FE_RC_1895_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.008   0.016    0.419  
  g164963/ZN                     -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.433  
  g162641/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.446  
  reg_next_pc_reg[12]/D          -      D       R     DFF_X1          1  0.009   0.000    0.446  
#----------------------------------------------------------------------------------------------
Path 115: VIOLATED (-0.185 ns) Setup Check with Pin alu_out_q_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.002
          Data Path:+    0.406
              Slack:=   -0.185

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[9]/CK      -      CK      R     (arrival)      61  0.067       -   -0.002  
  reg_op2_reg[9]/Q       -      CK->Q   R     DFFR_X1         3  0.067   0.135    0.133  
  g82188__168926/ZN      -      A1->ZN  F     NAND2_X2        2  0.027   0.018    0.151  
  g169751/ZN             -      A->ZN   R     INV_X2          1  0.011   0.014    0.165  
  g171695/ZN             -      A->ZN   F     AOI21_X2        2  0.007   0.012    0.177  
  g81537__169749/ZN      -      B1->ZN  R     OAI21_X2        1  0.008   0.034    0.211  
  g171510/ZN             -      B1->ZN  F     AOI21_X4        2  0.026   0.019    0.230  
  g171511/ZN             -      A1->ZN  R     NOR2_X4         1  0.011   0.024    0.254  
  g81427__170145/ZN      -      A1->ZN  F     NOR2_X4         1  0.015   0.010    0.264  
  g171846/ZN             -      A2->ZN  R     NAND2_X4        3  0.007   0.023    0.287  
  FE_OCPC1046_n_12295/Z  -      A->Z    R     BUF_X2          4  0.015   0.034    0.321  
  g170944/ZN             -      B1->ZN  F     AOI21_X2        2  0.016   0.016    0.337  
  g188095/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.364  
  g81196__4547/ZN        -      A1->ZN  F     NAND2_X1        1  0.019   0.020    0.384  
  FE_RC_1007_0/ZN        -      A2->ZN  R     NAND2_X2        1  0.011   0.020    0.404  
  alu_out_q_reg[17]/D    -      D       R     DFF_X1          1  0.011   0.000    0.404  
#--------------------------------------------------------------------------------------
Path 116: VIOLATED (-0.185 ns) Setup Check with Pin reg_out_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.185

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1055/ZN  -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.224  
  add_1801_23_g1035/ZN  -      A1->ZN  F     NAND3_X4        3  0.013   0.023    0.248  
  add_1801_23_g1018/ZN  -      A1->ZN  R     NAND2_X2        1  0.014   0.020    0.268  
  add_1801_23_g996/ZN   -      A1->ZN  F     NAND2_X4        4  0.012   0.025    0.293  
  add_1801_23_g987/ZN   -      A->ZN   R     INV_X8         14  0.015   0.034    0.327  
  add_1801_23_g959/ZN   -      B1->ZN  F     OAI21_X2        2  0.021   0.019    0.346  
  FE_RC_1313_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.012   0.023    0.369  
  FE_RC_2190_0/ZN       -      A2->ZN  F     NAND3_X2        1  0.014   0.021    0.390  
  g176294/ZN            -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.406  
  reg_out_reg[22]/D     -      D       R     DFF_X1          1  0.008   0.000    0.406  
#-------------------------------------------------------------------------------------
Path 117: VIOLATED (-0.184 ns) Setup Check with Pin alu_out_q_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.407
              Slack:=   -0.184

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK     -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q      -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN     -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN             -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN            -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN        -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN            -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN            -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN     -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN     -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  FE_OCPC589_n_11155/Z  -      A->Z    F     BUF_X4          3  0.011   0.027    0.306  
  g174371/ZN            -      B1->ZN  R     AOI21_X2        2  0.006   0.033    0.338  
  g227/ZN               -      A->ZN   F     INV_X2          3  0.029   0.014    0.353  
  g81309__5795/ZN       -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.368  
  g81222__4296/ZN       -      B1->ZN  F     AOI21_X1        1  0.010   0.014    0.382  
  FE_RC_1041_0/ZN       -      A4->ZN  R     NAND4_X1        1  0.007   0.021    0.403  
  alu_out_q_reg[19]/D   -      D       R     DFF_X1          1  0.014   0.000    0.403  
#-------------------------------------------------------------------------------------
Path 118: VIOLATED (-0.184 ns) Setup Check with Pin reg_op2_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.027
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.184

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g165086/ZN               -      A1->ZN  F     AND2_X4         3  0.009   0.036    0.215  
  FE_OFC495_n_2197/ZN      -      A->ZN   R     INV_X4         13  0.010   0.037    0.252  
  g163350/ZN               -      A1->ZN  F     OAI22_X1        1  0.027   0.027    0.279  
  g162552/ZN               -      A1->ZN  R     NOR2_X2         1  0.015   0.038    0.317  
  FE_RC_1731_0/ZN          -      A1->ZN  F     NAND4_X4        1  0.026   0.031    0.348  
  g161436/ZN               -      A2->ZN  R     NOR2_X4         1  0.018   0.034    0.382  
  FE_RC_1684_0/ZN          -      C1->ZN  F     OAI221_X1       1  0.016   0.024    0.406  
  reg_op2_reg[23]/D        -      D       F     DFF_X1          1  0.016   0.000    0.406  
#----------------------------------------------------------------------------------------
Path 119: VIOLATED (-0.184 ns) Setup Check with Pin reg_op2_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.184

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK   -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN   -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN       -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN                -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z        -      A->Z    F     BUF_X4          5  0.007   0.033    0.179  
  g165125/ZN                -      A2->ZN  R     NAND2_X4        4  0.011   0.028    0.208  
  FE_OCPC1104_n_2136_dup/Z  -      A->Z    R     BUF_X4          4  0.018   0.030    0.238  
  g162821/ZN                -      B1->ZN  F     OAI22_X2        1  0.012   0.020    0.258  
  g162495/ZN                -      A2->ZN  R     NOR2_X2         1  0.011   0.032    0.290  
  FE_RC_1130_0/ZN           -      A2->ZN  R     AND2_X2         1  0.018   0.032    0.323  
  FE_RC_1129_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.008   0.019    0.341  
  g175222/ZN                -      A1->ZN  R     NOR2_X2         1  0.013   0.037    0.378  
  FE_RC_1662_0/ZN           -      C1->ZN  F     OAI211_X1       1  0.025   0.023    0.400  
  reg_op2_reg[12]/D         -      D       F     DFFR_X1         1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------
Path 120: VIOLATED (-0.183 ns) Setup Check with Pin reg_out_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.408
              Slack:=   -0.183

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN  -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN    -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  add_1801_23_g1018/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.265  
  add_1801_23_g996/ZN     -      A1->ZN  R     NAND2_X4        4  0.010   0.028    0.293  
  add_1801_23_g987/ZN     -      A->ZN   F     INV_X8         14  0.021   0.022    0.315  
  add_1801_23_g967/ZN     -      B1->ZN  R     OAI21_X4        2  0.012   0.023    0.338  
  FE_RC_343_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.352  
  FE_RC_342_0/ZN          -      A->ZN   R     OAI21_X1        1  0.008   0.021    0.373  
  g82172__176307/ZN       -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.389  
  g176306/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.404  
  reg_out_reg[21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 121: VIOLATED (-0.183 ns) Setup Check with Pin reg_op2_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.026
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.408
              Slack:=   -0.183

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  g195537/ZN               -      A1->ZN  F     AND2_X4         4  0.007   0.032    0.179  
  g188838/ZN               -      A1->ZN  R     NAND2_X4        6  0.009   0.032    0.211  
  FE_OCPC1105_n_31368/Z    -      A->Z    R     BUF_X2          4  0.025   0.037    0.248  
  g163388/ZN               -      A1->ZN  F     OAI22_X1        1  0.016   0.022    0.269  
  g162162/ZN               -      A1->ZN  R     NOR2_X2         1  0.013   0.030    0.299  
  g161696/ZN               -      A3->ZN  F     NAND4_X2        1  0.020   0.036    0.335  
  g161386/ZN               -      A2->ZN  R     NOR2_X2         1  0.020   0.045    0.380  
  FE_RC_1027_0/ZN          -      C1->ZN  F     OAI211_X1       1  0.026   0.023    0.403  
  reg_op2_reg[31]/D        -      D       F     DFF_X1          1  0.013   0.000    0.403  
#----------------------------------------------------------------------------------------
Path 122: VIOLATED (-0.182 ns) Setup Check with Pin reg_op2_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=   -0.000
          Data Path:+    0.402
              Slack:=   -0.182

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g164702/ZN            -      A1->ZN  F     NAND3_X4        1  0.018   0.020    0.183  
  g162949/ZN            -      A1->ZN  R     NOR2_X4         1  0.011   0.023    0.206  
  FE_RC_1718_0/ZN       -      A1->ZN  F     NAND3_X4        3  0.015   0.026    0.232  
  g173774/ZN            -      A1->ZN  R     NAND2_X4        4  0.016   0.024    0.257  
  g178585/ZN            -      A->ZN   F     INV_X4          3  0.015   0.015    0.271  
  g189200/ZN            -      A1->ZN  R     NAND2_X4        2  0.008   0.021    0.292  
  g193083/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.315  
  FE_OCPC712_n_35825/Z  -      A->Z    F     BUF_X2          5  0.013   0.036    0.352  
  FE_RC_2184_0/ZN       -      A->ZN   R     INV_X2          2  0.010   0.019    0.371  
  FE_RC_2158_0/ZN       -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.382  
  FE_RC_2157_0/ZN       -      A->ZN   R     OAI211_X1       1  0.006   0.019    0.401  
  reg_op2_reg[29]/D     -      D       R     DFF_X1          1  0.019   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 123: VIOLATED (-0.181 ns) Setup Check with Pin reg_op2_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.250       -0.000

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.000
          Data Path:+    0.401
              Slack:=   -0.181

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g164702/ZN            -      A1->ZN  F     NAND3_X4        1  0.018   0.020    0.183  
  g162949/ZN            -      A1->ZN  R     NOR2_X4         1  0.011   0.023    0.206  
  FE_RC_1718_0/ZN       -      A1->ZN  F     NAND3_X4        3  0.015   0.026    0.232  
  g173774/ZN            -      A1->ZN  R     NAND2_X4        4  0.016   0.024    0.257  
  g178585/ZN            -      A->ZN   F     INV_X4          3  0.015   0.015    0.271  
  g189200/ZN            -      A1->ZN  R     NAND2_X4        2  0.008   0.021    0.292  
  g193083/ZN            -      A1->ZN  F     NAND2_X4        4  0.015   0.023    0.315  
  FE_OCPC712_n_35825/Z  -      A->Z    F     BUF_X2          5  0.013   0.036    0.352  
  FE_RC_2184_0/ZN       -      A->ZN   R     INV_X2          2  0.010   0.019    0.371  
  FE_RC_2183_0/ZN       -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.382  
  FE_RC_2182_0/ZN       -      A->ZN   R     OAI211_X1       1  0.006   0.019    0.401  
  reg_op2_reg[26]/D     -      D       R     DFF_X1          1  0.019   0.000    0.401  
#-------------------------------------------------------------------------------------
Path 124: VIOLATED (-0.181 ns) Setup Check with Pin reg_op1_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.181

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   F     DFF_X1          4  0.066   0.112    0.108  
  g183410/ZN                -      A1->ZN  F     AND2_X4        10  0.016   0.047    0.154  
  g165499/ZN                -      A2->ZN  R     NAND2_X2        4  0.017   0.037    0.192  
  FE_OFC475_n_1896/Z        -      A->Z    R     BUF_X4          9  0.024   0.044    0.236  
  FE_RC_1981_0/ZN           -      B1->ZN  F     OAI222_X1       1  0.023   0.038    0.273  
  g161810/ZN                -      A2->ZN  R     NOR2_X1         1  0.020   0.044    0.318  
  g161639/ZN                -      A1->ZN  F     NAND2_X2        1  0.026   0.022    0.339  
  g161387/ZN                -      A2->ZN  R     NOR2_X4         1  0.012   0.047    0.386  
  FE_RC_2026_0/ZN           -      B1->ZN  F     OAI21_X2        1  0.030   0.016    0.402  
  reg_op1_reg[1]/D          -      D       F     DFF_X1          1  0.010   0.000    0.402  
#-----------------------------------------------------------------------------------------
Path 125: VIOLATED (-0.181 ns) Setup Check with Pin reg_next_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.148 (P)    0.102 (P)
            Arrival:=    0.291       -0.005

              Setup:-    0.037
      Required Time:=    0.254
       Launch Clock:=   -0.005
          Data Path:+    0.440
              Slack:=   -0.181

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                     -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  g188330/ZN                     -      A3->ZN  F     NAND4_X4        1  0.010   0.031    0.257  
  FE_RC_785_0/ZN                 -      A2->ZN  R     NAND3_X4        2  0.016   0.024    0.281  
  FE_RC_714_0/ZN                 -      A1->ZN  F     NAND2_X4        3  0.013   0.018    0.299  
  FE_OCPC37085_n_11949_dup/Z     -      A->Z    F     BUF_X4          2  0.010   0.028    0.327  
  g170665_dup1/ZN                -      A2->ZN  R     NAND2_X4        3  0.007   0.021    0.347  
  FE_RC_2020_0/ZN                -      A->ZN   F     INV_X4          5  0.013   0.014    0.361  
  g211/ZN                        -      C1->ZN  R     OAI211_X1       1  0.007   0.029    0.391  
  g208/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.408  
  g164961/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.423  
  g162639/ZN                     -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.435  
  reg_next_pc_reg[10]/D          -      D       F     DFF_X1          1  0.008   0.000    0.435  
#----------------------------------------------------------------------------------------------
Path 126: VIOLATED (-0.180 ns) Setup Check with Pin alu_out_q_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.180

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK     -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q      -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN     -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN             -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN            -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN        -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN            -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN            -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.245  
  g81439__180020/ZN     -      A1->ZN  R     NAND2_X4        1  0.012   0.015    0.261  
  g81428__170112/ZN     -      A1->ZN  F     NAND2_X4        3  0.009   0.018    0.279  
  g170111/ZN            -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.296  
  g174659/ZN            -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.311  
  FE_DBTC23_n_16602/ZN  -      A->ZN   R     INV_X1          2  0.013   0.020    0.331  
  g162914/ZN            -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.345  
  g161930/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.365  
  g161426/ZN            -      B1->ZN  F     AOI21_X1        1  0.019   0.017    0.382  
  g161212/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.397  
  alu_out_q_reg[20]/D   -      D       R     DFF_X1          1  0.010   0.000    0.397  
#-------------------------------------------------------------------------------------
Path 127: VIOLATED (-0.179 ns) Setup Check with Pin reg_next_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.147 (P)    0.102 (P)
            Arrival:=    0.290       -0.005

              Setup:-    0.031
      Required Time:=    0.260
       Launch Clock:=   -0.005
          Data Path:+    0.443
              Slack:=   -0.179

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                     -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  g188330/ZN                     -      A3->ZN  F     NAND4_X4        1  0.010   0.031    0.257  
  FE_RC_785_0/ZN                 -      A2->ZN  R     NAND3_X4        2  0.016   0.024    0.281  
  FE_RC_714_0/ZN                 -      A1->ZN  F     NAND2_X4        3  0.013   0.018    0.299  
  FE_OCPC37085_n_11949_dup/Z     -      A->Z    F     BUF_X4          2  0.010   0.028    0.327  
  g170665_dup1/ZN                -      A2->ZN  R     NAND2_X4        3  0.007   0.021    0.347  
  FE_RC_2020_0/ZN                -      A->ZN   F     INV_X4          5  0.013   0.014    0.361  
  FE_RC_941_0/ZN                 -      B1->ZN  R     OAI21_X4        2  0.007   0.024    0.385  
  FE_RC_1971_0/ZN                -      A->ZN   F     INV_X2          1  0.016   0.007    0.392  
  FE_RC_1970_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.405  
  g170397/ZN                     -      A1->ZN  F     NAND3_X1        1  0.009   0.019    0.423  
  g162638/ZN                     -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.438  
  reg_next_pc_reg[9]/D           -      D       R     DFF_X1          1  0.009   0.000    0.438  
#----------------------------------------------------------------------------------------------
Path 128: VIOLATED (-0.178 ns) Setup Check with Pin reg_op2_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.026
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.178

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      62  0.070       -   -0.004  
  decoded_imm_j_reg[1]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.095    0.091  
  FE_OFC331_n_7857/ZN      -      A->ZN   F     INV_X2          4  0.022   0.023    0.114  
  g168485/ZN               -      A2->ZN  F     AND2_X4         3  0.012   0.032    0.147  
  FE_OCPC1406_n_51/Z       -      A->Z    F     BUF_X4          5  0.007   0.033    0.179  
  g192318/ZN               -      A2->ZN  F     AND2_X4        11  0.011   0.042    0.221  
  g163984/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.020    0.241  
  FE_RC_2215_0/ZN          -      A2->ZN  R     AND2_X2         1  0.012   0.031    0.272  
  FE_RC_2214_0/ZN          -      A2->ZN  F     NAND3_X2        1  0.009   0.021    0.294  
  g161790/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.028    0.322  
  g161686/ZN               -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.342  
  g161152/ZN               -      B2->ZN  R     OAI21_X4        1  0.011   0.035    0.377  
  g159004/ZN               -      A1->ZN  F     NAND3_X1        1  0.020   0.023    0.400  
  reg_op2_reg[17]/D        -      D       F     DFF_X1          1  0.013   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 129: VIOLATED (-0.177 ns) Setup Check with Pin reg_next_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.240       -0.005

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.177

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                        -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN         -      A->ZN   R     INV_X16        21  0.011   0.038    0.148  
  FE_OCPC565_FE_OFN26_n_7881/ZN         -      A->ZN   F     INV_X16         4  0.028   0.010    0.158  
  g171030/ZN                            -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.172  
  g171028/ZN                            -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.189  
  g171456/ZN                            -      A2->ZN  R     NAND2_X4        3  0.009   0.020    0.210  
  g188326/ZN                            -      A1->ZN  F     NAND3_X4        2  0.012   0.019    0.229  
  g188330/ZN                            -      A2->ZN  R     NAND4_X4        1  0.011   0.022    0.250  
  FE_RC_785_0/ZN                        -      A2->ZN  F     NAND3_X4        2  0.015   0.024    0.274  
  FE_OCPC37193_n_30832/Z                -      A->Z    F     BUF_X2          4  0.012   0.032    0.306  
  add_1564_33_Y_add_1555_32_g179705/ZN  -      A1->ZN  R     NAND2_X1        2  0.008   0.018    0.324  
  FE_RC_2202_0/ZN                       -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.338  
  FE_RC_1263_0/ZN                       -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.354  
  FE_RC_2168_0/ZN                       -      A2->ZN  F     NAND3_X1        1  0.010   0.021    0.375  
  g162635/ZN                            -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.389  
  reg_next_pc_reg[6]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.389  
#-----------------------------------------------------------------------------------------------------
Path 130: VIOLATED (-0.176 ns) Setup Check with Pin reg_out_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.176

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN  -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN    -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN    -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN    -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  add_1801_23_g1018/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.265  
  add_1801_23_g996/ZN     -      A1->ZN  R     NAND2_X4        4  0.010   0.028    0.293  
  add_1801_23_g987/ZN     -      A->ZN   F     INV_X8         14  0.021   0.019    0.311  
  add_1801_23_g980/ZN     -      B1->ZN  R     OAI21_X4        2  0.012   0.024    0.335  
  FE_RC_329_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.349  
  FE_RC_328_0/ZN          -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.369  
  g166314/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.385  
  g161843/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.398  
  reg_out_reg[17]/D       -      D       R     DFF_X1          1  0.008   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 131: VIOLATED (-0.176 ns) Setup Check with Pin alu_out_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.176

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.245  
  FE_OFC186_n_22247/Z  -      A->Z    F     BUF_X4          4  0.012   0.031    0.276  
  g171613/ZN           -      A1->ZN  R     NAND2_X4        1  0.008   0.013    0.290  
  g180492/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.306  
  g180494_dup/ZN       -      B1->ZN  R     AOI21_X4        2  0.010   0.023    0.330  
  g189905/ZN           -      B1->ZN  F     OAI21_X1        1  0.020   0.017    0.347  
  g161817/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.363  
  g161442/ZN           -      A->ZN   F     OAI211_X1       1  0.011   0.032    0.395  
  alu_out_q_reg[14]/D  -      D       F     DFF_X1          1  0.020   0.000    0.395  
#------------------------------------------------------------------------------------
Path 132: VIOLATED (-0.176 ns) Setup Check with Pin reg_op1_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.176

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  decoded_imm_j_reg[16]/Q   -      CK->Q   R     DFF_X1          4  0.066   0.126    0.122  
  g183410/ZN                -      A1->ZN  R     AND2_X4        10  0.031   0.068    0.189  
  g188030/ZN                -      A2->ZN  R     AND2_X4         3  0.035   0.043    0.232  
  FE_OCPC595_n_23021/ZN     -      A->ZN   F     INV_X4          2  0.013   0.013    0.245  
  FE_OCPC597_n_23021/ZN     -      A->ZN   R     INV_X4         11  0.007   0.033    0.278  
  g162877/ZN                -      A1->ZN  F     AOI22_X1        1  0.025   0.019    0.297  
  g162164/ZN                -      A1->ZN  F     AND2_X1         1  0.014   0.034    0.331  
  g161638/ZN                -      A2->ZN  R     NAND3_X2        1  0.008   0.022    0.354  
  g161385/ZN                -      A2->ZN  F     NOR2_X4         1  0.016   0.016    0.369  
  FE_RC_2049_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.008   0.023    0.392  
  reg_op1_reg[0]/D          -      D       R     DFF_X1          1  0.016   0.000    0.392  
#-----------------------------------------------------------------------------------------
Path 133: VIOLATED (-0.175 ns) Setup Check with Pin reg_sh_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.007
          Data Path:+    0.398
              Slack:=   -0.175

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      60  0.070       -   -0.007  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          2  0.070   0.115    0.108  
  g194278/ZN               -      A1->ZN  R     AND2_X2         4  0.020   0.054    0.161  
  g186318/ZN               -      A1->ZN  R     AND2_X4         2  0.025   0.039    0.200  
  g165087/ZN               -      A1->ZN  F     NAND2_X4        3  0.012   0.021    0.221  
  FE_OFC127_n_2195/Z       -      A->Z    F     BUF_X4          7  0.012   0.032    0.253  
  g163257/ZN               -      B1->ZN  R     OAI22_X1        1  0.008   0.044    0.297  
  g162428/ZN               -      A1->ZN  F     NOR2_X1         1  0.036   0.011    0.308  
  g162030/ZN               -      A1->ZN  F     AND2_X2         1  0.010   0.031    0.340  
  g161680/ZN               -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.354  
  g85/ZN                   -      A2->ZN  F     NOR2_X4         2  0.010   0.012    0.367  
  g178590/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.391  
  reg_sh_reg[2]/D          -      D       R     DFF_X1          1  0.018   0.000    0.391  
#----------------------------------------------------------------------------------------
Path 134: VIOLATED (-0.174 ns) Setup Check with Pin reg_out_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.174

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1206_n_17429/Z            -      A->Z    R     BUF_X2          4  0.011   0.033    0.197  
  g82016__5953/ZN                  -      A1->ZN  F     NAND2_X1        2  0.017   0.020    0.217  
  FE_RC_1310_0/ZN                  -      A->ZN   R     INV_X1          1  0.011   0.017    0.234  
  FE_RC_1309_0/ZN                  -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.251  
  FE_RC_1308_0/ZN                  -      A2->ZN  R     NAND2_X4        2  0.009   0.025    0.276  
  FE_RC_1218_0/ZN                  -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.294  
  FE_RC_1174_0/ZN                  -      A2->ZN  R     NAND2_X2        1  0.010   0.021    0.315  
  FE_RC_1173_0_dup/ZN              -      A1->ZN  F     NAND2_X4       15  0.013   0.032    0.346  
  g162718/ZN                       -      A1->ZN  F     AND2_X2         1  0.021   0.035    0.382  
  g161842/ZN                       -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.396  
  reg_out_reg[19]/D                -      D       R     DFF_X1          1  0.008   0.000    0.396  
#------------------------------------------------------------------------------------------------
Path 135: VIOLATED (-0.174 ns) Setup Check with Pin cpuregs_reg[25][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.026
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.174

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1291_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.292  
  FE_RC_1287_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.020    0.312  
  g165472_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.033    0.345  
  FE_OFC489_n_21611/Z     -      A->Z    R     BUF_X4          8  0.027   0.037    0.382  
  g159295/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.397  
  cpuregs_reg[25][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 136: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[27][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.025    0.379  
  g159373/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[27][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 137: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[31][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.024
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159467/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[31][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 138: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[2][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.031    0.363  
  g172602/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.384  
  FE_RC_1320_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.397  
  cpuregs_reg[2][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 139: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[29][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC489_n_21611/Z     -      A->Z    F     BUF_X4          8  0.011   0.033    0.368  
  g158896__7118/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[29][18]/D   -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 140: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[28][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.034    0.362  
  g193939/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.380  
  g177501/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.394  
  cpuregs_reg[28][23]/D   -      D       R     DFF_X1          1  0.008   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 141: VIOLATED (-0.173 ns) Setup Check with Pin cpuregs_reg[30][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.173

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.034    0.362  
  g178569/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.379  
  FE_RC_1769_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.394  
  cpuregs_reg[30][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 142: VIOLATED (-0.173 ns) Setup Check with Pin reg_out_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.395
              Slack:=   -0.173

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK            -      CK      R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_reg[11]/Q             -      CK->Q   R     DFF_X2          5  0.070   0.144    0.139  
  add_1801_23_g175448/ZN            -      A2->ZN  R     OR2_X2          3  0.022   0.035    0.174  
  g175447/ZN                        -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.191  
  g174475/ZN                        -      A->ZN   R     INV_X4          2  0.009   0.015    0.206  
  add_1801_23_g1120/ZN              -      A2->ZN  F     NAND2_X4        3  0.009   0.015    0.222  
  FE_OCPC37129_add_1801_23_n_802/Z  -      A->Z    F     BUF_X2          2  0.008   0.026    0.247  
  add_1801_23_g1105/ZN              -      A->ZN   R     INV_X1          2  0.006   0.012    0.259  
  add_1801_23_g1096/ZN              -      A1->ZN  R     AND2_X1         1  0.007   0.030    0.289  
  add_1801_23_g1019/ZN              -      A2->ZN  F     NAND2_X1        1  0.009   0.017    0.306  
  add_1801_23_g995/ZN               -      A2->ZN  R     NAND2_X2        1  0.010   0.018    0.325  
  add_1801_23_g975/ZN               -      A->ZN   R     XNOR2_X2        1  0.010   0.035    0.360  
  g82170__8757/ZN                   -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.376  
  g81409__173893/ZN                 -      A1->ZN  R     NAND3_X1        1  0.010   0.015    0.391  
  reg_out_reg[15]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 143: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[26][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.034    0.362  
  g178567/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.379  
  FE_RC_1767_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.394  
  cpuregs_reg[26][23]/D   -      D       R     DFF_X1          1  0.008   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 144: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[28][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.029    0.364  
  g195421/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.380  
  g195420/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.394  
  cpuregs_reg[28][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 145: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[1][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.380  
  g194098/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.395  
  cpuregs_reg[1][27]/D    -      D       F     DFF_X1          1  0.010   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 146: VIOLATED (-0.172 ns) Setup Check with Pin reg_next_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.241       -0.005

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.172

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.038    0.148  
  FE_OCPC565_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16         4  0.028   0.010    0.158  
  g171030/ZN                     -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.172  
  g171028/ZN                     -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.189  
  g171456/ZN                     -      A2->ZN  R     NAND2_X4        3  0.009   0.020    0.210  
  g188326/ZN                     -      A1->ZN  F     NAND3_X4        2  0.012   0.019    0.229  
  g188330/ZN                     -      A2->ZN  R     NAND4_X4        1  0.011   0.022    0.250  
  FE_RC_785_0/ZN                 -      A2->ZN  F     NAND3_X4        2  0.015   0.024    0.274  
  FE_OCPC37193_n_30832/Z         -      A->Z    F     BUF_X2          4  0.012   0.032    0.306  
  g195509/Z                      -      A->Z    F     XOR2_X1         1  0.008   0.049    0.355  
  g162632/ZN                     -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.382  
  reg_next_pc_reg[4]/D           -      D       R     DFF_X1          1  0.018   0.000    0.382  
#----------------------------------------------------------------------------------------------
Path 147: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[26][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.171

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.023    0.360  
  g160853/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.373  
  FE_RC_410_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.387  
  cpuregs_reg[26][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 148: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[24][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.028
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.036    0.363  
  g177246/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.380  
  g177245/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.395  
  cpuregs_reg[24][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 149: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[23][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.029
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.032    0.337  
  FE_OFC235_n_21659_dup/Z     -      A->Z    F     BUF_X4          1  0.019   0.028    0.366  
  g159248/ZN                  -      B1->ZN  R     OAI21_X2        1  0.005   0.020    0.385  
  cpuregs_reg[23][22]/D       -      D       R     DFF_X1          1  0.014   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 150: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[28][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.023
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  g165489_dup/ZN              -      B1->ZN  R     AOI21_X4        5  0.014   0.052    0.347  
  FE_OFC234_n_21659/ZN        -      A->ZN   F     INV_X8         12  0.042   0.016    0.363  
  g193992/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.379  
  g176688/ZN                  -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.391  
  cpuregs_reg[28][22]/D       -      D       F     DFF_X1          1  0.007   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 151: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[22][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  g165489_dup/ZN              -      B1->ZN  R     AOI21_X4        5  0.014   0.052    0.347  
  FE_OFC234_n_21659/ZN        -      A->ZN   F     INV_X8         12  0.042   0.016    0.363  
  g160769/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.380  
  FE_RC_317_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.392  
  cpuregs_reg[22][22]/D       -      D       F     DFF_X1          1  0.007   0.000    0.392  
#-------------------------------------------------------------------------------------------
Path 152: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[24][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.034    0.360  
  g176952/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.376  
  g176951/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.389  
  cpuregs_reg[24][29]/D       -      D       R     DFF_X1          1  0.008   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 153: VIOLATED (-0.170 ns) Setup Check with Pin cpuregs_reg[30][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.170

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.033    0.359  
  g160951/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.375  
  FE_RC_555_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.389  
  cpuregs_reg[30][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 154: VIOLATED (-0.170 ns) Setup Check with Pin reg_out_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.392
              Slack:=   -0.170

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_reg[11]/Q            -      CK->Q   R     DFF_X2          5  0.070   0.144    0.139  
  add_1801_23_g175448/ZN           -      A2->ZN  R     OR2_X2          3  0.022   0.035    0.174  
  g175447/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.191  
  g174475/ZN                       -      A->ZN   R     INV_X4          2  0.009   0.015    0.206  
  g174473/ZN                       -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.223  
  add_1801_23_g1079/ZN             -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.240  
  FE_OCPC1251_add_1801_23_n_739/Z  -      A->Z    R     BUF_X4          4  0.011   0.022    0.262  
  add_1801_23_g1050/ZN             -      A1->ZN  F     NAND2_X1        1  0.007   0.011    0.273  
  add_1801_23_g175453/ZN           -      A1->ZN  F     AND2_X1         1  0.006   0.027    0.300  
  add_1801_23_g175452/ZN           -      A1->ZN  R     NAND2_X1        2  0.006   0.018    0.317  
  FE_RC_570_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.331  
  FE_RC_569_0/ZN                   -      A->ZN   R     OAI21_X1        1  0.007   0.022    0.353  
  g81966__5795/ZN                  -      A1->ZN  F     NAND2_X1        1  0.023   0.019    0.372  
  g81425__173899/ZN                -      A1->ZN  R     NAND3_X1        1  0.011   0.016    0.388  
  reg_out_reg[13]/D                -      D       R     DFF_X1          1  0.011   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 155: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[26][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.028    0.363  
  g160847/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.379  
  FE_RC_542_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.392  
  cpuregs_reg[26][18]/D   -      D       R     DFF_X1          1  0.008   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 156: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[16][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  g165489_dup/ZN              -      B1->ZN  R     AOI21_X4        5  0.014   0.052    0.347  
  FE_OFC234_n_21659/ZN        -      A->ZN   F     INV_X8         12  0.042   0.016    0.364  
  g181915/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.380  
  FE_RC_298_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.392  
  cpuregs_reg[16][22]/D       -      D       F     DFF_X1          1  0.006   0.000    0.392  
#-------------------------------------------------------------------------------------------
Path 157: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[30][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.027    0.363  
  g160935/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.379  
  FE_RC_540_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.392  
  cpuregs_reg[30][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 158: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[22][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.358  
  g178555/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_514_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[22][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 159: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[27][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159371/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.388  
  cpuregs_reg[27][25]/D       -      D       R     DFF_X1          1  0.017   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 160: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[25][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.016    0.364  
  g159302/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.389  
  cpuregs_reg[25][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 161: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[21][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.049    0.372  
  g159556/ZN                  -      B1->ZN  F     OAI21_X1        1  0.043   0.018    0.391  
  cpuregs_reg[21][22]/D       -      D       F     DFF_X1          1  0.014   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 162: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[27][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.026
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.049    0.371  
  g159367/ZN                  -      B1->ZN  F     OAI21_X2        1  0.043   0.016    0.387  
  cpuregs_reg[27][22]/D       -      D       F     DFF_X1          1  0.013   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 163: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[31][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.026
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.169

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.049    0.372  
  g159462/ZN                  -      B1->ZN  F     OAI21_X2        1  0.043   0.016    0.387  
  cpuregs_reg[31][22]/D       -      D       F     DFF_X1          1  0.013   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 164: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[27][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.017    0.364  
  g159372/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.391  
  cpuregs_reg[27][26]/D   -      D       R     DFF_X1          1  0.019   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 165: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[28][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.005

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.005
          Data Path:+    0.395
              Slack:=   -0.169

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.032    0.359  
  g195428/ZN                     -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.376  
  g195427/ZN                     -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.390  
  cpuregs_reg[28][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.390  
#----------------------------------------------------------------------------------------------
Path 166: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[25][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.243       -0.004

              Setup:-    0.026
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.018    0.352  
  FE_OCPC1550_n_14805/ZN      -      A->ZN   R     INV_X2          1  0.012   0.020    0.372  
  g159314/ZN                  -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.386  
  cpuregs_reg[25][31]/D       -      D       F     DFF_X1          1  0.013   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 167: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[28][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.033    0.359  
  g193994/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.374  
  g176711/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.388  
  cpuregs_reg[28][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 168: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[26][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.032    0.358  
  g160864/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_553_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.388  
  cpuregs_reg[26][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 169: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[31][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.243       -0.004

              Setup:-    0.024
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.021    0.375  
  FE_RC_2216_0/ZN             -      B1->ZN  F     OAI21_X2        1  0.013   0.013    0.388  
  cpuregs_reg[31][31]/D       -      D       F     DFF_X1          1  0.008   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 170: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[16][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.365  
  g184157/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.387  
  cpuregs_reg[16][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 171: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[25][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159305/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.387  
  cpuregs_reg[25][25]/D       -      D       R     DFF_X1          1  0.017   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 172: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[20][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.023    0.361  
  g182717/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.374  
  FE_RC_311_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.387  
  cpuregs_reg[20][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 173: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[24][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.023    0.360  
  g176659/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.374  
  g176658/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.387  
  cpuregs_reg[24][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 174: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[30][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.023    0.360  
  g160941/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.373  
  FE_RC_315_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.387  
  cpuregs_reg[30][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 175: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[23][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.168

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.038    0.364  
  g159255/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.386  
  cpuregs_reg[23][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 176: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[26][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.395
              Slack:=   -0.167

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.031    0.359  
  g195042/ZN                     -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.375  
  FE_RC_294_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.390  
  cpuregs_reg[26][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.390  
#----------------------------------------------------------------------------------------------
Path 177: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[25][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.252       -0.004

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.016    0.363  
  g159307/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.389  
  cpuregs_reg[25][26]/D   -      D       R     DFF_X1          1  0.018   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 178: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[25][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.038    0.364  
  g159310/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.385  
  cpuregs_reg[25][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 179: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[29][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.037    0.363  
  g159435/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.385  
  cpuregs_reg[29][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 180: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[15][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.026
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  FE_RC_1237_0/ZN             -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.390  
  cpuregs_reg[15][31]/D       -      D       F     DFF_X1          1  0.012   0.000    0.390  
#-------------------------------------------------------------------------------------------
Path 181: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[26][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.027    0.356  
  g178561/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.372  
  FE_RC_480_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.386  
  cpuregs_reg[26][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 182: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[31][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.017    0.364  
  g159466/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.389  
  cpuregs_reg[31][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 183: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[1][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  g195129/ZN                  -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.390  
  cpuregs_reg[1][31]/D        -      D       F     DFF_X1          1  0.010   0.000    0.390  
#-------------------------------------------------------------------------------------------
Path 184: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[27][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.031
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.167

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.027    0.344  
  FE_OCPC1551_n_14805/ZN      -      A->ZN   F     INV_X4          4  0.015   0.012    0.356  
  g159377/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.026    0.382  
  cpuregs_reg[27][31]/D       -      D       R     DFF_X1          1  0.019   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 185: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[29][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.017    0.364  
  g158882__1857/ZN        -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.389  
  cpuregs_reg[29][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 186: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[28][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.027    0.356  
  g195414/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.372  
  g195413/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.386  
  cpuregs_reg[28][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 187: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[30][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.166

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.031    0.359  
  g195038/ZN                     -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.376  
  FE_RC_290_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.389  
  cpuregs_reg[30][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.389  
#----------------------------------------------------------------------------------------------
Path 188: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[31][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.037    0.363  
  g159469/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.384  
  cpuregs_reg[31][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 189: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[30][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.027    0.357  
  g178560/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.372  
  FE_RC_516_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.386  
  cpuregs_reg[30][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 190: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[27][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.036    0.362  
  g159375/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.384  
  cpuregs_reg[27][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 191: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[17][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.166

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.375  
  g159166/ZN                  -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.389  
  cpuregs_reg[17][31]/D       -      D       F     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 192: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[17][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.165

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.032    0.362  
  g159156/ZN                  -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.383  
  cpuregs_reg[17][21]/D       -      D       R     DFF_X1          1  0.013   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 193: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[23][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.165

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.032    0.362  
  g159247/ZN                  -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.383  
  cpuregs_reg[23][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 194: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[25][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.165

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.032    0.361  
  g159299/ZN                  -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.383  
  cpuregs_reg[25][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 195: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[29][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.165

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.032    0.361  
  g158890__2683/ZN            -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.382  
  cpuregs_reg[29][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 196: VIOLATED (-0.165 ns) Setup Check with Pin alu_out_q_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.165

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[9]/CK      -      CK      R     (arrival)      61  0.067       -   -0.002  
  reg_op2_reg[9]/Q       -      CK->Q   F     DFFR_X1         3  0.067   0.114    0.111  
  g82188__168926/ZN      -      A1->ZN  R     NAND2_X2        2  0.014   0.019    0.130  
  g169751/ZN             -      A->ZN   F     INV_X2          1  0.011   0.008    0.138  
  g171695/ZN             -      A->ZN   R     AOI21_X2        2  0.004   0.039    0.177  
  g81537__169749/ZN      -      B1->ZN  F     OAI21_X2        1  0.024   0.021    0.199  
  g171510/ZN             -      B1->ZN  R     AOI21_X4        2  0.014   0.031    0.230  
  g171511/ZN             -      A1->ZN  F     NOR2_X4         1  0.024   0.010    0.240  
  g81427__170145/ZN      -      A1->ZN  R     NOR2_X4         1  0.008   0.022    0.262  
  g171846/ZN             -      A2->ZN  F     NAND2_X4        3  0.015   0.021    0.283  
  FE_OCPC1046_n_12295/Z  -      A->Z    F     BUF_X2          4  0.011   0.033    0.316  
  g161/ZN                -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g162743/ZN             -      C1->ZN  R     OAI211_X1       1  0.011   0.028    0.382  
  alu_out_q_reg[16]/D    -      D       R     DFF_X1          1  0.019   0.000    0.382  
#--------------------------------------------------------------------------------------
Path 197: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[22][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.418
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  FE_OCPC37398_n_20559/Z  -      A->Z    R     BUF_X2          3  0.015   0.035    0.383  
  g178573/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.398  
  FE_RC_1772_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.414  
  cpuregs_reg[22][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 198: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[27][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.029
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0_dup/ZN     -      A2->ZN  F     AND2_X4         2  0.013   0.032    0.366  
  g159364/ZN              -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.386  
  cpuregs_reg[27][18]/D   -      D       R     DFF_X1          1  0.014   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 199: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[31][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.015    0.363  
  g159463/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.384  
  cpuregs_reg[31][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 200: VIOLATED (-0.164 ns) Setup Check with Pin reg_out_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.164

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   F     DFF_X1          2  0.070   0.102    0.098  
  FE_OCPC1204_n_17429/Z            -      A->Z    F     BUF_X4          4  0.009   0.030    0.128  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    F     BUF_X2          3  0.008   0.028    0.156  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   R     INV_X1          2  0.007   0.017    0.173  
  g81978__173984/ZN                -      A1->ZN  F     NOR2_X1         1  0.011   0.009    0.182  
  g81860__2703/ZN                  -      A2->ZN  R     NAND2_X1        1  0.007   0.021    0.202  
  g81695__1857/ZN                  -      A2->ZN  F     NAND2_X2        4  0.014   0.021    0.224  
  g81567__1840/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.016    0.240  
  FE_RC_1217_0/ZN                  -      A1->ZN  F     NAND3_X2        2  0.009   0.021    0.261  
  FE_OCPC37414_n_8773/Z            -      A->Z    F     BUF_X1          1  0.013   0.031    0.292  
  g81494__7118/ZN                  -      A1->ZN  R     NOR2_X2         2  0.007   0.026    0.318  
  g173891/ZN                       -      A->ZN   F     INV_X2          1  0.019   0.012    0.331  
  g81466__173890/ZN                -      A1->ZN  R     NAND2_X4        9  0.008   0.024    0.355  
  g81407__173896/ZN                -      A->ZN   F     OAI211_X1       1  0.018   0.028    0.383  
  reg_out_reg[16]/D                -      D       F     DFF_X1          1  0.017   0.000    0.383  
#------------------------------------------------------------------------------------------------
Path 201: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[31][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.029
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0_dup/ZN     -      A2->ZN  F     AND2_X4         2  0.013   0.032    0.366  
  FE_RC_2231_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.386  
  cpuregs_reg[31][18]/D   -      D       R     DFF_X1          1  0.013   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 202: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[27][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.015    0.363  
  g159369/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.384  
  cpuregs_reg[27][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 203: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[29][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.164

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.027    0.344  
  FE_OCPC1551_n_14805/ZN      -      A->ZN   F     INV_X4          4  0.015   0.012    0.356  
  g159438/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.380  
  cpuregs_reg[29][31]/D       -      D       R     DFF_X1          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 204: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[29][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.164

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.020    0.363  
  g158884__8780/ZN            -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.385  
  cpuregs_reg[29][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 205: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[25][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.102 (P)
            Arrival:=    0.250       -0.005

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.005
          Data Path:+    0.389
              Slack:=   -0.164

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g193695_dup/ZN                 -      A2->ZN  R     NAND2_X4        4  0.012   0.022    0.349  
  FE_OCPC1559_n_37885/ZN         -      A->ZN   F     INV_X2          2  0.012   0.011    0.361  
  g159304/ZN                     -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.384  
  cpuregs_reg[25][24]/D          -      D       R     DFF_X1          1  0.017   0.000    0.384  
#----------------------------------------------------------------------------------------------
Path 206: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[31][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.164

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159465/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.384  
  cpuregs_reg[31][25]/D       -      D       R     DFF_X1          1  0.013   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 207: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[19][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.385
              Slack:=   -0.163

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.027    0.344  
  FE_OCPC1551_n_14805/ZN      -      A->ZN   F     INV_X4          4  0.015   0.012    0.356  
  g159197/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.380  
  cpuregs_reg[19][31]/D       -      D       R     DFF_X1          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 208: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[29][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.016    0.364  
  g158887__1474/ZN        -      B1->ZN  R     OAI21_X4        1  0.010   0.020    0.384  
  cpuregs_reg[29][23]/D   -      D       R     DFF_X1          1  0.012   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 209: VIOLATED (-0.163 ns) Setup Check with Pin reg_out_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.163

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK            -      CK      R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_reg[11]/Q             -      CK->Q   R     DFF_X2          5  0.070   0.144    0.139  
  add_1801_23_g175448/ZN            -      A2->ZN  R     OR2_X2          3  0.022   0.035    0.174  
  g175447/ZN                        -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.191  
  g174475/ZN                        -      A->ZN   R     INV_X4          2  0.009   0.015    0.206  
  add_1801_23_g1120/ZN              -      A2->ZN  F     NAND2_X4        3  0.009   0.015    0.222  
  FE_OCPC37129_add_1801_23_n_802/Z  -      A->Z    F     BUF_X2          2  0.008   0.026    0.247  
  add_1801_23_g1105/ZN              -      A->ZN   R     INV_X1          2  0.006   0.012    0.259  
  add_1801_23_g1092/ZN              -      A1->ZN  R     AND2_X1         1  0.007   0.030    0.289  
  add_1801_23_g1021/ZN              -      A2->ZN  F     NAND2_X1        2  0.009   0.017    0.306  
  FE_RC_2226_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.322  
  FE_RC_2225_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.335  
  FE_RC_2224_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.007   0.016    0.352  
  g81967__7344/ZN                   -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.366  
  g81426__173895/ZN                 -      A1->ZN  R     NAND3_X1        1  0.009   0.015    0.381  
  reg_out_reg[14]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.381  
#-------------------------------------------------------------------------------------------------
Path 210: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[23][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.163

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.027    0.344  
  FE_OCPC1551_n_14805/ZN      -      A->ZN   F     INV_X4          4  0.015   0.012    0.356  
  g159257/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.380  
  cpuregs_reg[23][31]/D       -      D       R     DFF_X1          1  0.017   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 211: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[16][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.029
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.018    0.365  
  g159710/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.387  
  cpuregs_reg[16][26]/D   -      D       R     DFF_X1          1  0.014   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 212: VIOLATED (-0.163 ns) Setup Check with Pin alu_out_q_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.104 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.384
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK     -      CK      R     (arrival)      61  0.067       -   -0.003  
  reg_op2_reg[7]/QN     -      CK->QN  R     DFFR_X1         2  0.067   0.097    0.094  
  FE_OCPC1395_n_8167/Z  -      A->Z    R     BUF_X4          3  0.022   0.027    0.121  
  g82202__173821/ZN     -      A1->ZN  F     NAND2_X1        3  0.009   0.027    0.148  
  FE_DBTC30_n_15748/ZN  -      A->ZN   R     INV_X2          2  0.018   0.020    0.167  
  FE_RC_1652_0/ZN       -      B1->ZN  F     OAI21_X2        1  0.010   0.017    0.185  
  FE_RC_1625_0/ZN       -      A->ZN   R     AOI21_X4        1  0.013   0.040    0.225  
  g81462__7118/ZN       -      A1->ZN  F     NAND2_X4        5  0.021   0.023    0.248  
  g165929/ZN            -      B1->ZN  R     AOI21_X1        2  0.012   0.040    0.288  
  g164802/ZN            -      B1->ZN  F     OAI21_X1        2  0.033   0.025    0.314  
  FE_RC_1241_0/ZN       -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.334  
  FE_RC_1240_0/ZN       -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.361  
  FE_RC_1747_0/ZN       -      A1->ZN  R     NAND3_X1        1  0.016   0.020    0.382  
  alu_out_q_reg[11]/D   -      D       R     DFF_X1          1  0.012   0.000    0.382  
#-------------------------------------------------------------------------------------
Path 213: VIOLATED (-0.162 ns) Setup Check with Pin reg_out_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.162

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q                 -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z           -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN          -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN            -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN            -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN            -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  FE_OCPC715_add_1801_23_n_675/Z  -      A->Z    R     BUF_X2          5  0.015   0.033    0.279  
  g173907/ZN                      -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.294  
  g173906/ZN                      -      A1->ZN  R     NAND2_X1        2  0.008   0.019    0.313  
  FE_RC_580_0/ZN                  -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.328  
  FE_RC_579_0/ZN                  -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.347  
  g82157__8780/ZN                 -      A1->ZN  F     NAND2_X1        1  0.018   0.018    0.365  
  g81421__173898/ZN               -      A1->ZN  R     NAND3_X1        1  0.010   0.016    0.380  
  reg_out_reg[9]/D                -      D       R     DFF_X1          1  0.012   0.000    0.380  
#-----------------------------------------------------------------------------------------------
Path 214: VIOLATED (-0.162 ns) Setup Check with Pin cpuregs_reg[23][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.029
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.162

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.017    0.364  
  g159252/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.386  
  cpuregs_reg[23][26]/D   -      D       R     DFF_X1          1  0.014   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 215: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[30][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190036/ZN              -      A2->ZN  R     NAND2_X1        1  0.013   0.019    0.372  
  FE_RC_336_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.384  
  cpuregs_reg[30][27]/D   -      D       F     DFF_X1          1  0.006   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 216: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[31][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.383
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.030    0.358  
  g159461/ZN                  -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.379  
  cpuregs_reg[31][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 217: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[21][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.383
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1553_n_14805/ZN      -      A->ZN   F     INV_X1          1  0.015   0.010    0.355  
  g159565/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.379  
  cpuregs_reg[21][31]/D       -      D       R     DFF_X1          1  0.017   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 218: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[27][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.383
              Slack:=   -0.161

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.030    0.358  
  g159368/ZN                  -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.379  
  cpuregs_reg[27][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 219: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[26][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.160

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.023    0.340  
  g160844/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.355  
  g159332/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[26][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 220: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[29][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.102 (P)
            Arrival:=    0.250       -0.005

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.160

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g193695_dup/ZN                 -      A2->ZN  R     NAND2_X4        4  0.012   0.022    0.349  
  FE_OCPC1559_n_37885/ZN         -      A->ZN   F     INV_X2          2  0.012   0.011    0.361  
  g158885__4296/ZN               -      B1->ZN  R     OAI21_X2        1  0.006   0.020    0.381  
  cpuregs_reg[29][24]/D          -      D       R     DFF_X1          1  0.014   0.000    0.381  
#----------------------------------------------------------------------------------------------
Path 221: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[28][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.160

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.355  
  g193947/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.371  
  g176452/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.383  
  cpuregs_reg[28][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 222: VIOLATED (-0.160 ns) Setup Check with Pin reg_out_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.027
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.385
              Slack:=   -0.160

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                 -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q                  -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z            -      A->Z    R     BUF_X4          4  0.012   0.031    0.134  
  add_1801_23_g194753/ZN           -      A2->ZN  R     OR2_X4          3  0.014   0.026    0.160  
  add_1801_23_g1203/ZN             -      A2->ZN  F     NAND2_X2        3  0.008   0.017    0.177  
  add_1801_23_g1111/ZN             -      A2->ZN  R     NOR2_X2         1  0.012   0.030    0.207  
  add_1801_23_g1055/ZN             -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.226  
  add_1801_23_g1035/ZN             -      A1->ZN  R     NAND3_X4        3  0.010   0.021    0.247  
  FE_OCPC716_add_1801_23_n_675/ZN  -      A->ZN   F     INV_X1          3  0.015   0.015    0.262  
  add_1801_23_g1009/ZN             -      B1->ZN  R     OAI21_X1        2  0.008   0.044    0.306  
  FE_RC_2261_0/ZN                  -      A2->ZN  F     NAND2_X1        1  0.034   0.022    0.328  
  FE_RC_2260_0/ZN                  -      A->ZN   R     OAI211_X1       1  0.011   0.028    0.356  
  FE_RC_2198_0/ZN                  -      A1->ZN  F     NAND3_X1        1  0.031   0.026    0.381  
  reg_out_reg[12]/D                -      D       F     DFF_X1          1  0.015   0.000    0.381  
#------------------------------------------------------------------------------------------------
Path 223: VIOLATED (-0.160 ns) Setup Check with Pin mem_addr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.077
      Required Time:=    0.169
       Launch Clock:=   -0.010
          Data Path:+    0.339
              Slack:=   -0.160

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN            -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC41_n_13406/ZN   -      A->ZN   F     INV_X8         10  0.034   0.024    0.162  
  g82562__184231/ZN     -      A1->ZN  F     AND2_X4        30  0.015   0.059    0.221  
  g81219__1857/ZN       -      A1->ZN  R     AOI22_X1        1  0.026   0.074    0.294  
  g81203__2391/ZN       -      A1->ZN  F     NAND2_X4        2  0.057   0.035    0.329  
  mem_addr_reg[24]/D    -      D       F     SDFFR_X2        2  0.023   0.000    0.329  
#-------------------------------------------------------------------------------------
Path 224: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[26][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.160

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.355  
  g160867/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  FE_RC_243_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.383  
  cpuregs_reg[26][31]/D       -      D       F     DFF_X1          1  0.007   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 225: VIOLATED (-0.160 ns) Setup Check with Pin alu_out_q_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.160

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[2]/QN    -      CK->QN  F     DFF_X1          5  0.070   0.104    0.100  
  g82567__180006/ZN    -      A2->ZN  F     OR2_X4          2  0.023   0.054    0.154  
  g81922/ZN            -      A->ZN   R     INV_X4          3  0.009   0.019    0.173  
  g190233/ZN           -      B1->ZN  F     AOI21_X4        1  0.011   0.015    0.187  
  FE_RC_921_0/ZN       -      A2->ZN  R     NAND2_X4        2  0.010   0.020    0.207  
  g180017/ZN           -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.220  
  g180016/ZN           -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.239  
  FE_OFC186_n_22247/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.270  
  g166104/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.014    0.283  
  g173451/ZN           -      A1->ZN  R     NAND2_X2        2  0.007   0.020    0.303  
  g165758/ZN           -      A->ZN   F     INV_X1          2  0.015   0.012    0.316  
  g189907/ZN           -      B1->ZN  R     OAI21_X1        1  0.007   0.026    0.342  
  g162930/ZN           -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.358  
  FE_RC_546_0/ZN       -      A3->ZN  R     NAND3_X1        1  0.009   0.021    0.378  
  alu_out_q_reg[10]/D  -      D       R     DFF_X1          1  0.012   0.000    0.378  
#------------------------------------------------------------------------------------
Path 226: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[24][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.023
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.159

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.354  
  g176719/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.371  
  g176718/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.383  
  cpuregs_reg[24][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 227: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[30][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.159

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.354  
  g160954/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  FE_RC_239_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.383  
  cpuregs_reg[30][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 228: VIOLATED (-0.159 ns) Setup Check with Pin reg_out_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.026
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.383
              Slack:=   -0.159

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   F     DFF_X1          2  0.070   0.102    0.098  
  FE_OCPC1204_n_17429/Z            -      A->Z    F     BUF_X4          4  0.009   0.030    0.128  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    F     BUF_X2          3  0.008   0.028    0.156  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   R     INV_X1          2  0.007   0.017    0.173  
  g81978__173984/ZN                -      A1->ZN  F     NOR2_X1         1  0.011   0.009    0.182  
  g81860__2703/ZN                  -      A2->ZN  R     NAND2_X1        1  0.007   0.021    0.202  
  g81695__1857/ZN                  -      A2->ZN  F     NAND2_X2        4  0.014   0.021    0.224  
  g81567__1840/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.016    0.240  
  FE_RC_1217_0/ZN                  -      A1->ZN  F     NAND3_X2        2  0.009   0.021    0.261  
  FE_OCPC37414_n_8773/Z            -      A->Z    F     BUF_X1          1  0.013   0.031    0.292  
  g81494__7118/ZN                  -      A1->ZN  R     NOR2_X2         2  0.007   0.026    0.318  
  g173891/ZN                       -      A->ZN   F     INV_X2          1  0.019   0.012    0.331  
  g81466__173890/ZN                -      A1->ZN  R     NAND2_X4        9  0.008   0.023    0.354  
  FE_RC_2238_0/ZN                  -      A3->ZN  F     NAND3_X1        1  0.018   0.026    0.380  
  reg_out_reg[8]/D                 -      D       F     DFF_X1          1  0.013   0.000    0.380  
#------------------------------------------------------------------------------------------------
Path 229: VIOLATED (-0.158 ns) Setup Check with Pin alu_out_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.158

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.245  
  FE_OFC186_n_22247/Z  -      A->Z    F     BUF_X4          4  0.012   0.031    0.276  
  g195494/ZN           -      B1->ZN  R     AOI21_X2        3  0.008   0.033    0.309  
  g189931/ZN           -      B1->ZN  F     OAI21_X1        1  0.028   0.019    0.328  
  g162931/ZN           -      A1->ZN  R     NAND2_X1        1  0.011   0.021    0.348  
  g161931/ZN           -      A->ZN   F     OAI211_X2       1  0.014   0.030    0.378  
  alu_out_q_reg[12]/D  -      D       F     DFF_X1          1  0.018   0.000    0.378  
#------------------------------------------------------------------------------------
Path 230: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[22][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.023
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.158

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.354  
  g160783/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  FE_RC_286_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.383  
  cpuregs_reg[22][31]/D       -      D       F     DFF_X1          1  0.007   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 231: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[27][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.377
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.348  
  g185967/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.373  
  cpuregs_reg[27][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 232: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[17][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.381
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.035    0.351  
  g185972/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.376  
  cpuregs_reg[17][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 233: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[20][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.023
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.158

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.354  
  g187497/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  g187496/ZN                  -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.382  
  cpuregs_reg[20][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 234: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[25][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.158

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.348  
  g185963/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.372  
  cpuregs_reg[25][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 235: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[16][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.023
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.158

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.354  
  g181938/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.371  
  FE_RC_219_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  cpuregs_reg[16][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 236: VIOLATED (-0.158 ns) Setup Check with Pin cpuregs_reg[18][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.023
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.158

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.020    0.355  
  g160700/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.370  
  FE_RC_276_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.382  
  cpuregs_reg[18][31]/D       -      D       F     DFF_X1          1  0.006   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 237: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[30][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.024    0.341  
  g160931/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g159580/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[30][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 238: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[18][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.026    0.342  
  g160678/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.357  
  g159730/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[18][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 239: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[24][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.028
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.028    0.351  
  g178670/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.368  
  FE_RC_577_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.382  
  cpuregs_reg[24][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 240: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[22][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.378
              Slack:=   -0.157

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.024    0.341  
  g160761/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g159793/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[22][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 241: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[16][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.025    0.341  
  g160650/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.356  
  g159700/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[16][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 242: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[26][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.252       -0.004

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.027    0.350  
  g178672/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.366  
  FE_RC_573_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.380  
  cpuregs_reg[26][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 243: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[22][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.103 (P)
            Arrival:=    0.253       -0.004

              Setup:-    0.028
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.385
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.028    0.352  
  g178671/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.368  
  FE_RC_421_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.381  
  cpuregs_reg[22][26]/D   -      D       R     DFF_X1          1  0.008   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 244: VIOLATED (-0.156 ns) Setup Check with Pin cpuregs_reg[31][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.156

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.348  
  g172037/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.372  
  cpuregs_reg[31][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 245: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[30][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.378
              Slack:=   -0.155

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g182274_dup/ZN              -      A1->ZN  R     NAND2_X1        2  0.014   0.023    0.341  
  g190049/ZN                  -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g159589/ZN                  -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[30][25]/D       -      D       R     DFF_X1          1  0.017   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 246: VIOLATED (-0.155 ns) Setup Check with Pin reg_out_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.026
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.155

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   F     DFF_X1          2  0.070   0.102    0.098  
  FE_OCPC1204_n_17429/Z            -      A->Z    F     BUF_X4          4  0.009   0.030    0.128  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    F     BUF_X2          3  0.008   0.028    0.156  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   R     INV_X1          2  0.007   0.017    0.173  
  g81978__173984/ZN                -      A1->ZN  F     NOR2_X1         1  0.011   0.009    0.182  
  g81860__2703/ZN                  -      A2->ZN  R     NAND2_X1        1  0.007   0.021    0.202  
  g81695__1857/ZN                  -      A2->ZN  F     NAND2_X2        4  0.014   0.021    0.224  
  g81567__1840/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.016    0.240  
  FE_RC_1217_0/ZN                  -      A1->ZN  F     NAND3_X2        2  0.009   0.021    0.261  
  FE_OCPC37414_n_8773/Z            -      A->Z    F     BUF_X1          1  0.013   0.031    0.292  
  g81494__7118/ZN                  -      A1->ZN  R     NOR2_X2         2  0.007   0.026    0.318  
  g173891/ZN                       -      A->ZN   F     INV_X2          1  0.019   0.012    0.331  
  g81466__173890/ZN                -      A1->ZN  R     NAND2_X4        9  0.008   0.024    0.355  
  g81417__173897/ZN                -      A2->ZN  F     NAND3_X1        1  0.018   0.021    0.376  
  reg_out_reg[11]/D                -      D       F     DFF_X1          1  0.012   0.000    0.376  
#------------------------------------------------------------------------------------------------
Path 247: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[26][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.032
      Required Time:=    0.215
       Launch Clock:=   -0.007
          Data Path:+    0.377
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  FE_RC_1387_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.012   0.024    0.309  
  FE_RC_1386_0_dup/ZN     -      A1->ZN  R     NAND2_X4        6  0.015   0.025    0.334  
  FE_RC_2255_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.347  
  FE_RC_2254_0/ZN         -      A->ZN   R     OAI21_X1        1  0.008   0.023    0.370  
  cpuregs_reg[26][12]/D   -      D       R     DFF_X1          1  0.024   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 248: VIOLATED (-0.155 ns) Setup Check with Pin reg_next_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.240       -0.005

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.155

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                     -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  FE_OCPC1175_n_12455/Z          -      A->Z    R     BUF_X2          2  0.010   0.021    0.247  
  g195547/ZN                     -      A1->ZN  R     AND2_X2         4  0.007   0.035    0.283  
  FE_RC_1438_0/ZN                -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.298  
  FE_RC_1437_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.312  
  g226/ZN                        -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.325  
  g224/ZN                        -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.340  
  g164949/ZN                     -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.354  
  g162631/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.367  
  reg_next_pc_reg[3]/D           -      D       R     DFF_X1          1  0.009   0.000    0.367  
#----------------------------------------------------------------------------------------------
Path 249: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[29][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.375
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.348  
  g158899__185971/ZN      -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.371  
  cpuregs_reg[29][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 250: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[15][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.019    0.377  
  FE_OCPC1563_n_21650/ZN  -      A->ZN   R     INV_X4          3  0.013   0.016    0.394  
  g159130/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.012    0.406  
  cpuregs_reg[15][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 251: VIOLATED (-0.155 ns) Setup Check with Pin mem_addr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.055
      Required Time:=    0.191
       Launch Clock:=   -0.010
          Data Path:+    0.356
              Slack:=   -0.155

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC41_n_13406/ZN   -      A->ZN   R     INV_X8         10  0.023   0.036    0.180  
  g82562__184231/ZN     -      A1->ZN  R     AND2_X4        30  0.021   0.089    0.269  
  g81225__4547/ZN       -      A1->ZN  F     AOI22_X1        1  0.057   0.036    0.304  
  g81210__7114/ZN       -      A1->ZN  R     NAND2_X2        2  0.026   0.042    0.346  
  mem_addr_reg[27]/D    -      D       R     SDFFR_X2        2  0.025   0.000    0.346  
#-------------------------------------------------------------------------------------
Path 252: VIOLATED (-0.155 ns) Setup Check with Pin cpuregs_reg[26][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.155

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.045    0.338  
  FE_RC_428_0/ZN          -      A1->ZN  R     OR2_X2          1  0.037   0.027    0.365  
  FE_RC_427_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.377  
  cpuregs_reg[26][17]/D   -      D       F     DFF_X1          1  0.007   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 253: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.026
      Required Time:=    0.252
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.019    0.377  
  FE_OCPC1563_n_21650/ZN  -      A->ZN   R     INV_X4          3  0.013   0.016    0.394  
  g159040/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.012    0.406  
  cpuregs_reg[11][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 254: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[1][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.025
      Required Time:=    0.252
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.019    0.377  
  FE_OCPC1563_n_21650/ZN  -      A->ZN   R     INV_X4          3  0.013   0.016    0.394  
  g194100/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.013    0.406  
  cpuregs_reg[1][24]/D    -      D       F     DFF_X1          1  0.010   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 255: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[21][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.347  
  g185966/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.372  
  cpuregs_reg[21][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 256: VIOLATED (-0.154 ns) Setup Check with Pin reg_out_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.154

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   F     DFF_X1          2  0.070   0.102    0.098  
  FE_OCPC1204_n_17429/Z            -      A->Z    F     BUF_X4          4  0.009   0.030    0.128  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    F     BUF_X2          3  0.008   0.028    0.156  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   R     INV_X1          2  0.007   0.017    0.173  
  g81978__173984/ZN                -      A1->ZN  F     NOR2_X1         1  0.011   0.009    0.182  
  g81860__2703/ZN                  -      A2->ZN  R     NAND2_X1        1  0.007   0.021    0.202  
  g81695__1857/ZN                  -      A2->ZN  F     NAND2_X2        4  0.014   0.021    0.224  
  g81567__1840/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.016    0.240  
  FE_RC_1217_0/ZN                  -      A1->ZN  F     NAND3_X2        2  0.009   0.021    0.261  
  FE_OCPC37414_n_8773/Z            -      A->Z    F     BUF_X1          1  0.013   0.031    0.292  
  g81494__7118/ZN                  -      A1->ZN  R     NOR2_X2         2  0.007   0.026    0.318  
  g173891/ZN                       -      A->ZN   F     INV_X2          1  0.019   0.012    0.331  
  g81466__173890/ZN                -      A1->ZN  R     NAND2_X4        9  0.008   0.024    0.355  
  g81422__173894/ZN                -      A2->ZN  F     NAND3_X1        1  0.018   0.021    0.376  
  reg_out_reg[10]/D                -      D       F     DFF_X1          1  0.010   0.000    0.376  
#------------------------------------------------------------------------------------------------
Path 257: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[22][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.034    0.331  
  g161000/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.018    0.349  
  g159972/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.370  
  cpuregs_reg[22][2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 258: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[26][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.102 (P)
            Arrival:=    0.249       -0.005

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.048    0.341  
  FE_RC_592_0/ZN          -      A1->ZN  R     OR2_X2          1  0.037   0.027    0.368  
  FE_RC_591_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.380  
  cpuregs_reg[26][25]/D   -      D       F     DFF_X1          1  0.007   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 259: VIOLATED (-0.154 ns) Setup Check with Pin mem_addr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.056
      Required Time:=    0.190
       Launch Clock:=   -0.010
          Data Path:+    0.353
              Slack:=   -0.154

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC41_n_13406/ZN   -      A->ZN   R     INV_X8         10  0.023   0.036    0.180  
  g82562__184231/ZN     -      A1->ZN  R     AND2_X4        30  0.021   0.089    0.269  
  g81223__3772/ZN       -      A1->ZN  F     AOI22_X1        1  0.057   0.031    0.300  
  g81211__5266/ZN       -      A1->ZN  R     NAND2_X2        2  0.024   0.044    0.344  
  mem_addr_reg[30]/D    -      D       R     SDFFR_X2        2  0.028   0.000    0.344  
#-------------------------------------------------------------------------------------
Path 260: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[24][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.378
              Slack:=   -0.154

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC803_n_25731/ZN       -      A->ZN   R     INV_X2          4  0.009   0.019    0.347  
  g178542/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.360  
  g176498/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.373  
  cpuregs_reg[24][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 261: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.024
      Required Time:=    0.253
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.020    0.378  
  g160010/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.394  
  FE_RC_2245_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.407  
  cpuregs_reg[3][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 262: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[19][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.377
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.035    0.351  
  FE_RC_2259_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.373  
  cpuregs_reg[19][16]/D   -      D       R     DFF_X1          1  0.014   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 263: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[22][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.244       -0.005

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.154

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.036    0.333  
  g160754/ZN              -      A1->ZN  F     NAND2_X2        1  0.031   0.014    0.347  
  g159787/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.367  
  cpuregs_reg[22][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 264: VIOLATED (-0.154 ns) Setup Check with Pin cpuregs_reg[16][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.377
              Slack:=   -0.154

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC803_n_25731/ZN       -      A->ZN   R     INV_X2          4  0.009   0.019    0.347  
  g178548/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.360  
  FE_RC_492_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.373  
  cpuregs_reg[16][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 265: VIOLATED (-0.153 ns) Setup Check with Pin mem_addr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.054
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.355
              Slack:=   -0.153

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81668__172071/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.308  
  g81281__3772/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.037    0.345  
  mem_addr_reg[11]/D             -      D       R     SDFFR_X2        2  0.021   0.000    0.345  
#----------------------------------------------------------------------------------------------
Path 266: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[24][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.153

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g193695_dup/ZN                 -      A2->ZN  R     NAND2_X4        4  0.012   0.022    0.349  
  g195044/ZN                     -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.363  
  FE_RC_1352_0/ZN                -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.376  
  cpuregs_reg[24][24]/D          -      D       R     DFF_X1          1  0.008   0.000    0.376  
#----------------------------------------------------------------------------------------------
Path 267: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[25][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.371
              Slack:=   -0.153

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.032    0.337  
  g159301/ZN                  -      B1->ZN  R     OAI21_X1        1  0.019   0.030    0.367  
  cpuregs_reg[25][22]/D       -      D       R     DFF_X1          1  0.018   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 268: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[22][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.153

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.040    0.337  
  FE_RC_236_0/ZN          -      A1->ZN  R     OR2_X2          1  0.031   0.026    0.363  
  FE_RC_235_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.375  
  cpuregs_reg[22][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 269: VIOLATED (-0.153 ns) Setup Check with Pin cpuregs_reg[29][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.371
              Slack:=   -0.153

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.032    0.337  
  g158889__9682/ZN            -      B1->ZN  R     OAI21_X1        1  0.019   0.030    0.367  
  cpuregs_reg[29][22]/D       -      D       R     DFF_X1          1  0.018   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 270: VIOLATED (-0.152 ns) Setup Check with Pin mem_addr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.054
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.354
              Slack:=   -0.152

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81676__172079/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.308  
  g81208__5953/ZN                -      A2->ZN  R     NAND2_X4        2  0.022   0.036    0.345  
  mem_addr_reg[20]/D             -      D       R     SDFFR_X2        2  0.020   0.000    0.345  
#----------------------------------------------------------------------------------------------
Path 271: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[20][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.023
      Required Time:=    0.254
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.020    0.378  
  g182751/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.395  
  FE_RC_583_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.406  
  cpuregs_reg[20][24]/D   -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 272: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.023
      Required Time:=    0.256
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.020    0.378  
  g160538/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.395  
  FE_RC_581_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.408  
  cpuregs_reg[9][24]/D    -      D       F     DFF_X1          1  0.006   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 273: VIOLATED (-0.152 ns) Setup Check with Pin mem_addr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.354
              Slack:=   -0.152

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81671__172074/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.038    0.310  
  g81546__2683/ZN                -      A2->ZN  R     NAND2_X4        2  0.023   0.034    0.344  
  mem_addr_reg[18]/D             -      D       R     SDFFR_X2        2  0.018   0.000    0.344  
#----------------------------------------------------------------------------------------------
Path 274: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[23][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   R     INV_X4         11  0.013   0.026    0.335  
  FE_OCPC1567_n_1916/ZN   -      A->ZN   F     INV_X1          1  0.016   0.009    0.344  
  g159243/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.368  
  cpuregs_reg[23][17]/D   -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 275: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[16][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.023
      Required Time:=    0.253
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.019    0.377  
  g160658/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.393  
  FE_RC_587_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.405  
  cpuregs_reg[16][24]/D   -      D       F     DFF_X1          1  0.006   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 276: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[26][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.047    0.340  
  g191937/ZN              -      A2->ZN  F     NAND2_X4        1  0.037   0.014    0.355  
  g159325/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.373  
  cpuregs_reg[26][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 277: VIOLATED (-0.152 ns) Setup Check with Pin mem_addr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.056
      Required Time:=    0.190
       Launch Clock:=   -0.010
          Data Path:+    0.352
              Slack:=   -0.152

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC41_n_13406/ZN   -      A->ZN   R     INV_X8         10  0.023   0.036    0.180  
  g82562__184231/ZN     -      A1->ZN  R     AND2_X4        30  0.021   0.089    0.269  
  g81213__6083/ZN       -      A1->ZN  F     AOI22_X1        1  0.057   0.028    0.297  
  g81206__8757/ZN       -      A1->ZN  R     NAND2_X2        2  0.023   0.045    0.342  
  mem_addr_reg[22]/D    -      D       R     SDFFR_X2        2  0.029   0.000    0.342  
#-------------------------------------------------------------------------------------
Path 278: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[30][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.252       -0.004

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178668/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.362  
  FE_RC_530_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.376  
  cpuregs_reg[30][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 279: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[25][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.152

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN   -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN         -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN         -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN             -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN             -      A->ZN   F     INV_X16        62  0.020   0.030    0.332  
  g159293/ZN             -      B2->ZN  R     OAI21_X1        1  0.024   0.035    0.367  
  cpuregs_reg[25][17]/D  -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 280: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[18][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.152

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1182_n_5446/ZN   -      A->ZN   R     INV_X16        48  0.017   0.034    0.335  
  g160999/ZN              -      A1->ZN  F     NAND2_X2        1  0.025   0.014    0.348  
  g159966/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.368  
  cpuregs_reg[18][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 281: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[28][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.103 (P)
            Arrival:=    0.252       -0.004

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.023    0.347  
  g195442/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.362  
  g195441/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.376  
  cpuregs_reg[28][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 282: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[31][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.026
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  g159464/ZN              -      B1->ZN  F     OAI21_X1        1  0.034   0.018    0.376  
  cpuregs_reg[31][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 283: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[31][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.100 (P)
            Arrival:=    0.252       -0.007

              Setup:-    0.030
      Required Time:=    0.222
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_2303_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.010   0.017    0.332  
  FE_RC_2304_0/ZN         -      A->ZN   F     INV_X4          6  0.009   0.012    0.344  
  g159449/ZN              -      B2->ZN  R     OAI21_X1        1  0.006   0.030    0.373  
  cpuregs_reg[31][9]/D    -      D       R     DFF_X1          1  0.018   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 284: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[27][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.100 (P)
            Arrival:=    0.251       -0.007

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938_dup/ZN       -      A->ZN   F     INV_X4          2  0.016   0.007    0.350  
  g159355/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.373  
  cpuregs_reg[27][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 285: VIOLATED (-0.151 ns) Setup Check with Pin instr_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.062
      Required Time:=    0.180
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.151

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190051/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.041    0.253  
  g190054/ZN             -      A1->ZN  F     NAND3_X2        4  0.031   0.034    0.287  
  g190053/ZN             -      A2->ZN  R     NOR3_X2         1  0.020   0.045    0.331  
  instr_jal_reg/D        -      D       R     SDFF_X1         1  0.023   0.000    0.331  
#--------------------------------------------------------------------------------------
Path 286: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[2][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.028
      Required Time:=    0.248
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.032    0.367  
  g160706/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.384  
  FE_RC_398_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.399  
  cpuregs_reg[2][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 287: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[29][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.100 (P)
            Arrival:=    0.253       -0.007

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938_dup/ZN       -      A->ZN   F     INV_X4          2  0.016   0.007    0.350  
  g158911__1857/ZN        -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.374  
  cpuregs_reg[29][9]/D    -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 288: VIOLATED (-0.151 ns) Setup Check with Pin mem_addr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.353
              Slack:=   -0.151

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81682__172083/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.038    0.309  
  g81545__9682/ZN                -      A2->ZN  R     NAND2_X4        2  0.023   0.034    0.343  
  mem_addr_reg[19]/D             -      D       R     SDFFR_X2        2  0.018   0.000    0.343  
#----------------------------------------------------------------------------------------------
Path 289: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[4][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.023
      Required Time:=    0.255
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.151

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  FE_OCPC1562_n_21650/ZN  -      A->ZN   F     INV_X4          6  0.034   0.020    0.378  
  g160795/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.395  
  FE_RC_2243_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.011    0.406  
  cpuregs_reg[4][24]/D    -      D       F     DFF_X1          1  0.006   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 290: VIOLATED (-0.151 ns) Setup Check with Pin cpuregs_reg[31][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.245       -0.006

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.006
          Data Path:+    0.373
              Slack:=   -0.151

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC795_n_36052/ZN  -      A->ZN   F     INV_X4          2  0.012   0.014    0.302  
  FE_OCPC799_n_36052/ZN  -      A->ZN   R     INV_X8          6  0.008   0.021    0.323  
  FE_OCPC800_n_36052/ZN  -      A->ZN   F     INV_X8         11  0.013   0.016    0.340  
  g159457/ZN             -      B2->ZN  R     OAI21_X2        1  0.009   0.027    0.367  
  cpuregs_reg[31][17]/D  -      D       R     DFF_X1          1  0.014   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 291: VIOLATED (-0.151 ns) Setup Check with Pin mem_addr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.353
              Slack:=   -0.151

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC41_n_13406/ZN   -      A->ZN   R     INV_X8         10  0.023   0.036    0.180  
  g82562__184231/ZN     -      A1->ZN  R     AND2_X4        30  0.021   0.089    0.269  
  g81221__8780/ZN       -      A1->ZN  F     AOI22_X1        1  0.057   0.040    0.309  
  g81204__7675/ZN       -      A1->ZN  R     NAND2_X4        2  0.028   0.034    0.343  
  mem_addr_reg[28]/D    -      D       R     SDFFR_X2        2  0.019   0.000    0.343  
#-------------------------------------------------------------------------------------
Path 292: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[28][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.371
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.024    0.341  
  g193971/ZN              -      A1->ZN  F     NAND2_X2        1  0.015   0.013    0.354  
  FE_RC_1806_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.367  
  cpuregs_reg[28][16]/D   -      D       R     DFF_X1          1  0.008   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 293: VIOLATED (-0.150 ns) Setup Check with Pin alu_out_q_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.150

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  reg_op1_reg[2]/CK               -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[2]/QN               -      CK->QN  R     DFF_X1          5  0.070   0.111    0.107  
  FE_OCPC1536_n_8130/ZN           -      A->ZN   F     INV_X1          2  0.035   0.016    0.123  
  g82193__193744/ZN               -      A2->ZN  F     AND2_X2         3  0.012   0.034    0.158  
  g81704__193306/ZN               -      B1->ZN  R     AOI21_X2        1  0.008   0.027    0.185  
  g81560__6083/ZN                 -      A2->ZN  F     NAND2_X2        2  0.023   0.020    0.205  
  FE_OCPC651_add_1235_58_n_272/Z  -      A->Z    F     BUF_X2          3  0.010   0.032    0.237  
  g165932/ZN                      -      B1->ZN  R     AOI21_X4        2  0.009   0.022    0.259  
  FE_OCPC1222_n_1606/ZN           -      A->ZN   F     INV_X1          1  0.018   0.009    0.268  
  g164809/ZN                      -      B1->ZN  R     AOI21_X1        1  0.006   0.028    0.297  
  g162622/ZN                      -      A->ZN   R     XNOR2_X1        1  0.025   0.044    0.341  
  g161397/ZN                      -      C1->ZN  F     OAI211_X1       1  0.021   0.028    0.368  
  alu_out_q_reg[7]/D              -      D       F     DFF_X1          1  0.019   0.000    0.368  
#-----------------------------------------------------------------------------------------------
Path 294: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[27][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.026
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  g159370/ZN              -      B1->ZN  F     OAI21_X1        1  0.034   0.018    0.375  
  cpuregs_reg[27][24]/D   -      D       F     DFF_X1          1  0.014   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 295: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[27][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.007
          Data Path:+    0.373
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1564_n_1916/Z    -      A->Z    F     BUF_X4          6  0.013   0.031    0.340  
  g159363/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.366  
  cpuregs_reg[27][17]/D   -      D       R     DFF_X1          1  0.019   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 296: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[8][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.024
      Required Time:=    0.254
       Launch Clock:=   -0.004
          Data Path:+    0.408
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1561_n_37885/Z   -      A->Z    F     BUF_X2          1  0.009   0.026    0.379  
  g195043/ZN              -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.392  
  FE_RC_1761_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.404  
  cpuregs_reg[8][24]/D    -      D       F     DFF_X1          1  0.007   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 297: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[30][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.033    0.326  
  g161007/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.019    0.345  
  g159944/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.366  
  cpuregs_reg[30][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 298: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[30][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.036    0.329  
  g160926/ZN              -      A1->ZN  F     NAND2_X2        1  0.031   0.015    0.344  
  g159576/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.363  
  cpuregs_reg[30][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 299: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[21][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.100 (P)
            Arrival:=    0.244       -0.007

              Setup:-    0.026
      Required Time:=    0.218
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.034    0.351  
  g159546/ZN              -      B2->ZN  F     OAI21_X1        1  0.013   0.017    0.368  
  cpuregs_reg[21][12]/D   -      D       F     DFF_X1          1  0.012   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 300: VIOLATED (-0.150 ns) Setup Check with Pin cpuregs_reg[20][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.150

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.038    0.365  
  g182749/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.384  
  FE_RC_526_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.399  
  cpuregs_reg[20][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 301: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[23][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.316  
  FE_OCPC788_n_19786/Z    -      A->Z    F     BUF_X4          6  0.015   0.031    0.348  
  g159242/ZN              -      B1->ZN  R     OAI21_X2        1  0.007   0.020    0.368  
  cpuregs_reg[23][16]/D   -      D       R     DFF_X1          1  0.014   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 302: VIOLATED (-0.149 ns) Setup Check with Pin mem_addr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.053
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.351
              Slack:=   -0.149

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.071    0.270  
  g81674__172077/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.037    0.307  
  g81285__2683/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.034    0.341  
  mem_addr_reg[7]/D              -      D       R     SDFFR_X2        2  0.019   0.000    0.341  
#----------------------------------------------------------------------------------------------
Path 303: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[30][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.040    0.333  
  FE_RC_424_0/ZN          -      A1->ZN  R     OR2_X2          1  0.031   0.027    0.360  
  FE_RC_423_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.371  
  cpuregs_reg[30][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 304: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[20][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.373
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.025    0.342  
  g182745/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.356  
  FE_RC_1802_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.369  
  cpuregs_reg[20][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 305: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[24][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.004

              Setup:-    0.028
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.149

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g190183/ZN                  -      A1->ZN  R     NAND2_X2        4  0.014   0.026    0.344  
  g182279/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.359  
  FE_RC_585_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.372  
  cpuregs_reg[24][25]/D       -      D       R     DFF_X1          1  0.009   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 306: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[1][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.030
      Required Time:=    0.247
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0/ZN         -      A2->ZN  F     AND2_X4         4  0.013   0.036    0.371  
  g194096/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.395  
  cpuregs_reg[1][18]/D    -      D       R     DFF_X1          1  0.017   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 307: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[5][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1560_n_37885/ZN  -      A->ZN   R     INV_X2          6  0.009   0.030    0.383  
  g159300/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.399  
  cpuregs_reg[5][24]/D    -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 308: VIOLATED (-0.149 ns) Setup Check with Pin instr_jalr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jalr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.365
              Slack:=   -0.149

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190051/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.041    0.253  
  g190054/ZN             -      A1->ZN  F     NAND3_X2        4  0.031   0.034    0.287  
  g190057/ZN             -      A->ZN   R     INV_X1          1  0.020   0.018    0.304  
  g162731/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.317  
  FE_RC_2278_0/ZN        -      A->ZN   R     INV_X1          1  0.008   0.012    0.329  
  FE_RC_2277_0/ZN        -      A1->ZN  F     NAND3_X1        1  0.007   0.017    0.346  
  g161215/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.361  
  instr_jalr_reg/D       -      D       R     DFF_X1          1  0.009   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 309: VIOLATED (-0.149 ns) Setup Check with Pin cpuregs_reg[29][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.007
          Data Path:+    0.372
              Slack:=   -0.149

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1564_n_1916/Z    -      A->Z    F     BUF_X4          6  0.013   0.031    0.340  
  g158898__1786/ZN        -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.365  
  cpuregs_reg[29][17]/D   -      D       R     DFF_X1          1  0.017   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 310: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[8][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.032    0.367  
  g160961/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.383  
  FE_RC_388_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.397  
  cpuregs_reg[8][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 311: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[7][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1560_n_37885/ZN  -      A->ZN   R     INV_X2          6  0.009   0.030    0.383  
  g158891__1309/ZN        -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.399  
  cpuregs_reg[7][24]/D    -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 312: VIOLATED (-0.148 ns) Setup Check with Pin mem_addr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.054
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.350
              Slack:=   -0.148

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81685__172086/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.035    0.306  
  g81209__5703/ZN                -      A2->ZN  R     NAND2_X4        2  0.022   0.034    0.341  
  mem_addr_reg[26]/D             -      D       R     SDFFR_X2        2  0.019   0.000    0.341  
#----------------------------------------------------------------------------------------------
Path 313: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[30][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.100 (P)
            Arrival:=    0.253       -0.007

              Setup:-    0.028
      Required Time:=    0.225
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_1343_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.010   0.027    0.342  
  g160922/ZN              -      A2->ZN  F     NAND2_X1        1  0.020   0.017    0.358  
  FE_RC_571_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.373  
  cpuregs_reg[30][9]/D    -      D       R     DFF_X1          1  0.009   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 314: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[31][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.245       -0.006

              Setup:-    0.032
      Required Time:=    0.213
       Launch Clock:=   -0.006
          Data Path:+    0.367
              Slack:=   -0.148

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC795_n_36052/ZN  -      A->ZN   F     INV_X4          2  0.012   0.014    0.302  
  FE_OCPC799_n_36052/ZN  -      A->ZN   R     INV_X8          6  0.008   0.020    0.322  
  FE_OCPC801_n_36052/ZN  -      A->ZN   F     INV_X4          6  0.013   0.014    0.337  
  g193290/ZN             -      A1->ZN  R     OAI22_X1        1  0.008   0.025    0.361  
  cpuregs_reg[31][2]/D   -      D       R     DFF_X1          1  0.028   0.000    0.361  
#--------------------------------------------------------------------------------------
Path 315: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[15][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.030
      Required Time:=    0.246
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0/ZN         -      A2->ZN  F     AND2_X4         4  0.013   0.036    0.370  
  g159124/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.395  
  cpuregs_reg[15][18]/D   -      D       R     DFF_X1          1  0.017   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 316: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[16][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.032    0.367  
  g160652/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.383  
  FE_RC_303_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.397  
  cpuregs_reg[16][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 317: VIOLATED (-0.148 ns) Setup Check with Pin is_alu_reg_imm_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_imm_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.095 (P)    0.103 (P)
            Arrival:=    0.238       -0.004

              Setup:-    0.028
      Required Time:=    0.210
       Launch Clock:=   -0.004
          Data Path:+    0.362
              Slack:=   -0.148

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g165811/ZN             -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.227  
  g190050/ZN             -      A->ZN   F     OAI21_X2        3  0.009   0.022    0.249  
  g165138/ZN             -      A->ZN   R     INV_X1          1  0.012   0.018    0.266  
  g163065/ZN             -      A1->ZN  F     NAND3_X2        3  0.010   0.023    0.289  
  g162152/ZN             -      A1->ZN  R     NOR2_X2         3  0.016   0.031    0.320  
  FE_RC_647_0/ZN         -      A1->ZN  F     NAND3_X1        1  0.020   0.022    0.343  
  g161012/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.358  
  is_alu_reg_imm_reg/D   -      D       R     DFF_X2          1  0.009   0.000    0.358  
#--------------------------------------------------------------------------------------
Path 318: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[2][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.102 (P)
            Arrival:=    0.276       -0.005

              Setup:-    0.030
      Required Time:=    0.245
       Launch Clock:=   -0.005
          Data Path:+    0.398
              Slack:=   -0.148

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.033    0.360  
  g195040/ZN                     -      A1->ZN  F     NAND2_X2        1  0.022   0.013    0.374  
  g159617/ZN                     -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.393  
  cpuregs_reg[2][24]/D           -      D       R     DFF_X1          1  0.020   0.000    0.393  
#----------------------------------------------------------------------------------------------
Path 319: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[22][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.032    0.367  
  g160763/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.383  
  FE_RC_435_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.397  
  cpuregs_reg[22][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 320: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[24][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.023    0.340  
  g160811/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.354  
  FE_RC_2280_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.368  
  cpuregs_reg[24][16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 321: VIOLATED (-0.148 ns) Setup Check with Pin cpuregs_reg[21][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.148

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1560_n_37885/ZN  -      A->ZN   R     INV_X2          6  0.009   0.030    0.383  
  g159558/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.399  
  cpuregs_reg[21][24]/D   -      D       F     DFF_X1          1  0.013   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 322: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[16][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.037    0.364  
  g172345/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.381  
  FE_RC_524_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.396  
  cpuregs_reg[16][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 323: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[24][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.028
      Required Time:=    0.248
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1372_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.013   0.031    0.365  
  g160813/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.381  
  FE_RC_390_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[24][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 324: VIOLATED (-0.147 ns) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.364
              Slack:=   -0.147

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK           -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q            -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                 -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN        -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z       -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN      -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g165811/ZN                 -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.227  
  g190050/ZN                 -      A->ZN   F     OAI21_X2        3  0.009   0.022    0.249  
  g165138/ZN                 -      A->ZN   R     INV_X1          1  0.012   0.018    0.266  
  g163065/ZN                 -      A1->ZN  F     NAND3_X2        3  0.010   0.023    0.289  
  g162152/ZN                 -      A1->ZN  R     NOR2_X2         3  0.016   0.031    0.320  
  g161220/ZN                 -      A2->ZN  F     NAND3_X1        1  0.020   0.024    0.344  
  g161016/ZN                 -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.360  
  is_lb_lh_lw_lbu_lhu_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.360  
#------------------------------------------------------------------------------------------
Path 325: VIOLATED (-0.147 ns) Setup Check with Pin mem_addr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.076
      Required Time:=    0.170
       Launch Clock:=   -0.010
          Data Path:+    0.327
              Slack:=   -0.147

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                     -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC39_n_13406/Z             -      A->Z    F     BUF_X8          8  0.023   0.038    0.182  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    F     BUF_X2          1  0.009   0.026    0.208  
  g82563__172056/ZN              -      A1->ZN  F     AND2_X4        30  0.006   0.050    0.258  
  g81662__172066/ZN              -      A1->ZN  R     NAND2_X1        1  0.022   0.033    0.291  
  g81207__1786/ZN                -      A2->ZN  F     NAND2_X4        2  0.020   0.026    0.317  
  mem_addr_reg[29]/D             -      D       F     SDFFR_X2        2  0.020   0.000    0.317  
#----------------------------------------------------------------------------------------------
Path 326: VIOLATED (-0.147 ns) Setup Check with Pin mem_addr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.350
              Slack:=   -0.147

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81657__172062/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.308  
  g81202__2900/ZN                -      A2->ZN  R     NAND2_X4        2  0.022   0.033    0.340  
  mem_addr_reg[25]/D             -      D       R     SDFFR_X2        2  0.017   0.000    0.340  
#----------------------------------------------------------------------------------------------
Path 327: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[28][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.007
          Data Path:+    0.377
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.342  
  g195370/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.357  
  g195369/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.370  
  cpuregs_reg[28][17]/D   -      D       F     DFF_X1          1  0.007   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 328: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[18][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.038    0.366  
  g178568/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.383  
  FE_RC_506_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.398  
  cpuregs_reg[18][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 329: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[19][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.101 (P)
            Arrival:=    0.246       -0.006

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.147

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.015    0.307  
  FE_OCPC780_n_33414/Z  -      A->Z    F     BUF_X16        17  0.009   0.028    0.334  
  g185766/ZN            -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.363  
  cpuregs_reg[19][2]/D  -      D       R     DFF_X1          1  0.017   0.000    0.363  
#-------------------------------------------------------------------------------------
Path 330: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[16][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  g160651/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.357  
  FE_RC_412_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.369  
  cpuregs_reg[16][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 331: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[24][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  g160812/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.357  
  FE_RC_454_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.369  
  cpuregs_reg[24][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 332: VIOLATED (-0.147 ns) Setup Check with Pin reg_next_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.240       -0.005

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.365
              Slack:=   -0.147

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                      -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN       -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN       -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g171030/ZN                          -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g171028/ZN                          -      A1->ZN  R     NAND2_X4        3  0.007   0.019    0.193  
  g171456/ZN                          -      A2->ZN  F     NAND2_X4        3  0.013   0.018    0.211  
  g188236_dup/ZN                      -      A1->ZN  R     NAND2_X2        2  0.011   0.022    0.233  
  FE_RC_1969_0/ZN                     -      A2->ZN  R     AND2_X2         1  0.015   0.034    0.267  
  fopt188238/ZN                       -      A->ZN   F     INV_X2          3  0.010   0.010    0.276  
  add_1564_33_Y_add_1555_32_g1177/ZN  -      A1->ZN  R     NAND2_X1        1  0.005   0.014    0.291  
  add_1564_33_Y_add_1555_32_g1051/ZN  -      A->ZN   R     XNOR2_X1        1  0.011   0.039    0.330  
  g162630/ZN                          -      B1->ZN  F     AOI21_X1        1  0.021   0.017    0.347  
  g162423/ZN                          -      A->ZN   R     INV_X1          1  0.010   0.012    0.359  
  reg_next_pc_reg[2]/D                -      D       R     DFF_X1          1  0.007   0.000    0.359  
#---------------------------------------------------------------------------------------------------
Path 333: VIOLATED (-0.147 ns) Setup Check with Pin cpuregs_reg[20][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.147

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.342  
  g182721/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.357  
  FE_RC_415_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.369  
  cpuregs_reg[20][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 334: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[28][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.146

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g182274_dup/ZN              -      A1->ZN  R     NAND2_X1        2  0.014   0.023    0.341  
  g195407/ZN                  -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.355  
  g195406/ZN                  -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.368  
  cpuregs_reg[28][25]/D       -      D       R     DFF_X1          1  0.009   0.000    0.368  
#-------------------------------------------------------------------------------------------
Path 335: VIOLATED (-0.146 ns) Setup Check with Pin alu_out_q_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.370
              Slack:=   -0.146

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q     -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN    -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN            -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN           -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN       -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  g180017/ZN           -      A1->ZN  R     NAND2_X4        1  0.009   0.014    0.228  
  g180016/ZN           -      A1->ZN  F     NAND2_X4        3  0.009   0.017    0.245  
  FE_OFC186_n_22247/Z  -      A->Z    F     BUF_X4          4  0.012   0.031    0.276  
  g180019/ZN           -      B1->ZN  R     AOI21_X2        2  0.008   0.028    0.303  
  g189933/ZN           -      B1->ZN  F     OAI21_X1        1  0.023   0.018    0.321  
  g162929/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.337  
  g161767/ZN           -      A->ZN   F     OAI211_X1       1  0.012   0.029    0.366  
  alu_out_q_reg[9]/D   -      D       F     DFF_X1          1  0.017   0.000    0.366  
#------------------------------------------------------------------------------------
Path 336: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[20][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.028
      Required Time:=    0.250
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.031    0.367  
  g187559/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.382  
  g187558/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[20][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 337: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[19][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.026
      Required Time:=    0.253
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1560_n_37885/ZN  -      A->ZN   R     INV_X2          6  0.009   0.030    0.383  
  g159190/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.399  
  cpuregs_reg[19][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 338: VIOLATED (-0.146 ns) Setup Check with Pin is_sb_sh_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sb_sh_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.364
              Slack:=   -0.146

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g165811/ZN             -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.227  
  g190050/ZN             -      A->ZN   F     OAI21_X2        3  0.009   0.022    0.249  
  g165138/ZN             -      A->ZN   R     INV_X1          1  0.012   0.018    0.266  
  g163065/ZN             -      A1->ZN  F     NAND3_X2        3  0.010   0.023    0.289  
  g162152/ZN             -      A1->ZN  R     NOR2_X2         3  0.016   0.031    0.320  
  g161144/ZN             -      A2->ZN  F     NAND3_X1        1  0.020   0.024    0.345  
  g161053/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.360  
  is_sb_sh_sw_reg/D      -      D       R     DFF_X1          1  0.009   0.000    0.360  
#--------------------------------------------------------------------------------------
Path 339: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[27][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.100 (P)
            Arrival:=    0.244       -0.007

              Setup:-    0.025
      Required Time:=    0.219
       Launch Clock:=   -0.007
          Data Path:+    0.372
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.033    0.351  
  g159358/ZN              -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.365  
  cpuregs_reg[27][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 340: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[28][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.007
          Data Path:+    0.371
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  FE_RC_1387_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.012   0.024    0.309  
  FE_RC_1386_0_dup/ZN     -      A1->ZN  R     NAND2_X4        6  0.015   0.025    0.334  
  g193987/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.351  
  FE_RC_1818_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.364  
  cpuregs_reg[28][12]/D   -      D       R     DFF_X1          1  0.008   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 341: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[31][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.100 (P)
            Arrival:=    0.243       -0.007

              Setup:-    0.024
      Required Time:=    0.219
       Launch Clock:=   -0.007
          Data Path:+    0.373
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.033    0.351  
  g159452/ZN              -      B2->ZN  F     OAI21_X2        1  0.013   0.015    0.365  
  cpuregs_reg[31][12]/D   -      D       F     DFF_X1          1  0.008   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 342: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[23][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.025
      Required Time:=    0.253
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g193695_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.013   0.017    0.353  
  FE_OCPC1560_n_37885/ZN  -      A->ZN   R     INV_X2          6  0.009   0.030    0.383  
  g159250/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.399  
  cpuregs_reg[23][24]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 343: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[16][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.007
          Data Path:+    0.371
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  FE_RC_1387_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.012   0.024    0.309  
  FE_RC_1386_0_dup/ZN     -      A1->ZN  R     NAND2_X4        6  0.015   0.026    0.335  
  g181930/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.350  
  FE_RC_2295_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.364  
  cpuregs_reg[16][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 344: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[26][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.034    0.327  
  g161006/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.015    0.342  
  g159935/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.362  
  cpuregs_reg[26][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 345: VIOLATED (-0.146 ns) Setup Check with Pin mem_addr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.192
       Launch Clock:=   -0.010
          Data Path:+    0.348
              Slack:=   -0.146

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC41_n_13406/ZN   -      A->ZN   R     INV_X8         10  0.023   0.036    0.180  
  g82562__184231/ZN     -      A1->ZN  R     AND2_X4        30  0.021   0.088    0.268  
  g81327__1309/ZN       -      A1->ZN  F     AOI22_X1        1  0.057   0.037    0.305  
  g81279__8780/ZN       -      A1->ZN  R     NAND2_X2        2  0.026   0.033    0.338  
  mem_addr_reg[13]/D    -      D       R     SDFFR_X2        2  0.018   0.000    0.338  
#-------------------------------------------------------------------------------------
Path 346: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[23][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.100 (P)
            Arrival:=    0.253       -0.007

              Setup:-    0.029
      Required Time:=    0.224
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_2303_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.010   0.017    0.332  
  FE_RC_2304_0/ZN         -      A->ZN   F     INV_X4          6  0.009   0.012    0.344  
  g159236/ZN              -      B2->ZN  R     OAI21_X2        1  0.006   0.025    0.369  
  cpuregs_reg[23][9]/D    -      D       R     DFF_X1          1  0.014   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 347: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[12][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.031    0.367  
  g160592/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.383  
  FE_RC_482_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[12][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 348: VIOLATED (-0.146 ns) Setup Check with Pin cpuregs_reg[21][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.146

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1291_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.292  
  FE_RC_1287_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.020    0.312  
  g165472_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.033    0.345  
  FE_OFC489_n_21611/Z     -      A->Z    R     BUF_X4          8  0.027   0.037    0.382  
  g159552/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.397  
  cpuregs_reg[21][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 349: VIOLATED (-0.145 ns) Setup Check with Pin mem_addr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.055
      Required Time:=    0.191
       Launch Clock:=   -0.010
          Data Path:+    0.346
              Slack:=   -0.145

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81659__172063/ZN              -      A1->ZN  F     NAND2_X2        1  0.047   0.026    0.298  
  g81275__1840/ZN                -      A2->ZN  R     NAND2_X2        2  0.017   0.039    0.336  
  mem_addr_reg[16]/D             -      D       R     SDFFR_X2        2  0.024   0.000    0.336  
#----------------------------------------------------------------------------------------------
Path 350: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[7][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1291_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.292  
  FE_RC_1287_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.020    0.312  
  g165472_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.033    0.345  
  FE_OFC489_n_21611/Z     -      A->Z    R     BUF_X4          8  0.027   0.037    0.381  
  g158910__5019/ZN        -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.396  
  cpuregs_reg[7][18]/D    -      D       F     DFF_X1          1  0.012   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 351: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[10][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.031    0.367  
  g160562/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.382  
  FE_RC_433_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[10][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 352: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[18][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.031    0.366  
  g160681/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.382  
  FE_RC_406_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[18][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 353: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[14][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC488_n_21611/ZN    -      A->ZN   R     INV_X4         12  0.011   0.031    0.366  
  g160622/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.382  
  FE_RC_2271_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[14][18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 354: VIOLATED (-0.145 ns) Setup Check with Pin alu_out_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.032
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.361
              Slack:=   -0.145

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK               -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q                -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82193__193744/ZN               -      A1->ZN  R     AND2_X2         3  0.025   0.041    0.170  
  g81704__193306/ZN               -      B1->ZN  F     AOI21_X2        1  0.013   0.015    0.185  
  g81560__6083/ZN                 -      A2->ZN  R     NAND2_X2        2  0.012   0.022    0.208  
  FE_OCPC651_add_1235_58_n_272/Z  -      A->Z    R     BUF_X2          3  0.013   0.034    0.241  
  g165932/ZN                      -      B1->ZN  F     AOI21_X4        2  0.017   0.014    0.255  
  FE_OCPC1223_n_1606/Z            -      A->Z    F     BUF_X1          2  0.010   0.030    0.286  
  FE_RC_1409_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.300  
  FE_RC_1408_0/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.021    0.320  
  g161933/ZN                      -      C1->ZN  R     OAI211_X2       1  0.011   0.037    0.357  
  alu_out_q_reg[6]/D              -      D       R     DFF_X1          1  0.026   0.000    0.357  
#-----------------------------------------------------------------------------------------------
Path 355: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[29][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.033    0.351  
  g158905__2703/ZN        -      B2->ZN  F     OAI21_X2        1  0.013   0.016    0.366  
  cpuregs_reg[29][12]/D   -      D       F     DFF_X1          1  0.008   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 356: VIOLATED (-0.145 ns) Setup Check with Pin cpuregs_reg[4][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.145

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1372_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.013   0.031    0.366  
  g160789/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.382  
  FE_RC_272_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[4][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 357: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[19][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.030
      Required Time:=    0.248
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC489_n_21611/Z     -      A->Z    F     BUF_X4          8  0.011   0.032    0.368  
  g159185/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[19][18]/D   -      D       R     DFF_X1          1  0.018   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 358: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[21][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.100 (P)
            Arrival:=    0.253       -0.007

              Setup:-    0.030
      Required Time:=    0.223
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_2303_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.010   0.017    0.332  
  FE_RC_2304_0/ZN         -      A->ZN   F     INV_X4          6  0.009   0.012    0.344  
  g159543/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.368  
  cpuregs_reg[21][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 359: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.136 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1372_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.013   0.031    0.366  
  g160532/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.382  
  FE_RC_223_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[9][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 360: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[25][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.026
      Required Time:=    0.220
       Launch Clock:=   -0.007
          Data Path:+    0.372
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.033    0.351  
  g159285/ZN              -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.365  
  cpuregs_reg[25][12]/D   -      D       F     DFF_X1          1  0.012   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 361: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[23][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.100 (P)
            Arrival:=    0.246       -0.007

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.007
          Data Path:+    0.372
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.033    0.351  
  g159238/ZN              -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.365  
  cpuregs_reg[23][12]/D   -      D       F     DFF_X1          1  0.011   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 362: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[23][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.030
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC489_n_21611/Z     -      A->Z    F     BUF_X4          8  0.011   0.033    0.368  
  g159244/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.393  
  cpuregs_reg[23][18]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 363: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[23][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.101 (P)
            Arrival:=    0.246       -0.006

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.006
          Data Path:+    0.371
              Slack:=   -0.144

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161205/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.036    0.290  
  g191297_dup/ZN         -      A->ZN   F     INV_X4          1  0.013   0.011    0.301  
  FE_OCPC1133_n_33944/Z  -      A->Z    F     BUF_X16        27  0.006   0.030    0.331  
  g160257/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.347  
  g185765/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.365  
  cpuregs_reg[23][2]/D   -      D       F     DFF_X1          1  0.011   0.000    0.365  
#--------------------------------------------------------------------------------------
Path 364: VIOLATED (-0.144 ns) Setup Check with Pin cpuregs_reg[17][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.030
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  g165472_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.013   0.018    0.335  
  FE_OFC489_n_21611/Z     -      A->Z    F     BUF_X4          8  0.011   0.033    0.368  
  g159153/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.393  
  cpuregs_reg[17][18]/D   -      D       R     DFF_X1          1  0.016   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 365: VIOLATED (-0.144 ns) Setup Check with Pin instr_auipc_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_auipc_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.239       -0.004

              Setup:-    0.028
      Required Time:=    0.211
       Launch Clock:=   -0.004
          Data Path:+    0.358
              Slack:=   -0.144

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190051/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.041    0.253  
  g190054/ZN             -      A1->ZN  F     NAND3_X2        4  0.031   0.034    0.287  
  g190056/ZN             -      A1->ZN  R     NOR2_X1         1  0.020   0.029    0.315  
  g161222/ZN             -      A2->ZN  F     NAND3_X1        1  0.017   0.023    0.339  
  g161010/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.354  
  instr_auipc_reg/D      -      D       R     DFF_X1          1  0.009   0.000    0.354  
#--------------------------------------------------------------------------------------
Path 366: VIOLATED (-0.143 ns) Setup Check with Pin is_alu_reg_reg_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_reg_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.103 (P)
            Arrival:=    0.239       -0.004

              Setup:-    0.028
      Required Time:=    0.211
       Launch Clock:=   -0.004
          Data Path:+    0.358
              Slack:=   -0.143

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g165811/ZN             -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.227  
  g190050/ZN             -      A->ZN   F     OAI21_X2        3  0.009   0.022    0.249  
  g165138/ZN             -      A->ZN   R     INV_X1          1  0.012   0.018    0.266  
  g163065/ZN             -      A1->ZN  F     NAND3_X2        3  0.010   0.023    0.289  
  g175428/ZN             -      A1->ZN  R     NOR2_X1         1  0.016   0.027    0.316  
  g188100/ZN             -      A3->ZN  F     NAND3_X1        1  0.016   0.023    0.339  
  g175425/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.354  
  is_alu_reg_reg_reg/D   -      D       R     DFF_X2          1  0.009   0.000    0.354  
#--------------------------------------------------------------------------------------
Path 367: VIOLATED (-0.143 ns) Setup Check with Pin instr_lui_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lui_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.359
              Slack:=   -0.143

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190051/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.041    0.253  
  g190054/ZN             -      A1->ZN  F     NAND3_X2        4  0.031   0.034    0.287  
  g190055/ZN             -      A1->ZN  R     NOR2_X1         1  0.020   0.029    0.316  
  g161224/ZN             -      A2->ZN  F     NAND3_X1        1  0.017   0.023    0.339  
  g161011/ZN             -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.355  
  instr_lui_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.355  
#--------------------------------------------------------------------------------------
Path 368: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[28][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.109 (P)    0.100 (P)
            Arrival:=    0.252       -0.007

              Setup:-    0.028
      Required Time:=    0.224
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.022    0.340  
  g193955/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.355  
  FE_RC_595_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.367  
  cpuregs_reg[28][9]/D    -      D       R     DFF_X1          1  0.009   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 369: VIOLATED (-0.143 ns) Setup Check with Pin mem_addr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.097 (P)
            Arrival:=    0.248       -0.010

              Setup:-    0.053
      Required Time:=    0.195
       Launch Clock:=   -0.010
          Data Path:+    0.348
              Slack:=   -0.143

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81660__172064/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.308  
  g81282__1474/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.030    0.338  
  mem_addr_reg[10]/D             -      D       R     SDFFR_X2        2  0.016   0.000    0.338  
#----------------------------------------------------------------------------------------------
Path 370: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[24][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.110 (P)    0.100 (P)
            Arrival:=    0.253       -0.007

              Setup:-    0.028
      Required Time:=    0.225
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.143

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.022    0.340  
  g191931/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.355  
  FE_RC_597_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.368  
  cpuregs_reg[24][9]/D    -      D       R     DFF_X1          1  0.008   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 371: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[18][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.102 (P)
            Arrival:=    0.278       -0.005

              Setup:-    0.028
      Required Time:=    0.250
       Launch Clock:=   -0.005
          Data Path:+    0.398
              Slack:=   -0.143

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.034    0.361  
  g193709/ZN                     -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.379  
  FE_RC_237_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.393  
  cpuregs_reg[18][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------------
Path 372: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[6][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.102 (P)
            Arrival:=    0.277       -0.005

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.005
          Data Path:+    0.397
              Slack:=   -0.143

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.034    0.361  
  g193705/ZN                     -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.378  
  FE_RC_309_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.392  
  cpuregs_reg[6][24]/D           -      D       R     DFF_X1          1  0.009   0.000    0.392  
#----------------------------------------------------------------------------------------------
Path 373: VIOLATED (-0.143 ns) Setup Check with Pin mem_addr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.052
      Required Time:=    0.194
       Launch Clock:=   -0.010
          Data Path:+    0.346
              Slack:=   -0.143

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.072    0.271  
  g81667__172070/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.037    0.308  
  g81280__4296/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.028    0.336  
  mem_addr_reg[12]/D             -      D       R     SDFFR_X2        2  0.014   0.000    0.336  
#----------------------------------------------------------------------------------------------
Path 374: VIOLATED (-0.143 ns) Setup Check with Pin mem_addr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.097 (P)
            Arrival:=    0.248       -0.010

              Setup:-    0.054
      Required Time:=    0.194
       Launch Clock:=   -0.010
          Data Path:+    0.346
              Slack:=   -0.143

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81655__172060/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.030    0.302  
  g81538__1857/ZN                -      A2->ZN  R     NAND2_X2        2  0.020   0.034    0.337  
  mem_addr_reg[17]/D             -      D       R     SDFFR_X2        2  0.020   0.000    0.337  
#----------------------------------------------------------------------------------------------
Path 375: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[14][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.102 (P)
            Arrival:=    0.279       -0.005

              Setup:-    0.028
      Required Time:=    0.251
       Launch Clock:=   -0.005
          Data Path:+    0.398
              Slack:=   -0.142

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.034    0.361  
  g193708/ZN                     -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.378  
  FE_RC_313_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.393  
  cpuregs_reg[14][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------------
Path 376: VIOLATED (-0.142 ns) Setup Check with Pin cpuregs_reg[24][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.100 (P)
            Arrival:=    0.243       -0.007

              Setup:-    0.028
      Required Time:=    0.215
       Launch Clock:=   -0.007
          Data Path:+    0.364
              Slack:=   -0.142

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  FE_RC_1387_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.012   0.024    0.309  
  FE_RC_1386_0/ZN         -      A1->ZN  R     NAND2_X4        3  0.015   0.021    0.330  
  g160807/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.343  
  FE_RC_2273_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.357  
  cpuregs_reg[24][12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 377: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[21][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.029
      Required Time:=    0.248
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.019    0.368  
  g159557/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.389  
  cpuregs_reg[21][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 378: VIOLATED (-0.141 ns) Setup Check with Pin mem_addr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.344
              Slack:=   -0.141

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.072    0.271  
  g81664__172068/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.035    0.307  
  g81278__9906/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.028    0.335  
  mem_addr_reg[14]/D             -      D       R     SDFFR_X2        2  0.015   0.000    0.335  
#----------------------------------------------------------------------------------------------
Path 379: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[10][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.024
      Required Time:=    0.255
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.141

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g195036/ZN              -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.336  
  g195039/ZN              -      A1->ZN  F     NAND2_X4       10  0.013   0.027    0.363  
  g193707/ZN              -      A2->ZN  R     NAND2_X1        1  0.016   0.021    0.384  
  FE_RC_417_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.396  
  cpuregs_reg[10][24]/D   -      D       F     DFF_X1          1  0.007   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 380: VIOLATED (-0.141 ns) Setup Check with Pin cpuregs_reg[22][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.102 (P)
            Arrival:=    0.277       -0.005

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.005
          Data Path:+    0.395
              Slack:=   -0.141

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.032    0.360  
  g195041/ZN                     -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.376  
  FE_RC_474_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.390  
  cpuregs_reg[22][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.390  
#----------------------------------------------------------------------------------------------
Path 381: VIOLATED (-0.141 ns) Setup Check with Pin mem_addr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.053
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.343
              Slack:=   -0.141

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.071    0.270  
  g81683__172084/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.035    0.305  
  g81319__9906/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.029    0.333  
  mem_addr_reg[4]/D              -      D       R     SDFFR_X2        2  0.015   0.000    0.333  
#----------------------------------------------------------------------------------------------
Path 382: VIOLATED (-0.140 ns) Setup Check with Pin mem_addr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.052
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.343
              Slack:=   -0.140

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.070    0.269  
  g81673__172076/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.037    0.306  
  g81320__8780/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.028    0.333  
  mem_addr_reg[3]/D              -      D       R     SDFFR_X2        2  0.014   0.000    0.333  
#----------------------------------------------------------------------------------------------
Path 383: VIOLATED (-0.140 ns) Setup Check with Pin mem_addr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.052
      Required Time:=    0.194
       Launch Clock:=   -0.010
          Data Path:+    0.344
              Slack:=   -0.140

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.072    0.271  
  g81672__172075/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.308  
  g81284__9682/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.027    0.334  
  mem_addr_reg[8]/D              -      D       R     SDFFR_X2        2  0.014   0.000    0.334  
#----------------------------------------------------------------------------------------------
Path 384: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[19][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.029
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.140

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.019    0.367  
  g159189/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.389  
  cpuregs_reg[19][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 385: VIOLATED (-0.140 ns) Setup Check with Pin cpuregs_reg[19][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.101 (P)
            Arrival:=    0.278       -0.006

              Setup:-    0.030
      Required Time:=    0.248
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.140

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN             -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z   -      A->Z    F     BUF_X32        42  0.010   0.043    0.352  
  g159191/ZN             -      B2->ZN  R     OAI21_X1        1  0.024   0.035    0.387  
  cpuregs_reg[19][25]/D  -      D       R     DFF_X1          1  0.017   0.000    0.387  
#--------------------------------------------------------------------------------------
Path 386: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[21][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.026
      Required Time:=    0.220
       Launch Clock:=   -0.005
          Data Path:+    0.365
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g160072/ZN              -      A1->ZN  R     NAND2_X2        1  0.018   0.017    0.343  
  g178330/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.360  
  cpuregs_reg[21][2]/D    -      D       F     DFF_X1          1  0.012   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 387: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[17][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.279       -0.004

              Setup:-    0.029
      Required Time:=    0.250
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.019    0.367  
  g159159/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.389  
  cpuregs_reg[17][23]/D   -      D       R     DFF_X1          1  0.014   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 388: VIOLATED (-0.139 ns) Setup Check with Pin cpuregs_reg[28][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.101 (P)
            Arrival:=    0.246       -0.006

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.006
          Data Path:+    0.361
              Slack:=   -0.139

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1279_n_36713/Z   -      A->Z    R     BUF_X8          9  0.018   0.034    0.320  
  g193981/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.335  
  g193980/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.355  
  cpuregs_reg[28][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 389: VIOLATED (-0.139 ns) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.357
              Slack:=   -0.139

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                          -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN                 -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z                -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  g173111/Z                           -      S->Z    R     MUX2_X1         4  0.027   0.066    0.258  
  g173117/ZN                          -      A2->ZN  F     NAND3_X2        3  0.032   0.031    0.289  
  g162154/ZN                          -      A2->ZN  R     NOR2_X1         1  0.016   0.031    0.321  
  g161378/ZN                          -      A2->ZN  F     NAND2_X1        1  0.016   0.017    0.338  
  g161216/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.353  
  is_beq_bne_blt_bge_bltu_bgeu_reg/D  -      D       R     DFF_X1          1  0.010   0.000    0.353  
#---------------------------------------------------------------------------------------------------
Path 390: VIOLATED (-0.138 ns) Setup Check with Pin mem_addr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.097 (P)
            Arrival:=    0.248       -0.010

              Setup:-    0.052
      Required Time:=    0.196
       Launch Clock:=   -0.010
          Data Path:+    0.344
              Slack:=   -0.138

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81681__172082/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.038    0.309  
  g81283__4547/ZN                -      A2->ZN  R     NAND2_X2        2  0.023   0.025    0.334  
  mem_addr_reg[9]/D              -      D       R     SDFFR_X2        2  0.012   0.000    0.334  
#----------------------------------------------------------------------------------------------
Path 391: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[24][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.101 (P)
            Arrival:=    0.246       -0.006

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.006
          Data Path:+    0.360
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.034    0.320  
  g161001/ZN              -      A1->ZN  F     NAND2_X2        1  0.029   0.015    0.334  
  g159976/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.354  
  cpuregs_reg[24][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 392: VIOLATED (-0.138 ns) Setup Check with Pin cpuregs_reg[23][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.029
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.138

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.017    0.366  
  g159249/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.387  
  cpuregs_reg[23][23]/D   -      D       R     DFF_X1          1  0.013   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 393: VIOLATED (-0.138 ns) Setup Check with Pin mem_addr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.074
      Required Time:=    0.172
       Launch Clock:=   -0.010
          Data Path:+    0.319
              Slack:=   -0.138

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                     -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC39_n_13406/Z             -      A->Z    F     BUF_X8          8  0.023   0.038    0.182  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    F     BUF_X2          1  0.009   0.026    0.208  
  g82563__172056/ZN              -      A1->ZN  F     AND2_X4        30  0.006   0.050    0.258  
  g81654__172059/ZN              -      A1->ZN  R     NAND2_X2        1  0.022   0.027    0.285  
  g81201__6877/ZN                -      A2->ZN  F     NAND2_X4        2  0.014   0.025    0.310  
  mem_addr_reg[21]/D             -      D       F     SDFFR_X2        2  0.017   0.000    0.310  
#----------------------------------------------------------------------------------------------
Path 394: VIOLATED (-0.137 ns) Setup Check with Pin mem_addr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.052
      Required Time:=    0.194
       Launch Clock:=   -0.010
          Data Path:+    0.341
              Slack:=   -0.137

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.072    0.271  
  g81661__172065/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.036    0.307  
  g81277__1857/ZN                -      A2->ZN  R     NAND2_X2        2  0.022   0.025    0.332  
  mem_addr_reg[15]/D             -      D       R     SDFFR_X2        2  0.012   0.000    0.332  
#----------------------------------------------------------------------------------------------
Path 395: VIOLATED (-0.137 ns) Setup Check with Pin alu_out_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.357
              Slack:=   -0.137

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK      -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q       -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN      -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN              -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN             -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  FE_OCPC1049_n_10509/Z  -      A->Z    F     BUF_X2          4  0.009   0.031    0.244  
  g174553/ZN             -      B1->ZN  R     AOI21_X1        2  0.008   0.037    0.282  
  g189923/ZN             -      B1->ZN  F     OAI21_X1        1  0.032   0.019    0.301  
  g162927/ZN             -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.317  
  g161932/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.036    0.353  
  alu_out_q_reg[5]/D     -      D       F     DFF_X1          1  0.022   0.000    0.353  
#--------------------------------------------------------------------------------------
Path 396: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[16][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.103 (P)
            Arrival:=    0.276       -0.004

              Setup:-    0.029
      Required Time:=    0.247
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.137

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159709/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.384  
  cpuregs_reg[16][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 397: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[25][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.137

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.017    0.319  
  g185763/ZN            -      B2->ZN  R     OAI21_X1        1  0.017   0.034    0.353  
  cpuregs_reg[25][2]/D  -      D       R     DFF_X1          1  0.018   0.000    0.353  
#-------------------------------------------------------------------------------------
Path 398: VIOLATED (-0.137 ns) Setup Check with Pin cpuregs_reg[28][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.101 (P)
            Arrival:=    0.244       -0.006

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.006
          Data Path:+    0.357
              Slack:=   -0.137

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1279_n_36713/Z   -      A->Z    R     BUF_X8          9  0.018   0.033    0.319  
  FE_RC_2264_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.015   0.014    0.333  
  g193978/ZN              -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.351  
  cpuregs_reg[28][0]/D    -      D       R     DFF_X1          1  0.016   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 399: VIOLATED (-0.137 ns) Setup Check with Pin reg_out_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.025
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.359
              Slack:=   -0.137

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1206_n_17429/Z            -      A->Z    R     BUF_X2          4  0.011   0.033    0.197  
  g81971__173985/ZN                -      A1->ZN  F     NOR2_X2         1  0.017   0.011    0.208  
  g81884__174176/ZN                -      A1->ZN  R     NAND2_X2        2  0.008   0.023    0.231  
  FE_RC_1253_0/ZN                  -      A2->ZN  F     NAND2_X2        3  0.017   0.022    0.253  
  g81533__174179/ZN                -      A1->ZN  F     AND2_X4         5  0.011   0.030    0.282  
  FE_RC_616_0/ZN                   -      A1->ZN  F     AND2_X2         1  0.007   0.024    0.306  
  FE_RC_615_0/ZN                   -      A2->ZN  R     NOR2_X1         1  0.005   0.029    0.335  
  FE_RC_610_0/ZN                   -      A1->ZN  F     NAND3_X1        1  0.018   0.020    0.356  
  reg_out_reg[6]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.356  
#------------------------------------------------------------------------------------------------
Path 400: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[23][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.029
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.135

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159251/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.384  
  cpuregs_reg[23][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 401: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[21][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.026
      Required Time:=    0.251
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.135

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.038    0.297  
  g192693/ZN                  -      A1->ZN  R     NAND2_X4        4  0.012   0.023    0.321  
  g192692/ZN                  -      A1->ZN  F     NAND2_X4        2  0.016   0.022    0.343  
  g190047/ZN                  -      A->ZN   R     INV_X8         17  0.013   0.030    0.373  
  g159559/ZN                  -      B1->ZN  F     OAI21_X2        1  0.020   0.014    0.387  
  cpuregs_reg[21][25]/D       -      D       F     DFF_X1          1  0.012   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 402: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[17][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.029
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.135

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.019    0.362  
  g159160/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.384  
  cpuregs_reg[17][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.384  
#-------------------------------------------------------------------------------------------
Path 403: VIOLATED (-0.135 ns) Setup Check with Pin cpuregs_reg[20][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.029
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.135

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.018    0.361  
  g159769/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.383  
  cpuregs_reg[20][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 404: VIOLATED (-0.135 ns) Setup Check with Pin mem_addr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.052
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.338
              Slack:=   -0.135

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.071    0.270  
  g81680__172081/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.034    0.304  
  g81318__1857/ZN                -      A2->ZN  R     NAND2_X2        2  0.021   0.024    0.328  
  mem_addr_reg[5]/D              -      D       R     SDFFR_X2        2  0.012   0.000    0.328  
#----------------------------------------------------------------------------------------------
Path 405: VIOLATED (-0.133 ns) Setup Check with Pin cpuregs_reg[1][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.133

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2285_0/ZN                   -      A2->ZN  R     NAND2_X2        1  0.017   0.023    0.325  
  FE_RC_2284_0/ZN                   -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.338  
  g180637/ZN                        -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.351  
  cpuregs_reg[1][0]/D               -      D       R     DFF_X1          1  0.009   0.000    0.351  
#-------------------------------------------------------------------------------------------------
Path 406: VIOLATED (-0.133 ns) Setup Check with Pin reg_out_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.353
              Slack:=   -0.133

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   F     INV_X1          2  0.011   0.010    0.175  
  g81978__173984/ZN                -      A1->ZN  R     NOR2_X1         1  0.006   0.023    0.197  
  g81860__2703/ZN                  -      A2->ZN  F     NAND2_X1        1  0.016   0.019    0.216  
  g81695__1857/ZN                  -      A2->ZN  R     NAND2_X2        4  0.010   0.025    0.241  
  FE_OCPC989_n_8709/Z              -      A->Z    R     BUF_X2          2  0.016   0.027    0.268  
  g81592__6083/ZN                  -      A1->ZN  F     NAND2_X2        3  0.009   0.014    0.282  
  FE_OCPC1582_n_8754/ZN            -      A->ZN   R     INV_X1          1  0.010   0.014    0.296  
  g81515__9682/ZN                  -      A1->ZN  F     NAND2_X1        1  0.007   0.010    0.306  
  FE_RC_678_0/ZN                   -      A1->ZN  F     AND2_X1         1  0.005   0.027    0.333  
  FE_RC_677_0/ZN                   -      A2->ZN  R     NAND3_X1        1  0.006   0.016    0.349  
  reg_out_reg[3]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.349  
#------------------------------------------------------------------------------------------------
Path 407: VIOLATED (-0.132 ns) Setup Check with Pin reg_out_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.351
              Slack:=   -0.132

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                      -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q                       -      CK->Q   F     DFF_X1          4  0.068   0.116    0.113  
  add_1801_23_g1388/ZN                  -      A1->ZN  F     OR2_X2          3  0.019   0.051    0.163  
  add_1801_23_g1095/ZN                  -      A2->ZN  R     NAND3_X2        1  0.011   0.019    0.182  
  add_1801_23_g1081/ZN                  -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  FE_OCPC37123_add_1801_23_n_743/Z      -      A->Z    F     BUF_X1          3  0.013   0.034    0.238  
  FE_OCPC821_add_1801_23_n_743_dup1/ZN  -      A->ZN   R     INV_X1          2  0.009   0.018    0.256  
  add_1801_23_g1046/ZN                  -      C1->ZN  F     OAI211_X1       1  0.011   0.019    0.275  
  FE_RC_1434_0/ZN                       -      A2->ZN  R     NAND2_X1        1  0.014   0.019    0.294  
  FE_RC_1433_0/ZN                       -      A->ZN   F     OAI211_X1       1  0.010   0.029    0.323  
  g81423__5266/ZN                       -      A->ZN   R     OAI211_X1       1  0.017   0.024    0.347  
  reg_out_reg[7]/D                      -      D       R     DFF_X1          1  0.019   0.000    0.347  
#-----------------------------------------------------------------------------------------------------
Path 408: VIOLATED (-0.132 ns) Setup Check with Pin mem_addr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.053
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.335
              Slack:=   -0.132

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81666__172069/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.028    0.300  
  g81205__7118/ZN                -      A2->ZN  R     NAND2_X2        2  0.018   0.026    0.326  
  mem_addr_reg[23]/D             -      D       R     SDFFR_X2        2  0.014   0.000    0.326  
#----------------------------------------------------------------------------------------------
Path 409: VIOLATED (-0.132 ns) Setup Check with Pin cpuregs_reg[29][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.132

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2343_0/ZN       -      A1->ZN  R     NOR2_X4         3  0.024   0.042    0.264  
  g161094/ZN            -      A->ZN   F     INV_X8         11  0.027   0.019    0.283  
  FE_OCPC1147_n_5504/Z  -      A->Z    F     BUF_X16        28  0.013   0.033    0.316  
  g185760/ZN            -      B2->ZN  R     OAI21_X1        1  0.010   0.031    0.347  
  cpuregs_reg[29][2]/D  -      D       R     DFF_X1          1  0.018   0.000    0.347  
#-------------------------------------------------------------------------------------
Path 410: VIOLATED (-0.132 ns) Setup Check with Pin reg_out_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.025
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.355
              Slack:=   -0.132

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK                     -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q                      -      CK->Q   R     DFF_X1          4  0.068   0.134    0.131  
  add_1801_23_g1281/ZN                 -      A1->ZN  R     AND2_X2         2  0.039   0.039    0.170  
  add_1801_23_g1182/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.186  
  add_1801_23_g1081/ZN                 -      A2->ZN  R     NAND3_X2        2  0.010   0.021    0.207  
  FE_OCPC37123_add_1801_23_n_743/Z     -      A->Z    R     BUF_X1          3  0.014   0.032    0.239  
  FE_OCPC821_add_1801_23_n_743_dup/ZN  -      A->ZN   F     INV_X1          2  0.014   0.013    0.252  
  add_1801_23_g1045/ZN                 -      B1->ZN  R     OAI21_X1        2  0.007   0.036    0.289  
  FE_RC_2288_0/ZN                      -      A2->ZN  F     NAND2_X1        1  0.028   0.018    0.306  
  FE_RC_2287_0/ZN                      -      A->ZN   R     OAI211_X1       1  0.009   0.023    0.329  
  g81431__1857/ZN                      -      A2->ZN  F     NAND3_X1        1  0.023   0.023    0.352  
  reg_out_reg[5]/D                     -      D       F     DFF_X1          1  0.011   0.000    0.352  
#----------------------------------------------------------------------------------------------------
Path 411: VIOLATED (-0.131 ns) Setup Check with Pin cpuregs_reg[17][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.100 (P)
            Arrival:=    0.276       -0.007

              Setup:-    0.029
      Required Time:=    0.247
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.131

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.357  
  g159145/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.378  
  cpuregs_reg[17][9]/D    -      D       R     DFF_X1          1  0.014   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 412: VIOLATED (-0.131 ns) Setup Check with Pin mem_addr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.052
      Required Time:=    0.193
       Launch Clock:=   -0.010
          Data Path:+    0.333
              Slack:=   -0.131

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.071    0.270  
  g81678__172080/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.028    0.298  
  g81329__2900/ZN                -      A2->ZN  R     NAND2_X1        2  0.019   0.026    0.323  
  mem_addr_reg[6]/D              -      D       R     SDFFR_X2        2  0.014   0.000    0.323  
#----------------------------------------------------------------------------------------------
Path 413: VIOLATED (-0.130 ns) Setup Check with Pin reg_out_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.351
              Slack:=   -0.130

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   F     INV_X1          2  0.011   0.010    0.175  
  g82177__189764/ZN                -      A1->ZN  R     NOR2_X1         1  0.006   0.023    0.197  
  FE_OCPC37376_n_32352/Z           -      A->Z    R     BUF_X2          3  0.016   0.030    0.227  
  FE_RC_2154_0/ZN                  -      A1->ZN  F     NAND2_X1        2  0.012   0.029    0.256  
  g81693__179271/ZN                -      A1->ZN  R     NOR2_X4         4  0.020   0.030    0.286  
  g82564__179274/ZN                -      A1->ZN  R     AND2_X2         1  0.017   0.033    0.319  
  g81550__2391/ZN                  -      A->ZN   F     AOI21_X2        1  0.009   0.011    0.330  
  g81430__5019/ZN                  -      A2->ZN  R     NAND3_X1        1  0.008   0.017    0.347  
  reg_out_reg[4]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.347  
#------------------------------------------------------------------------------------------------
Path 414: VIOLATED (-0.130 ns) Setup Check with Pin count_instr_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.130

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  inc_add_1559_34_g173408/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.018    0.285  
  inc_add_1559_34_g921/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.323  
  g164928/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.339  
  g164729/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.353  
  count_instr_reg[49]/D                -      D       F     DFF_X1          1  0.007   0.000    0.353  
#----------------------------------------------------------------------------------------------------
Path 415: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[18][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.133 (P)    0.100 (P)
            Arrival:=    0.276       -0.007

              Setup:-    0.030
      Required Time:=    0.246
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.129

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.022    0.341  
  g191929/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.355  
  g159723/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[18][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 416: VIOLATED (-0.129 ns) Setup Check with Pin cpuregs_reg[9][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.335       -0.005

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.005
          Data Path:+    0.439
              Slack:=   -0.129

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.042    0.399  
  g195023/ZN                       -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.415  
  g159481/ZN                       -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.434  
  cpuregs_reg[9][11]/D             -      D       R     DFF_X1          1  0.017   0.000    0.434  
#------------------------------------------------------------------------------------------------
Path 417: VIOLATED (-0.128 ns) Setup Check with Pin cpu_state_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.348
              Slack:=   -0.128

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN           -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g180063/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.211  
  g187813/ZN           -      A->ZN   R     INV_X4          4  0.014   0.018    0.229  
  g180065/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.242  
  g359/ZN              -      A1->ZN  R     NAND3_X2        3  0.007   0.021    0.263  
  FE_RC_1450_0/ZN      -      A->ZN   F     INV_X1          1  0.018   0.017    0.280  
  FE_RC_1447_0/ZN      -      A1->ZN  R     NOR2_X4         4  0.009   0.025    0.306  
  g191384/ZN           -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.321  
  FE_RC_652_0/ZN       -      A3->ZN  R     NAND3_X1        1  0.009   0.023    0.344  
  cpu_state_reg[6]/D   -      D       R     DFF_X1          1  0.014   0.000    0.344  
#------------------------------------------------------------------------------------
Path 418: VIOLATED (-0.128 ns) Setup Check with Pin mem_addr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.052
      Required Time:=    0.194
       Launch Clock:=   -0.010
          Data Path:+    0.331
              Slack:=   -0.128

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN                     -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z             -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    R     BUF_X2          1  0.015   0.024    0.199  
  g82563__172056/ZN              -      A1->ZN  R     AND2_X4        30  0.008   0.073    0.272  
  g81656__172061/ZN              -      A1->ZN  F     NAND2_X1        1  0.047   0.026    0.298  
  g81544__4547/ZN                -      A2->ZN  R     NAND2_X2        2  0.018   0.023    0.322  
  mem_addr_reg[31]/D             -      D       R     SDFFR_X2        2  0.012   0.000    0.322  
#----------------------------------------------------------------------------------------------
Path 419: VIOLATED (-0.127 ns) Setup Check with Pin count_instr_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.355
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.030    0.268  
  inc_add_1559_34_g173407/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.285  
  inc_add_1559_34_g927/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.323  
  g164930/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.338  
  g164731/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.351  
  count_instr_reg[51]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 420: VIOLATED (-0.127 ns) Setup Check with Pin count_instr_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.355
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173382/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g940/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g164968/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.339  
  g164743/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.351  
  count_instr_reg[61]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 421: VIOLATED (-0.127 ns) Setup Check with Pin mem_addr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.073
      Required Time:=    0.172
       Launch Clock:=   -0.010
          Data Path:+    0.309
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK           -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q            -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                     -      A1->ZN  F     NAND2_X4        5  0.022   0.037    0.144  
  FE_OFC39_n_13406/Z             -      A->Z    F     BUF_X8          8  0.023   0.038    0.182  
  FE_OCPC1155_FE_OFN8_n_13406/Z  -      A->Z    F     BUF_X2          1  0.009   0.026    0.208  
  g82563__172056/ZN              -      A1->ZN  F     AND2_X4        30  0.006   0.047    0.255  
  g81648__172053/ZN              -      A1->ZN  R     NAND2_X2        1  0.022   0.027    0.282  
  g81321__4296/ZN                -      A2->ZN  F     NAND2_X2        2  0.014   0.018    0.300  
  mem_addr_reg[2]/D              -      D       F     SDFFR_X2        2  0.013   0.000    0.300  
#----------------------------------------------------------------------------------------------
Path 422: VIOLATED (-0.127 ns) Setup Check with Pin count_instr_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.354
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.268  
  inc_add_1559_34_g173401/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.285  
  inc_add_1559_34_g937/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.322  
  g164929/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.338  
  g164730/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.351  
  count_instr_reg[50]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 423: VIOLATED (-0.127 ns) Setup Check with Pin count_instr_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.355
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173394/ZN           -      A1->ZN  F     NAND2_X1        2  0.018   0.019    0.288  
  FE_RC_1418_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.304  
  FE_RC_1417_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.323  
  g164936/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.339  
  g164742/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.351  
  count_instr_reg[60]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 424: VIOLATED (-0.127 ns) Setup Check with Pin count_instr_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=   -0.003
          Data Path:+    0.355
              Slack:=   -0.127

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173385/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g923/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g164937/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.339  
  g164744/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.352  
  count_instr_reg[62]/D                -      D       F     DFF_X1          1  0.007   0.000    0.352  
#----------------------------------------------------------------------------------------------------
Path 425: VIOLATED (-0.126 ns) Setup Check with Pin count_instr_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.024
      Required Time:=    0.227
       Launch Clock:=   -0.003
          Data Path:+    0.357
              Slack:=   -0.126

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173393/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.287  
  inc_add_1559_34_g947/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.324  
  g164933/ZN                           -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.341  
  g164734/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.353  
  count_instr_reg[54]/D                -      D       F     DFF_X1          1  0.007   0.000    0.353  
#----------------------------------------------------------------------------------------------------
Path 426: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[22][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.132 (P)    0.102 (P)
            Arrival:=    0.276       -0.005

              Setup:-    0.024
      Required Time:=    0.252
       Launch Clock:=   -0.005
          Data Path:+    0.383
              Slack:=   -0.126

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.042    0.339  
  FE_RC_505_0/ZN          -      A1->ZN  R     OR2_X2          1  0.031   0.027    0.366  
  FE_RC_504_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.378  
  cpuregs_reg[22][9]/D    -      D       F     DFF_X1          1  0.007   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 427: VIOLATED (-0.126 ns) Setup Check with Pin cpu_state_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.106 (P)
            Arrival:=    0.245       -0.000

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.000
          Data Path:+    0.341
              Slack:=   -0.126

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g42/ZN                -      A1->ZN  R     AND3_X1         1  0.018   0.057    0.220  
  g173774/ZN            -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.242  
  g178585/ZN            -      A->ZN   R     INV_X4          3  0.011   0.022    0.263  
  g182868/ZN            -      A1->ZN  F     NAND2_X2        4  0.013   0.020    0.283  
  g178587/ZN            -      A->ZN   R     INV_X1          1  0.012   0.015    0.298  
  g161213/ZN            -      B1->ZN  F     AOI21_X1        1  0.008   0.013    0.311  
  g158398__7118/ZN      -      B1->ZN  R     OAI21_X1        1  0.021   0.030    0.341  
  cpu_state_reg[2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.341  
#-------------------------------------------------------------------------------------
Path 428: VIOLATED (-0.126 ns) Setup Check with Pin count_cycle_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.353
              Slack:=   -0.126

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173431/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.286  
  inc_add_1428_40_g949/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g168496/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.349  
  count_cycle_reg[46]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.349  
#-----------------------------------------------------------------------------------------------------
Path 429: VIOLATED (-0.126 ns) Setup Check with Pin count_instr_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=   -0.003
          Data Path:+    0.354
              Slack:=   -0.126

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173383/ZN           -      A1->ZN  F     NAND2_X1        2  0.018   0.019    0.289  
  FE_RC_1420_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.304  
  FE_RC_1419_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.322  
  g164965/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.338  
  g164741/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.351  
  count_instr_reg[59]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 430: VIOLATED (-0.126 ns) Setup Check with Pin count_instr_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.024
      Required Time:=    0.227
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.126

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173402/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g934/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.324  
  g164931/ZN                           -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.340  
  g164732/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.353  
  count_instr_reg[52]/D                -      D       F     DFF_X1          1  0.007   0.000    0.353  
#----------------------------------------------------------------------------------------------------
Path 431: VIOLATED (-0.126 ns) Setup Check with Pin count_instr_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.353
              Slack:=   -0.126

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.266  
  inc_add_1559_34_g173411/ZN           -      A1->ZN  F     NAND2_X1        2  0.018   0.019    0.285  
  FE_RC_1429_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.301  
  FE_RC_1428_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.319  
  g164950/ZN                           -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.336  
  g164748/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.349  
  count_instr_reg[41]/D                -      D       F     DFF_X1          1  0.007   0.000    0.349  
#----------------------------------------------------------------------------------------------------
Path 432: VIOLATED (-0.126 ns) Setup Check with Pin count_instr_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.023
      Required Time:=    0.226
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.126

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173384/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g946/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.324  
  g164969/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.340  
  g164736/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.352  
  count_instr_reg[55]/D                -      D       F     DFF_X1          1  0.007   0.000    0.352  
#----------------------------------------------------------------------------------------------------
Path 433: VIOLATED (-0.126 ns) Setup Check with Pin reg_next_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.102 (P)
            Arrival:=    0.240       -0.005

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.344
              Slack:=   -0.126

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN                -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                      -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN       -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                     -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN                   -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                          -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                          -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  FE_OCPC1175_n_12455/Z               -      A->Z    R     BUF_X2          2  0.010   0.021    0.247  
  FE_OCPC1154_n_12455/Z               -      A->Z    R     BUF_X1          2  0.007   0.026    0.274  
  g171061/ZN                          -      A1->ZN  F     NOR2_X1         1  0.011   0.009    0.283  
  add_1564_33_Y_add_1555_32_g1163/ZN  -      A2->ZN  R     NOR2_X1         1  0.009   0.028    0.311  
  g162629/ZN                          -      B1->ZN  F     AOI21_X1        1  0.016   0.016    0.327  
  g162422/ZN                          -      A->ZN   R     INV_X1          1  0.009   0.012    0.339  
  reg_next_pc_reg[1]/D                -      D       R     DFF_X1          1  0.006   0.000    0.339  
#---------------------------------------------------------------------------------------------------
Path 434: VIOLATED (-0.126 ns) Setup Check with Pin cpuregs_reg[22][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.134 (P)    0.103 (P)
            Arrival:=    0.277       -0.004

              Setup:-    0.028
      Required Time:=    0.249
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.126

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g190183/ZN                  -      A1->ZN  R     NAND2_X2        4  0.014   0.026    0.344  
  g182281/ZN                  -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.360  
  FE_RC_528_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.375  
  cpuregs_reg[22][25]/D       -      D       R     DFF_X1          1  0.008   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 435: VIOLATED (-0.126 ns) Setup Check with Pin cpu_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.241       -0.004

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.343
              Slack:=   -0.126

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN           -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g180063/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.211  
  g187813/ZN           -      A->ZN   R     INV_X4          4  0.014   0.018    0.229  
  g180065/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.242  
  g359/ZN              -      A1->ZN  R     NAND3_X2        3  0.007   0.021    0.263  
  FE_RC_1450_0/ZN      -      A->ZN   F     INV_X1          1  0.018   0.017    0.280  
  FE_RC_1447_0/ZN      -      A1->ZN  R     NOR2_X4         4  0.009   0.025    0.306  
  g158352__5795/ZN     -      A1->ZN  F     NAND2_X1        1  0.017   0.019    0.324  
  g157791__7114/ZN     -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.339  
  cpu_state_reg[0]/D   -      D       R     DFF_X1          1  0.009   0.000    0.339  
#------------------------------------------------------------------------------------
Path 436: VIOLATED (-0.125 ns) Setup Check with Pin count_instr_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.023
      Required Time:=    0.226
       Launch Clock:=   -0.003
          Data Path:+    0.355
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173406/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g926/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g164932/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.339  
  g164733/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.351  
  count_instr_reg[53]/D                -      D       F     DFF_X1          1  0.007   0.000    0.351  
#----------------------------------------------------------------------------------------------------
Path 437: VIOLATED (-0.125 ns) Setup Check with Pin count_instr_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.003

              Setup:-    0.024
      Required Time:=    0.227
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173405/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g924/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g164935/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.339  
  g164740/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.352  
  count_instr_reg[57]/D                -      D       F     DFF_X1          1  0.007   0.000    0.352  
#----------------------------------------------------------------------------------------------------
Path 438: VIOLATED (-0.125 ns) Setup Check with Pin count_cycle_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.352
              Slack:=   -0.125

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173432/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.285  
  inc_add_1428_40_g950/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.322  
  g168498/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.348  
  count_cycle_reg[42]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.348  
#-----------------------------------------------------------------------------------------------------
Path 439: VIOLATED (-0.125 ns) Setup Check with Pin count_instr_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.003
          Data Path:+    0.350
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  inc_add_1559_34_g173410/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.014    0.281  
  inc_add_1559_34_g931/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g164959/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.334  
  g164754/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.347  
  count_instr_reg[43]/D                -      D       F     DFF_X1          1  0.007   0.000    0.347  
#----------------------------------------------------------------------------------------------------
Path 440: VIOLATED (-0.125 ns) Setup Check with Pin count_cycle_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.352
              Slack:=   -0.125

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173444/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.285  
  inc_add_1428_40_g930/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g168483/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.348  
  count_cycle_reg[45]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.348  
#-----------------------------------------------------------------------------------------------------
Path 441: VIOLATED (-0.125 ns) Setup Check with Pin count_cycle_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.352
              Slack:=   -0.125

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173445/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.285  
  inc_add_1428_40_g931/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.322  
  g168512/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.348  
  count_cycle_reg[43]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.348  
#-----------------------------------------------------------------------------------------------------
Path 442: VIOLATED (-0.125 ns) Setup Check with Pin count_instr_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=   -0.003
          Data Path:+    0.354
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173391/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g945/ZN              -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.323  
  g164938/ZN                           -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.338  
  g164745/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.350  
  count_instr_reg[63]/D                -      D       F     DFF_X1          1  0.007   0.000    0.350  
#----------------------------------------------------------------------------------------------------
Path 443: VIOLATED (-0.125 ns) Setup Check with Pin count_instr_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.003

              Setup:-    0.023
      Required Time:=    0.227
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.125

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173395/ZN           -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.286  
  inc_add_1559_34_g944/ZN              -      A->ZN   F     XNOR2_X1        1  0.010   0.037    0.324  
  g164942/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.340  
  g164739/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.352  
  count_instr_reg[58]/D                -      D       F     DFF_X1          1  0.007   0.000    0.352  
#----------------------------------------------------------------------------------------------------
Path 444: VIOLATED (-0.124 ns) Setup Check with Pin cpu_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_rdcycle_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.106 (P)
            Arrival:=    0.244       -0.000

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.000
          Data Path:+    0.341
              Slack:=   -0.124

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  instr_rdcycle_reg/CK  -      CK      R     (arrival)      57  0.067       -   -0.000  
  instr_rdcycle_reg/QN  -      CK->QN  R     DFF_X2          2  0.067   0.101    0.100  
  FE_RC_206_0/ZN        -      A3->ZN  F     NAND4_X4        1  0.018   0.032    0.132  
  FE_RC_207_0/ZN        -      A->ZN   R     INV_X4          3  0.016   0.030    0.163  
  g42/ZN                -      A1->ZN  R     AND3_X1         1  0.018   0.057    0.220  
  g173774/ZN            -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.242  
  g178585/ZN            -      A->ZN   R     INV_X4          3  0.011   0.022    0.263  
  g182868/ZN            -      A1->ZN  F     NAND2_X2        4  0.013   0.020    0.283  
  g178596/ZN            -      A1->ZN  R     NOR2_X1         1  0.012   0.025    0.308  
  g158985/ZN            -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.324  
  g158369__7675/ZN      -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.340  
  cpu_state_reg[1]/D    -      D       R     DFF_X1          1  0.009   0.000    0.340  
#-------------------------------------------------------------------------------------
Path 445: VIOLATED (-0.124 ns) Setup Check with Pin cpu_state_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.101 (P)
            Arrival:=    0.242       -0.006

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.006
          Data Path:+    0.344
              Slack:=   -0.124

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  FE_OCPC884_n_7856/Z  -      A->Z    R     BUF_X1          3  0.020   0.036    0.123  
  g165331/ZN           -      A->ZN   F     OAI211_X1       1  0.016   0.029    0.152  
  FE_RC_1422_0/ZN      -      A->ZN   R     INV_X1          1  0.014   0.015    0.167  
  FE_RC_1421_0/ZN      -      A1->ZN  F     NAND2_X1        1  0.008   0.013    0.180  
  g360/ZN              -      A2->ZN  R     NOR2_X1         1  0.007   0.037    0.217  
  g359/ZN              -      A2->ZN  F     NAND3_X2        3  0.024   0.032    0.249  
  g161209/ZN           -      A->ZN   R     INV_X2          1  0.017   0.017    0.266  
  g160524/ZN           -      A1->ZN  F     NAND2_X2        3  0.009   0.018    0.284  
  g158401__5953/ZN     -      B1->ZN  R     OAI21_X1        1  0.011   0.031    0.315  
  g158348/ZN           -      A->ZN   F     INV_X1          1  0.022   0.010    0.325  
  g157779__9682/ZN     -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.338  
  cpu_state_reg[7]/D   -      D       R     DFF_X1          1  0.009   0.000    0.338  
#------------------------------------------------------------------------------------
Path 446: VIOLATED (-0.124 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.102 (P)
            Arrival:=    0.332       -0.005

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.433
              Slack:=   -0.124

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.042    0.399  
  g176793/ZN                       -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.416  
  g176792/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.428  
  cpuregs_reg[9][30]/D             -      D       R     DFF_X1          1  0.009   0.000    0.428  
#------------------------------------------------------------------------------------------------
Path 447: VIOLATED (-0.124 ns) Setup Check with Pin count_instr_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.003
          Data Path:+    0.350
              Slack:=   -0.124

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  inc_add_1559_34_g173399/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.014    0.281  
  inc_add_1559_34_g928/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g164923/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.334  
  g164746/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.347  
  count_instr_reg[37]/D                -      D       F     DFF_X1          1  0.007   0.000    0.347  
#----------------------------------------------------------------------------------------------------
Path 448: VIOLATED (-0.124 ns) Setup Check with Pin count_cycle_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.243       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.344
              Slack:=   -0.124

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173428/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.283  
  FE_RC_633_0/ZN                        -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.310  
  g168517/ZN                            -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.339  
  count_cycle_reg[54]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.339  
#-----------------------------------------------------------------------------------------------------
Path 449: VIOLATED (-0.124 ns) Setup Check with Pin count_instr_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[38]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.003
          Data Path:+    0.351
              Slack:=   -0.124

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[38]/CK      -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[38]/Q       -      CK->Q   R     DFF_X1          6  0.065   0.123    0.120  
  inc_add_1559_34_g1203/ZN    -      A2->ZN  R     AND2_X2         1  0.029   0.036    0.156  
  inc_add_1559_34_g183093/ZN  -      A2->ZN  F     NAND2_X2        1  0.009   0.017    0.173  
  inc_add_1559_34_g183092/ZN  -      A2->ZN  R     NOR2_X4         3  0.009   0.031    0.204  
  FE_OCPC1603_n_25517/ZN      -      A->ZN   F     INV_X1          6  0.018   0.024    0.229  
  inc_add_1559_34_g1076/ZN    -      A1->ZN  R     NOR3_X2         1  0.014   0.036    0.265  
  inc_add_1559_34_g173396/ZN  -      A2->ZN  F     NAND2_X2        1  0.028   0.016    0.281  
  inc_add_1559_34_g949/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.318  
  g164925/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.334  
  g164727/ZN                  -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.347  
  count_instr_reg[46]/D       -      D       F     DFF_X1          1  0.007   0.000    0.347  
#-------------------------------------------------------------------------------------------
Path 450: VIOLATED (-0.123 ns) Setup Check with Pin cpuregs_reg[17][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.026
      Required Time:=    0.253
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.123

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175028/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.022    0.273  
  FE_RC_1721_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.293  
  FE_RC_1720_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.023    0.316  
  g179427/ZN              -      B1->ZN  R     AOI21_X4        4  0.013   0.042    0.358  
  g159161/ZN              -      B1->ZN  F     OAI21_X1        1  0.034   0.018    0.376  
  cpuregs_reg[17][24]/D   -      D       F     DFF_X1          1  0.012   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 451: VIOLATED (-0.123 ns) Setup Check with Pin count_instr_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.003
          Data Path:+    0.349
              Slack:=   -0.123

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.267  
  inc_add_1559_34_g173409/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.014    0.281  
  inc_add_1559_34_g930/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.317  
  g164924/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.333  
  g164726/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.346  
  count_instr_reg[45]/D                -      D       F     DFF_X1          1  0.007   0.000    0.346  
#----------------------------------------------------------------------------------------------------
Path 452: VIOLATED (-0.123 ns) Setup Check with Pin count_cycle_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.349
              Slack:=   -0.123

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.027    0.269  
  inc_add_1428_40_g173433/ZN            -      A1->ZN  F     NAND2_X2        1  0.015   0.014    0.283  
  inc_add_1428_40_g925/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.319  
  g168501/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.345  
  count_cycle_reg[39]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.345  
#-----------------------------------------------------------------------------------------------------
Path 453: VIOLATED (-0.123 ns) Setup Check with Pin count_cycle_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.350
              Slack:=   -0.123

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g183205/ZN            -      A1->ZN  F     NAND2_X2        1  0.015   0.014    0.283  
  inc_add_1428_40_g935/ZN               -      A->ZN   F     XNOR2_X1        1  0.007   0.037    0.319  
  g168499/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.346  
  count_cycle_reg[40]/D                 -      D       F     DFF_X1          1  0.005   0.000    0.346  
#-----------------------------------------------------------------------------------------------------
Path 454: VIOLATED (-0.122 ns) Setup Check with Pin count_instr_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.003
          Data Path:+    0.348
              Slack:=   -0.122

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.267  
  inc_add_1559_34_g173400/ZN           -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.282  
  FE_RC_1425_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.296  
  FE_RC_1424_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.316  
  g164934/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.332  
  g164753/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.344  
  count_instr_reg[44]/D                -      D       F     DFF_X1          1  0.007   0.000    0.344  
#----------------------------------------------------------------------------------------------------
Path 455: VIOLATED (-0.122 ns) Setup Check with Pin reg_out_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.027
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.345
              Slack:=   -0.122

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[2]/Q         -      CK->Q   R     DFF_X1          4  0.068   0.134    0.131  
  add_1801_23_g1281/ZN    -      A1->ZN  R     AND2_X2         2  0.039   0.039    0.170  
  add_1801_23_g1254/ZN    -      A->ZN   F     INV_X1          2  0.009   0.012    0.182  
  add_1801_23_g1170/ZN    -      A1->ZN  R     NAND2_X1        1  0.007   0.016    0.198  
  g187976/ZN              -      A->ZN   R     XNOR2_X1        1  0.011   0.039    0.237  
  FE_OCPC37154_n_30458/Z  -      A->Z    R     BUF_X2          1  0.020   0.031    0.267  
  g81492__7675/ZN         -      C1->ZN  F     OAI211_X2       1  0.012   0.020    0.287  
  FE_RC_1453_0/ZN         -      A->ZN   R     INV_X2          1  0.018   0.024    0.311  
  FE_RC_1452_0/ZN         -      A4->ZN  F     NAND4_X1        1  0.012   0.030    0.341  
  reg_out_reg[2]/D        -      D       F     DFF_X1          1  0.015   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 456: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[9][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.030
      Required Time:=    0.309
       Launch Clock:=   -0.005
          Data Path:+    0.437
              Slack:=   -0.122

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.039    0.396  
  g195181/ZN                       -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.413  
  g159479/ZN                       -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.432  
  cpuregs_reg[9][8]/D              -      D       R     DFF_X1          1  0.018   0.000    0.432  
#------------------------------------------------------------------------------------------------
Path 457: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[18][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.135 (P)    0.103 (P)
            Arrival:=    0.278       -0.004

              Setup:-    0.028
      Required Time:=    0.250
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.122

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g190183/ZN                  -      A1->ZN  R     NAND2_X2        4  0.014   0.027    0.344  
  g182278/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.359  
  FE_RC_536_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.372  
  cpuregs_reg[18][25]/D       -      D       R     DFF_X1          1  0.008   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 458: VIOLATED (-0.122 ns) Setup Check with Pin cpuregs_reg[9][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.437
              Slack:=   -0.122

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.040    0.397  
  g161018/ZN                       -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.413  
  g159486/ZN                       -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.432  
  cpuregs_reg[9][16]/D             -      D       R     DFF_X1          1  0.016   0.000    0.432  
#------------------------------------------------------------------------------------------------
Path 459: VIOLATED (-0.122 ns) Setup Check with Pin count_instr_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.103 (P)
            Arrival:=    0.251       -0.003

              Setup:-    0.024
      Required Time:=    0.227
       Launch Clock:=   -0.003
          Data Path:+    0.353
              Slack:=   -0.122

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.031    0.269  
  inc_add_1559_34_g173403/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.014    0.283  
  inc_add_1559_34_g933/ZN              -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.320  
  g164962/ZN                           -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.337  
  g164738/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.349  
  count_instr_reg[56]/D                -      D       F     DFF_X1          1  0.007   0.000    0.349  
#----------------------------------------------------------------------------------------------------
Path 460: VIOLATED (-0.122 ns) Setup Check with Pin reg_out_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.025
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.344
              Slack:=   -0.122

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK                  -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[0]/QN                  -      CK->QN  R     DFF_X1          3  0.070   0.105    0.101  
  FE_OCPC1100_n_8128/ZN              -      A->ZN   F     INV_X4          3  0.030   0.015    0.116  
  FE_OCPC1513_FE_OCPN37111_n_8128/Z  -      A->Z    F     BUF_X4          8  0.010   0.034    0.150  
  FE_OCPC1102_n_8128/Z               -      A->Z    F     BUF_X4          2  0.010   0.031    0.181  
  g81719__189147/ZN                  -      C1->ZN  R     AOI222_X2       1  0.008   0.082    0.263  
  FE_RC_1474_0/ZN                    -      A2->ZN  R     AND2_X2         1  0.045   0.056    0.319  
  g81435__3772/ZN                    -      A->ZN   F     OAI21_X1        1  0.022   0.021    0.341  
  reg_out_reg[0]/D                   -      D       F     DFF_X1          1  0.011   0.000    0.341  
#--------------------------------------------------------------------------------------------------
Path 461: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[16][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.032
      Required Time:=    0.214
       Launch Clock:=   -0.005
          Data Path:+    0.341
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN  -      A->ZN   R     INV_X8         18  0.013   0.035    0.297  
  FE_OCPC1577_n_26624/ZN  -      A->ZN   F     INV_X8          7  0.024   0.016    0.313  
  g185753/ZN              -      A1->ZN  R     OAI22_X2        1  0.009   0.023    0.336  
  cpuregs_reg[16][2]/D    -      D       R     DFF_X1          1  0.025   0.000    0.336  
#---------------------------------------------------------------------------------------
Path 462: VIOLATED (-0.121 ns) Setup Check with Pin count_cycle_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.346
              Slack:=   -0.121

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173421/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.014    0.284  
  FE_RC_1407_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.298  
  FE_RC_1406_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.314  
  g184951/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.342  
  count_cycle_reg[36]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.342  
#-----------------------------------------------------------------------------------------------------
Path 463: VIOLATED (-0.121 ns) Setup Check with Pin count_instr_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.003
          Data Path:+    0.348
              Slack:=   -0.121

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  inc_add_1559_34_g173392/ZN           -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.282  
  FE_RC_2321_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.297  
  FE_RC_2320_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.315  
  g164958/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.331  
  g164752/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.344  
  count_instr_reg[38]/D                -      D       F     DFF_X1          1  0.007   0.000    0.344  
#----------------------------------------------------------------------------------------------------
Path 464: VIOLATED (-0.121 ns) Setup Check with Pin count_instr_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.003
          Data Path:+    0.347
              Slack:=   -0.121

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.266  
  inc_add_1559_34_g173389/ZN           -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.282  
  FE_RC_1427_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.296  
  FE_RC_1426_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.315  
  g164926/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.331  
  g164756/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.344  
  count_instr_reg[47]/D                -      D       F     DFF_X1          1  0.007   0.000    0.344  
#----------------------------------------------------------------------------------------------------
Path 465: VIOLATED (-0.121 ns) Setup Check with Pin cpuregs_reg[16][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.132 (P)    0.100 (P)
            Arrival:=    0.275       -0.007

              Setup:-    0.028
      Required Time:=    0.247
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.121

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.022    0.340  
  g191930/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.355  
  FE_RC_549_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.368  
  cpuregs_reg[16][9]/D    -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 466: VIOLATED (-0.121 ns) Setup Check with Pin count_cycle_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.121

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.265  
  inc_add_1428_40_g173430/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.283  
  FE_RC_649_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.299  
  FE_RC_648_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g168478/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.343  
  count_cycle_reg[58]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 467: VIOLATED (-0.121 ns) Setup Check with Pin count_cycle_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.121

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  inc_add_1428_40_g173426/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.017    0.281  
  FE_RC_1512_0/ZN                       -      A->ZN   R     INV_X2          1  0.009   0.011    0.292  
  FE_RC_1510_0/ZN                       -      A2->ZN  F     NAND2_X1        1  0.006   0.018    0.310  
  FE_RC_1508_0/ZN                       -      B1->ZN  R     AOI21_X2        1  0.011   0.024    0.334  
  count_cycle_reg[63]/D                 -      D       R     DFF_X1          1  0.020   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 468: VIOLATED (-0.121 ns) Setup Check with Pin count_cycle_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.350
              Slack:=   -0.121

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.026    0.267  
  inc_add_1428_40_g173412/ZN            -      A1->ZN  F     NAND2_X1        1  0.015   0.017    0.283  
  inc_add_1428_40_g919/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.321  
  g168506/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.346  
  count_cycle_reg[33]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.346  
#-----------------------------------------------------------------------------------------------------
Path 469: VIOLATED (-0.121 ns) Setup Check with Pin cpu_state_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.339
              Slack:=   -0.121

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN           -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g180063/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.211  
  g187813/ZN           -      A->ZN   R     INV_X4          4  0.014   0.018    0.229  
  g180065/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.242  
  g359/ZN              -      A1->ZN  R     NAND3_X2        3  0.007   0.021    0.263  
  FE_RC_1450_0/ZN      -      A->ZN   F     INV_X1          1  0.018   0.017    0.280  
  FE_RC_1447_0/ZN      -      A1->ZN  R     NOR2_X4         4  0.009   0.025    0.306  
  g158353__7344/ZN     -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.321  
  g157792__5266/ZN     -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.335  
  cpu_state_reg[3]/D   -      D       R     DFF_X1          1  0.009   0.000    0.335  
#------------------------------------------------------------------------------------
Path 470: VIOLATED (-0.121 ns) Setup Check with Pin count_instr_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.003
          Data Path:+    0.347
              Slack:=   -0.121

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  inc_add_1559_34_g173398/ZN           -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.283  
  FE_RC_1446_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.297  
  FE_RC_1445_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.316  
  g164955/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  g164751/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.344  
  count_instr_reg[39]/D                -      D       F     DFF_X1          1  0.007   0.000    0.344  
#----------------------------------------------------------------------------------------------------
Path 471: VIOLATED (-0.121 ns) Setup Check with Pin count_cycle_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.023
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.121

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173424/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.015    0.284  
  FE_RC_636_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.298  
  FE_RC_635_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g168494/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.343  
  count_cycle_reg[47]/D                 -      D       F     DFF_X1          1  0.006   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 472: VIOLATED (-0.120 ns) Setup Check with Pin count_cycle_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.120

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.265  
  inc_add_1428_40_g173440/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.283  
  FE_RC_644_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.298  
  FE_RC_643_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g168516/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.343  
  count_cycle_reg[57]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 473: VIOLATED (-0.120 ns) Setup Check with Pin count_cycle_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.120

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.265  
  inc_add_1428_40_g173418/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.283  
  FE_RC_642_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.298  
  FE_RC_641_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g168510/ZN                            -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.343  
  count_cycle_reg[59]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 474: VIOLATED (-0.120 ns) Setup Check with Pin count_cycle_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.120

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  inc_add_1428_40_g173436/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.283  
  FE_RC_660_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.298  
  FE_RC_659_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g191472/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.343  
  count_cycle_reg[50]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 475: VIOLATED (-0.119 ns) Setup Check with Pin count_cycle_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.025
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.348
              Slack:=   -0.119

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173437/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.018    0.283  
  FE_RC_651_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.298  
  FE_RC_650_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g168468/ZN                            -      A1->ZN  F     AND2_X1         1  0.011   0.029    0.344  
  count_cycle_reg[52]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.344  
#-----------------------------------------------------------------------------------------------------
Path 476: VIOLATED (-0.119 ns) Setup Check with Pin count_cycle_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.031
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.341
              Slack:=   -0.119

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173441/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.022    0.286  
  FE_RC_1527_0/ZN                       -      A->ZN   R     INV_X2          1  0.012   0.012    0.298  
  FE_RC_1525_0/ZN                       -      A2->ZN  F     NAND2_X1        1  0.006   0.013    0.311  
  FE_RC_1523_0/ZN                       -      B1->ZN  R     AOI21_X1        1  0.007   0.025    0.337  
  count_cycle_reg[53]/D                 -      D       R     DFF_X1          1  0.022   0.000    0.337  
#-----------------------------------------------------------------------------------------------------
Path 477: VIOLATED (-0.119 ns) Setup Check with Pin count_cycle_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.024
      Required Time:=    0.225
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.119

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173438/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.283  
  FE_RC_638_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.298  
  FE_RC_637_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.315  
  g180705/ZN                            -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.343  
  count_cycle_reg[56]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.343  
#-----------------------------------------------------------------------------------------------------
Path 478: VIOLATED (-0.118 ns) Setup Check with Pin count_instr_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.003

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.339
              Slack:=   -0.118

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  g175355/ZN                           -      A2->ZN  F     NAND3_X1        1  0.018   0.023    0.290  
  g175352/ZN                           -      A2->ZN  R     NAND2_X1        1  0.013   0.019    0.309  
  g164948/ZN                           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.322  
  g164747/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.336  
  count_instr_reg[42]/D                -      D       R     DFF_X1          1  0.009   0.000    0.336  
#----------------------------------------------------------------------------------------------------
Path 479: VIOLATED (-0.118 ns) Setup Check with Pin count_instr_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.024
      Required Time:=    0.226
       Launch Clock:=   -0.003
          Data Path:+    0.347
              Slack:=   -0.118

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.267  
  inc_add_1559_34_g173404/ZN           -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.282  
  FE_RC_640_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.296  
  FE_RC_639_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.315  
  g164960/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  g164722/ZN                           -      A1->ZN  F     NAND2_X1        1  0.013   0.013    0.343  
  count_instr_reg[35]/D                -      D       F     DFF_X1          1  0.007   0.000    0.343  
#----------------------------------------------------------------------------------------------------
Path 480: VIOLATED (-0.118 ns) Setup Check with Pin count_cycle_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.342
              Slack:=   -0.118

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  FE_OCPC1428_n_15319/Z                 -      A->Z    R     BUF_X8          5  0.015   0.028    0.293  
  inc_add_1428_40_g173427/ZN            -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.306  
  FE_RC_1483_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.320  
  FE_RC_1482_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.338  
  count_cycle_reg[38]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.338  
#-----------------------------------------------------------------------------------------------------
Path 481: VIOLATED (-0.118 ns) Setup Check with Pin cpuregs_reg[20][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.032
      Required Time:=    0.213
       Launch Clock:=   -0.008
          Data Path:+    0.339
              Slack:=   -0.118

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  R     DFF_X1          1  0.068   0.085    0.077  
  FE_OCPC848_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.014   0.013    0.090  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    F     BUF_X2          4  0.007   0.030    0.120  
  FE_OCPC851_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.009   0.021    0.141  
  FE_RC_2258_0/ZN                -      A2->ZN  F     NAND2_X4        3  0.014   0.029    0.169  
  g166081/ZN                     -      A->ZN   R     INV_X8         10  0.016   0.024    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    R     BUF_X8         13  0.014   0.030    0.224  
  g185751/ZN                     -      A2->ZN  F     NAND2_X1        2  0.013   0.031    0.255  
  FE_RC_1396_0/ZN                -      A2->ZN  F     AND2_X4        13  0.020   0.045    0.299  
  g185754/ZN                     -      A2->ZN  R     OAI22_X1        1  0.012   0.032    0.331  
  cpuregs_reg[20][2]/D           -      D       R     DFF_X1          1  0.028   0.000    0.331  
#----------------------------------------------------------------------------------------------
Path 482: VIOLATED (-0.117 ns) Setup Check with Pin reg_out_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.335
              Slack:=   -0.117

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   F     INV_X1          2  0.011   0.010    0.175  
  g81978__173984/ZN                -      A1->ZN  R     NOR2_X1         1  0.006   0.023    0.197  
  g81860__2703/ZN                  -      A2->ZN  F     NAND2_X1        1  0.016   0.019    0.216  
  g81695__1857/ZN                  -      A2->ZN  R     NAND2_X2        4  0.010   0.025    0.241  
  FE_OCPC989_n_8709/Z              -      A->Z    R     BUF_X2          2  0.016   0.027    0.268  
  g81566__7344/ZN                  -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.280  
  g81540__174785/ZN                -      A2->ZN  R     NAND3_X1        1  0.007   0.017    0.298  
  g81486__174784/ZN                -      A1->ZN  F     NOR2_X1         1  0.012   0.009    0.307  
  g81436__174783/ZN                -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.332  
  reg_out_reg[1]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.332  
#------------------------------------------------------------------------------------------------
Path 483: VIOLATED (-0.116 ns) Setup Check with Pin count_instr_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.339
              Slack:=   -0.116

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.028    0.266  
  g175371/ZN                           -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.281  
  g183090/ZN                           -      A->ZN   R     OAI221_X1       1  0.009   0.021    0.303  
  g164954/ZN                           -      A1->ZN  F     NAND2_X1        1  0.035   0.018    0.320  
  g164725/ZN                           -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.336  
  count_instr_reg[40]/D                -      D       R     DFF_X1          1  0.009   0.000    0.336  
#----------------------------------------------------------------------------------------------------
Path 484: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.032
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.334
              Slack:=   -0.116

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  FE_OCPC1428_n_15319/Z                 -      A->Z    R     BUF_X8          5  0.015   0.028    0.293  
  inc_add_1428_40_g173435/ZN            -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.306  
  g191434/ZN                            -      A1->ZN  R     OAI22_X1        1  0.008   0.024    0.330  
  count_cycle_reg[44]/D                 -      D       R     DFF_X1          1  0.027   0.000    0.330  
#-----------------------------------------------------------------------------------------------------
Path 485: VIOLATED (-0.116 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.423
              Slack:=   -0.116

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  FE_OCPC37398_n_20559/Z  -      A->Z    R     BUF_X2          3  0.015   0.035    0.384  
  g178571/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.400  
  g159493/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.419  
  cpuregs_reg[9][23]/D    -      D       R     DFF_X1          1  0.018   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 486: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.031
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.116

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.265  
  inc_add_1428_40_g173417/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.281  
  FE_RC_1522_0/ZN                       -      A->ZN   R     INV_X2          1  0.009   0.013    0.294  
  FE_RC_1520_0/ZN                       -      A2->ZN  F     NAND2_X2        1  0.007   0.014    0.308  
  FE_RC_1518_0/ZN                       -      B1->ZN  R     AOI21_X2        1  0.007   0.024    0.332  
  count_cycle_reg[61]/D                 -      D       R     DFF_X1          1  0.020   0.000    0.332  
#-----------------------------------------------------------------------------------------------------
Path 487: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.116

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  FE_OCPC1428_n_15319/Z                 -      A->Z    R     BUF_X8          5  0.015   0.028    0.292  
  inc_add_1428_40_g173425/ZN            -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.305  
  FE_RC_1413_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.319  
  FE_RC_1412_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.336  
  count_cycle_reg[34]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.336  
#-----------------------------------------------------------------------------------------------------
Path 488: VIOLATED (-0.116 ns) Setup Check with Pin count_cycle_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.116

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  FE_OCPC1428_n_15319/Z                 -      A->Z    R     BUF_X8          5  0.015   0.028    0.292  
  inc_add_1428_40_g173446/ZN            -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.305  
  FE_RC_1461_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.319  
  FE_RC_1460_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.336  
  count_cycle_reg[41]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.336  
#-----------------------------------------------------------------------------------------------------
Path 489: VIOLATED (-0.115 ns) Setup Check with Pin count_cycle_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.334
              Slack:=   -0.115

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173420/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.016    0.281  
  FE_RC_1517_0/ZN                       -      A->ZN   R     INV_X2          1  0.009   0.013    0.294  
  FE_RC_1515_0/ZN                       -      A2->ZN  F     NAND2_X2        1  0.007   0.014    0.308  
  FE_RC_1513_0/ZN                       -      B1->ZN  R     AOI21_X2        1  0.007   0.023    0.330  
  count_cycle_reg[62]/D                 -      D       R     DFF_X1          1  0.019   0.000    0.330  
#-----------------------------------------------------------------------------------------------------
Path 490: VIOLATED (-0.115 ns) Setup Check with Pin cpuregs_reg[25][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.157 (P)    0.102 (P)
            Arrival:=    0.300       -0.005

              Setup:-    0.039
      Required Time:=    0.261
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.115

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.034    0.335  
  g160313/ZN            -      A1->ZN  R     NAND2_X1        1  0.024   0.021    0.357  
  g159282/ZN            -      A->ZN   F     OAI21_X1        1  0.011   0.019    0.376  
  cpuregs_reg[25][9]/D  -      D       F     DFF_X1          1  0.014   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 491: VIOLATED (-0.114 ns) Setup Check with Pin count_cycle_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.024
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.114

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  inc_add_1428_40_g1015/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.272  
  inc_add_1428_40_g956/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.308  
  g168530/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.334  
  count_cycle_reg[29]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 492: VIOLATED (-0.114 ns) Setup Check with Pin count_instr_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.003
          Data Path:+    0.339
              Slack:=   -0.114

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  g175350/ZN                           -      A2->ZN  F     NAND3_X1        1  0.018   0.023    0.290  
  g175346/ZN                           -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.308  
  g164927/ZN                           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.321  
  g164728/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.335  
  count_instr_reg[48]/D                -      D       R     DFF_X1          1  0.009   0.000    0.335  
#----------------------------------------------------------------------------------------------------
Path 493: VIOLATED (-0.114 ns) Setup Check with Pin cpuregs_reg[18][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.024
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.429
              Slack:=   -0.114

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  FE_OCPC1169_n_21657/ZN      -      A->ZN   F     INV_X2          5  0.043   0.021    0.395  
  g160687/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.412  
  FE_RC_267_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.425  
  cpuregs_reg[18][22]/D       -      D       F     DFF_X1          1  0.007   0.000    0.425  
#-------------------------------------------------------------------------------------------
Path 494: VIOLATED (-0.114 ns) Setup Check with Pin count_cycle_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.024
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.114

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1021/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.270  
  inc_add_1428_40_g957/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.308  
  g168497/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.334  
  count_cycle_reg[19]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 495: VIOLATED (-0.114 ns) Setup Check with Pin count_cycle_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.114

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.030    0.256  
  inc_add_1428_40_g1022/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.272  
  inc_add_1428_40_g952/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.309  
  g168524/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.335  
  count_cycle_reg[21]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.335  
#-----------------------------------------------------------------------------------------------------
Path 496: VIOLATED (-0.114 ns) Setup Check with Pin count_instr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.335
              Slack:=   -0.114

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1011/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.270  
  inc_add_1559_34_g962/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.027    0.298  
  g167463/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164701/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.332  
  count_instr_reg[31]/D                -      D       R     DFF_X1          1  0.018   0.000    0.332  
#----------------------------------------------------------------------------------------------------
Path 497: VIOLATED (-0.113 ns) Setup Check with Pin count_cycle_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.024
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.113

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.030    0.256  
  inc_add_1428_40_g1020/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.271  
  inc_add_1428_40_g965/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.308  
  g168525/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.334  
  count_cycle_reg[22]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 498: VIOLATED (-0.113 ns) Setup Check with Pin cpuregs_reg[7][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.026
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.425
              Slack:=   -0.113

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  FE_OCPC1548_n_14805/Z       -      A->Z    R     BUF_X2          4  0.013   0.030    0.406  
  g159441/ZN                  -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.421  
  cpuregs_reg[7][31]/D        -      D       F     DFF_X1          1  0.012   0.000    0.421  
#-------------------------------------------------------------------------------------------
Path 499: VIOLATED (-0.113 ns) Setup Check with Pin count_instr_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.335
              Slack:=   -0.113

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  g175363/ZN                           -      A1->ZN  F     NAND2_X2        1  0.018   0.013    0.280  
  FE_RC_2324_0/ZN                      -      A->ZN   R     OAI211_X1       1  0.007   0.021    0.301  
  g164921/ZN                           -      A1->ZN  F     NAND2_X1        1  0.021   0.017    0.317  
  g164755/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.332  
  count_instr_reg[34]/D                -      D       R     DFF_X1          1  0.009   0.000    0.332  
#----------------------------------------------------------------------------------------------------
Path 500: VIOLATED (-0.113 ns) Setup Check with Pin count_cycle_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.025
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.113

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  FE_OCPC1428_n_15319/Z                 -      A->Z    R     BUF_X8          5  0.015   0.027    0.292  
  inc_add_1428_40_g173439/ZN            -      A1->ZN  F     NAND2_X2        2  0.010   0.013    0.305  
  FE_RC_1466_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.318  
  FE_RC_1465_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.336  
  count_cycle_reg[35]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.336  
#-----------------------------------------------------------------------------------------------------
Path 501: VIOLATED (-0.113 ns) Setup Check with Pin count_instr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.334
              Slack:=   -0.113

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.031    0.252  
  inc_add_1559_34_g1013/ZN             -      A1->ZN  F     NAND2_X1        2  0.016   0.019    0.271  
  FE_RC_661_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.298  
  g166463/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164779/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.330  
  count_instr_reg[18]/D                -      D       R     DFF_X1          1  0.016   0.000    0.330  
#----------------------------------------------------------------------------------------------------
Path 502: VIOLATED (-0.113 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.422
              Slack:=   -0.113

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1372_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.013   0.031    0.366  
  FE_OCPC37397_n_21610/Z  -      A->Z    R     BUF_X1          1  0.022   0.028    0.393  
  g160016/ZN              -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.406  
  FE_RC_249_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.418  
  cpuregs_reg[3][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 503: VIOLATED (-0.113 ns) Setup Check with Pin count_instr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.334
              Slack:=   -0.113

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1015/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.270  
  inc_add_1559_34_g956/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.298  
  g167452/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164724/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.331  
  count_instr_reg[29]/D                -      D       R     DFF_X1          1  0.017   0.000    0.331  
#----------------------------------------------------------------------------------------------------
Path 504: VIOLATED (-0.112 ns) Setup Check with Pin decoded_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.335
              Slack:=   -0.112

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN             -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1451_n_32001/Z  -      A->Z    F     BUF_X2         14  0.016   0.049    0.268  
  g161241/ZN             -      B1->ZN  R     AOI22_X1        1  0.019   0.046    0.315  
  g161047/ZN             -      A2->ZN  F     NAND2_X1        1  0.026   0.016    0.331  
  decoded_rd_reg[0]/D    -      D       F     DFF_X1          1  0.008   0.000    0.331  
#--------------------------------------------------------------------------------------
Path 505: VIOLATED (-0.112 ns) Setup Check with Pin decoded_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.335
              Slack:=   -0.112

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN             -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1451_n_32001/Z  -      A->Z    F     BUF_X2         14  0.016   0.049    0.269  
  g161244/ZN             -      B1->ZN  R     AOI22_X1        1  0.019   0.046    0.315  
  g161050/ZN             -      A2->ZN  F     NAND2_X1        1  0.025   0.016    0.330  
  decoded_rd_reg[3]/D    -      D       F     DFF_X1          1  0.007   0.000    0.330  
#--------------------------------------------------------------------------------------
Path 506: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.112

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  inc_add_1428_40_g1026/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.272  
  inc_add_1428_40_g955/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.308  
  g168475/ZN                            -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.334  
  count_cycle_reg[23]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 507: VIOLATED (-0.112 ns) Setup Check with Pin count_instr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.334
              Slack:=   -0.112

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.034    0.255  
  inc_add_1559_34_g1008/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.271  
  inc_add_1559_34_g953/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.027    0.298  
  g166462/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164797/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.330  
  count_instr_reg[27]/D                -      D       R     DFF_X1          1  0.017   0.000    0.330  
#----------------------------------------------------------------------------------------------------
Path 508: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.112

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  inc_add_1428_40_g1008/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.272  
  inc_add_1428_40_g953/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.310  
  g168513/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.336  
  count_cycle_reg[27]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.336  
#-----------------------------------------------------------------------------------------------------
Path 509: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.024
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.112

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1011/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.269  
  inc_add_1428_40_g962/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.306  
  g168515/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.332  
  count_cycle_reg[31]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.332  
#-----------------------------------------------------------------------------------------------------
Path 510: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.024
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.112

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1009/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.269  
  inc_add_1428_40_g191479/ZN            -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.306  
  g191478/ZN                            -      A1->ZN  F     AND2_X2         1  0.012   0.026    0.332  
  count_cycle_reg[20]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.332  
#-----------------------------------------------------------------------------------------------------
Path 511: VIOLATED (-0.112 ns) Setup Check with Pin count_cycle_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.024
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.112

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1014/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.269  
  inc_add_1428_40_g963/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.306  
  g168531/ZN                            -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.332  
  count_cycle_reg[30]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.332  
#-----------------------------------------------------------------------------------------------------
Path 512: VIOLATED (-0.112 ns) Setup Check with Pin decoded_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.241       -0.004

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.333
              Slack:=   -0.112

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN             -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1451_n_32001/Z  -      A->Z    F     BUF_X2         14  0.016   0.049    0.269  
  g161243/ZN             -      B1->ZN  R     AOI22_X1        1  0.019   0.045    0.314  
  g161049/ZN             -      A2->ZN  F     NAND2_X1        1  0.025   0.015    0.329  
  decoded_rd_reg[2]/D    -      D       F     DFF_X1          1  0.007   0.000    0.329  
#--------------------------------------------------------------------------------------
Path 513: VIOLATED (-0.112 ns) Setup Check with Pin decoded_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.334
              Slack:=   -0.112

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN             -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1451_n_32001/Z  -      A->Z    F     BUF_X2         14  0.016   0.049    0.268  
  g161242/ZN             -      B1->ZN  R     AOI22_X1        1  0.019   0.046    0.314  
  g161048/ZN             -      A2->ZN  F     NAND2_X1        1  0.025   0.016    0.330  
  decoded_rd_reg[1]/D    -      D       F     DFF_X1          1  0.007   0.000    0.330  
#--------------------------------------------------------------------------------------
Path 514: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[4][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.023
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.429
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  FE_OCPC1169_n_21657/ZN      -      A->ZN   F     INV_X2          5  0.043   0.021    0.394  
  g176908/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.412  
  g176907/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.425  
  cpuregs_reg[4][22]/D        -      D       F     DFF_X1          1  0.007   0.000    0.425  
#-------------------------------------------------------------------------------------------
Path 515: VIOLATED (-0.111 ns) Setup Check with Pin decoded_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.334
              Slack:=   -0.111

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN             -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN             -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1451_n_32001/Z  -      A->Z    F     BUF_X2         14  0.016   0.049    0.268  
  g161245/ZN             -      B1->ZN  R     AOI22_X1        1  0.019   0.045    0.314  
  g161051/ZN             -      A2->ZN  F     NAND2_X1        1  0.025   0.016    0.330  
  decoded_rd_reg[4]/D    -      D       F     DFF_X1          1  0.008   0.000    0.330  
#--------------------------------------------------------------------------------------
Path 516: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[18][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.428
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.016    0.385  
  g160680/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.402  
  g159731/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.421  
  cpuregs_reg[18][17]/D   -      D       F     DFF_X1          1  0.011   0.000    0.421  
#---------------------------------------------------------------------------------------
Path 517: VIOLATED (-0.111 ns) Setup Check with Pin count_cycle_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.332
              Slack:=   -0.111

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1023/ZN              -      A1->ZN  F     NAND2_X1        2  0.013   0.017    0.271  
  FE_RC_665_0/ZN                        -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.298  
  g168522/ZN                            -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.328  
  count_cycle_reg[28]/D                 -      D       R     DFF_X1          1  0.008   0.000    0.328  
#-----------------------------------------------------------------------------------------------------
Path 518: VIOLATED (-0.111 ns) Setup Check with Pin count_cycle_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.025
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.338
              Slack:=   -0.111

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  inc_add_1428_40_g1024/ZN              -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.275  
  FE_RC_664_0/ZN                        -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.290  
  FE_RC_663_0/ZN                        -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.307  
  g168529/ZN                            -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.334  
  count_cycle_reg[26]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.334  
#-----------------------------------------------------------------------------------------------------
Path 519: VIOLATED (-0.111 ns) Setup Check with Pin count_instr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.332
              Slack:=   -0.111

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.032    0.252  
  inc_add_1559_34_g1012/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.269  
  inc_add_1559_34_g920/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.297  
  g166475/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.306  
  g164778/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.329  
  count_instr_reg[17]/D                -      D       R     DFF_X1          1  0.016   0.000    0.329  
#----------------------------------------------------------------------------------------------------
Path 520: VIOLATED (-0.111 ns) Setup Check with Pin instr_jal_reg/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) instr_jal_reg/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.097 (P)
            Arrival:=    0.242       -0.010

              Setup:-    0.088
      Required Time:=    0.155
       Launch Clock:=   -0.010
          Data Path:+    0.276
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g189421/ZN                  -      A1->ZN  R     NAND2_X4        7  0.012   0.031    0.205  
  FE_OCPC1451_n_32001/Z       -      A->Z    R     BUF_X2         14  0.023   0.060    0.266  
  instr_jal_reg/SE            -      SE      R     SDFF_X1        14  0.039   0.000    0.266  
#-------------------------------------------------------------------------------------------
Path 521: VIOLATED (-0.111 ns) Setup Check with Pin count_instr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.003
          Data Path:+    0.334
              Slack:=   -0.111

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1014/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.271  
  inc_add_1559_34_g963/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.298  
  g166525/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164704/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.331  
  count_instr_reg[30]/D                -      D       R     DFF_X1          1  0.017   0.000    0.331  
#----------------------------------------------------------------------------------------------------
Path 522: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.329       -0.004

              Setup:-    0.028
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.111

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  FE_OCPC37398_n_20559/Z  -      A->Z    R     BUF_X2          3  0.015   0.035    0.384  
  g178570/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.398  
  FE_RC_1756_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.412  
  cpuregs_reg[3][23]/D    -      D       R     DFF_X1          1  0.008   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 523: VIOLATED (-0.111 ns) Setup Check with Pin count_instr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.332
              Slack:=   -0.111

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1020/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.269  
  FE_RC_671_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.296  
  g166523/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.304  
  g164788/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.328  
  count_instr_reg[22]/D                -      D       R     DFF_X1          1  0.017   0.000    0.328  
#----------------------------------------------------------------------------------------------------
Path 524: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  FE_OCPC1169_n_21657/ZN      -      A->ZN   F     INV_X2          5  0.043   0.021    0.395  
  g177042/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.412  
  g177041/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.424  
  cpuregs_reg[9][22]/D        -      D       F     DFF_X1          1  0.006   0.000    0.424  
#-------------------------------------------------------------------------------------------
Path 525: VIOLATED (-0.111 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.023
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  FE_OCPC1169_n_21657/ZN      -      A->ZN   F     INV_X2          5  0.043   0.021    0.395  
  g182329/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.412  
  g177153/ZN                  -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.424  
  cpuregs_reg[3][22]/D        -      D       F     DFF_X1          1  0.006   0.000    0.424  
#-------------------------------------------------------------------------------------------
Path 526: VIOLATED (-0.110 ns) Setup Check with Pin count_instr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.003
          Data Path:+    0.334
              Slack:=   -0.110

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.034    0.255  
  inc_add_1559_34_g1025/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.271  
  inc_add_1559_34_g954/ZN              -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.298  
  g166461/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.307  
  g164793/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.330  
  count_instr_reg[25]/D                -      D       R     DFF_X1          1  0.016   0.000    0.330  
#----------------------------------------------------------------------------------------------------
Path 527: VIOLATED (-0.110 ns) Setup Check with Pin count_instr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.332
              Slack:=   -0.110

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1023/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.269  
  FE_RC_667_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.008   0.027    0.296  
  g166506/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.305  
  g164758/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.328  
  count_instr_reg[28]/D                -      D       R     DFF_X1          1  0.017   0.000    0.328  
#----------------------------------------------------------------------------------------------------
Path 528: VIOLATED (-0.110 ns) Setup Check with Pin count_cycle_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.335
              Slack:=   -0.110

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.026    0.267  
  FE_RC_1529_0/ZN                       -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.282  
  FE_RC_1528_0/ZN                       -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.299  
  g168519/ZN                            -      A1->ZN  R     AND2_X1         1  0.015   0.032    0.331  
  count_cycle_reg[32]/D                 -      D       R     DFF_X1          1  0.010   0.000    0.331  
#-----------------------------------------------------------------------------------------------------
Path 529: VIOLATED (-0.110 ns) Setup Check with Pin count_instr_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.331
              Slack:=   -0.110

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.029    0.267  
  g175367/ZN                           -      A1->ZN  F     NAND2_X4        1  0.018   0.011    0.278  
  FE_RC_673_0/ZN                       -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.298  
  g164922/ZN                           -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.314  
  g164723/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.328  
  count_instr_reg[36]/D                -      D       R     DFF_X1          1  0.009   0.000    0.328  
#----------------------------------------------------------------------------------------------------
Path 530: VIOLATED (-0.110 ns) Setup Check with Pin count_instr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.332
              Slack:=   -0.110

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1009/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.269  
  FE_RC_1479_0/ZN                      -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.286  
  FE_RC_1478_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.304  
  g164757/ZN                           -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.329  
  count_instr_reg[20]/D                -      D       R     DFF_X1          1  0.017   0.000    0.329  
#----------------------------------------------------------------------------------------------------
Path 531: VIOLATED (-0.110 ns) Setup Check with Pin count_instr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.003

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.003
          Data Path:+    0.333
              Slack:=   -0.110

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.034    0.255  
  inc_add_1559_34_g1024/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.269  
  FE_RC_669_0/ZN                       -      B1->ZN  R     OAI21_X1        1  0.008   0.027    0.296  
  g167461/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.305  
  g164795/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.329  
  count_instr_reg[26]/D                -      D       R     DFF_X1          1  0.017   0.000    0.329  
#----------------------------------------------------------------------------------------------------
Path 532: VIOLATED (-0.109 ns) Setup Check with Pin count_instr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.330
              Slack:=   -0.109

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  inc_add_1559_34_g1026/ZN             -      A1->ZN  F     NAND2_X2        1  0.016   0.014    0.267  
  inc_add_1559_34_g955/ZN              -      A->ZN   R     XNOR2_X1        1  0.007   0.027    0.294  
  g167443/ZN                           -      A->ZN   F     INV_X1          1  0.019   0.009    0.303  
  g164789/ZN                           -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.326  
  count_instr_reg[23]/D                -      D       R     DFF_X1          1  0.016   0.000    0.326  
#----------------------------------------------------------------------------------------------------
Path 533: VIOLATED (-0.109 ns) Setup Check with Pin count_instr_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.003
          Data Path:+    0.333
              Slack:=   -0.109

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X4          1  0.009   0.013    0.217  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.022    0.238  
  fopt184482/ZN                        -      A->ZN   R     INV_X16        38  0.014   0.027    0.265  
  g175375/ZN                           -      A1->ZN  F     NAND2_X2        1  0.018   0.013    0.279  
  FE_RC_681_0/ZN                       -      A->ZN   R     OAI211_X1       1  0.008   0.021    0.299  
  g164967/ZN                           -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.315  
  g164721/ZN                           -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.329  
  count_instr_reg[33]/D                -      D       R     DFF_X1          1  0.009   0.000    0.329  
#----------------------------------------------------------------------------------------------------
Path 534: VIOLATED (-0.109 ns) Setup Check with Pin count_cycle_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.223
       Launch Clock:=   -0.004
          Data Path:+    0.336
              Slack:=   -0.109

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g1012/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.269  
  inc_add_1428_40_g920/ZN               -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.306  
  g168518/ZN                            -      A1->ZN  F     AND2_X2         1  0.012   0.026    0.332  
  count_cycle_reg[17]/D                 -      D       F     DFF_X1          1  0.008   0.000    0.332  
#-----------------------------------------------------------------------------------------------------
Path 535: VIOLATED (-0.109 ns) Setup Check with Pin count_instr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.330
              Slack:=   -0.109

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.034    0.255  
  inc_add_1559_34_g1010/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.269  
  FE_RC_2323_0/ZN                      -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.284  
  FE_RC_2322_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.302  
  g164790/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.327  
  count_instr_reg[24]/D                -      D       R     DFF_X1          1  0.017   0.000    0.327  
#----------------------------------------------------------------------------------------------------
Path 536: VIOLATED (-0.109 ns) Setup Check with Pin count_cycle_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.028
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.333
              Slack:=   -0.109

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  g174905/ZN                            -      A1->ZN  F     NAND3_X1        1  0.014   0.019    0.276  
  g174904/ZN                            -      A->ZN   R     OAI211_X1       1  0.011   0.022    0.298  
  g168527/ZN                            -      A1->ZN  R     AND2_X2         1  0.021   0.030    0.329  
  count_cycle_reg[24]/D                 -      D       R     DFF_X1          1  0.008   0.000    0.329  
#-----------------------------------------------------------------------------------------------------
Path 537: VIOLATED (-0.109 ns) Setup Check with Pin count_instr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.330
              Slack:=   -0.109

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.031    0.252  
  inc_add_1559_34_g1021/ZN             -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.267  
  FE_RC_1471_0/ZN                      -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.284  
  FE_RC_1470_0/ZN                      -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.302  
  g164781/ZN                           -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.326  
  count_instr_reg[19]/D                -      D       R     DFF_X1          1  0.016   0.000    0.326  
#----------------------------------------------------------------------------------------------------
Path 538: VIOLATED (-0.109 ns) Setup Check with Pin cpuregs_reg[17][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.031
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.420
              Slack:=   -0.109

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   R     INV_X4         11  0.013   0.026    0.335  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   F     INV_X2          5  0.016   0.017    0.352  
  FE_OCPC37439_n_1916/Z   -      A->Z    F     BUF_X1          2  0.009   0.031    0.383  
  g159155/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.029    0.413  
  cpuregs_reg[17][17]/D   -      D       R     DFF_X1          1  0.021   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 539: VIOLATED (-0.108 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.010
          Data Path:+    0.275
              Slack:=   -0.108

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g189421/ZN                  -      A1->ZN  R     NAND2_X4        7  0.012   0.031    0.205  
  FE_OCPC1451_n_32001/Z       -      A->Z    R     BUF_X2         14  0.023   0.060    0.265  
  decoded_imm_j_reg[12]/SE    -      SE      R     SDFF_X1        14  0.039   0.000    0.265  
#-------------------------------------------------------------------------------------------
Path 540: VIOLATED (-0.108 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.010
          Data Path:+    0.275
              Slack:=   -0.108

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g189421/ZN                  -      A1->ZN  R     NAND2_X4        7  0.012   0.031    0.205  
  FE_OCPC1451_n_32001/Z       -      A->Z    R     BUF_X2         14  0.023   0.060    0.265  
  decoded_imm_j_reg[14]/SE    -      SE      R     SDFF_X1        14  0.039   0.000    0.265  
#-------------------------------------------------------------------------------------------
Path 541: VIOLATED (-0.108 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.010
          Data Path:+    0.275
              Slack:=   -0.108

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g189421/ZN                  -      A1->ZN  R     NAND2_X4        7  0.012   0.031    0.205  
  FE_OCPC1451_n_32001/Z       -      A->Z    R     BUF_X2         14  0.023   0.060    0.265  
  decoded_imm_j_reg[13]/SE    -      SE      R     SDFF_X1        14  0.039   0.000    0.265  
#-------------------------------------------------------------------------------------------
Path 542: VIOLATED (-0.108 ns) Setup Check with Pin cpuregs_reg[10][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.023
      Required Time:=    0.316
       Launch Clock:=   -0.004
          Data Path:+    0.428
              Slack:=   -0.108

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  FE_OCPC1169_n_21657/ZN      -      A->ZN   F     INV_X2          5  0.043   0.021    0.395  
  g160566/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.412  
  FE_RC_227_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.424  
  cpuregs_reg[10][22]/D       -      D       F     DFF_X1          1  0.006   0.000    0.424  
#-------------------------------------------------------------------------------------------
Path 543: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[5][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.026
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.425
              Slack:=   -0.107

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  FE_OCPC1548_n_14805/Z       -      A->Z    R     BUF_X2          4  0.013   0.030    0.406  
  g159319/ZN                  -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.421  
  cpuregs_reg[5][31]/D        -      D       F     DFF_X1          1  0.013   0.000    0.421  
#-------------------------------------------------------------------------------------------
Path 544: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.026
      Required Time:=    0.314
       Launch Clock:=   -0.004
          Data Path:+    0.425
              Slack:=   -0.107

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  FE_OCPC1548_n_14805/Z       -      A->Z    R     BUF_X2          4  0.013   0.030    0.406  
  g159047/ZN                  -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.421  
  cpuregs_reg[11][31]/D       -      D       F     DFF_X1          1  0.013   0.000    0.421  
#-------------------------------------------------------------------------------------------
Path 545: VIOLATED (-0.107 ns) Setup Check with Pin cpuregs_reg[13][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.025
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.424
              Slack:=   -0.107

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1554_n_14805/ZN      -      A->ZN   R     INV_X4          5  0.012   0.022    0.376  
  FE_OCPC1548_n_14805/Z       -      A->Z    R     BUF_X2          4  0.013   0.030    0.406  
  g159077/ZN                  -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.420  
  cpuregs_reg[13][31]/D       -      D       F     DFF_X1          1  0.012   0.000    0.420  
#-------------------------------------------------------------------------------------------
Path 546: VIOLATED (-0.106 ns) Setup Check with Pin cpuregs_reg[16][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.331       -0.004

              Setup:-    0.030
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.106

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.023    0.366  
  FE_OFC19_n_1040/ZN      -      A->ZN   F     INV_X4          9  0.012   0.017    0.383  
  g184159/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.407  
  cpuregs_reg[16][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 547: VIOLATED (-0.105 ns) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.103 (P)
            Arrival:=    0.243       -0.004

              Setup:-    0.029
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.323
              Slack:=   -0.105

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003_dup/Z  -      A->Z    R     BUF_X8          7  0.023   0.030    0.286  
  g161331/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.299  
  g194275/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.020    0.319  
  decoded_imm_j_reg[3]/D   -      D       R     DFF_X1          1  0.013   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 548: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[2][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.372  
  g160718/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.387  
  g159623/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.407  
  cpuregs_reg[2][30]/D    -      D       R     DFF_X1          1  0.019   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 549: VIOLATED (-0.105 ns) Setup Check with Pin cpuregs_reg[6][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.178 (P)    0.103 (P)
            Arrival:=    0.322       -0.004

              Setup:-    0.030
      Required Time:=    0.291
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.105

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1372_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.013   0.031    0.366  
  g160873/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.382  
  FE_RC_212_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.396  
  cpuregs_reg[6][18]/D    -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 550: VIOLATED (-0.105 ns) Setup Check with Pin alu_out_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.032
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.105

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK      -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q       -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82567__180006/ZN      -      A1->ZN  R     OR2_X4          2  0.025   0.029    0.158  
  g81922/ZN              -      A->ZN   F     INV_X4          3  0.009   0.011    0.169  
  g190233/ZN             -      B1->ZN  R     AOI21_X4        1  0.006   0.025    0.195  
  FE_RC_921_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.023   0.019    0.214  
  FE_OCPC1049_n_10509/Z  -      A->Z    F     BUF_X2          4  0.009   0.031    0.244  
  g189919/ZN             -      A1->ZN  R     NOR3_X1         1  0.008   0.036    0.280  
  g164697/ZN             -      A1->ZN  F     NOR2_X1         1  0.029   0.012    0.292  
  g162741/ZN             -      B->ZN   R     OAI211_X1       1  0.010   0.026    0.318  
  alu_out_q_reg[4]/D     -      D       R     DFF_X1          1  0.025   0.000    0.318  
#--------------------------------------------------------------------------------------
Path 551: VIOLATED (-0.105 ns) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.241       -0.004

              Setup:-    0.029
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.321
              Slack:=   -0.105

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003_dup/Z  -      A->Z    R     BUF_X8          7  0.023   0.030    0.286  
  g161293/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.299  
  g187071/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.018    0.316  
  decoded_imm_j_reg[4]/D   -      D       R     DFF_X1          1  0.011   0.000    0.316  
#----------------------------------------------------------------------------------------
Path 552: VIOLATED (-0.104 ns) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.104

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN   -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                   -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1457_n_16396/ZN   -      A->ZN   R     INV_X8         10  0.012   0.024    0.282  
  g183862/ZN               -      A1->ZN  F     AOI22_X2        1  0.014   0.016    0.298  
  g183861/ZN               -      A2->ZN  R     NAND2_X2        1  0.014   0.023    0.320  
  decoded_imm_j_reg[15]/D  -      D       R     DFF_X1          1  0.012   0.000    0.320  
#----------------------------------------------------------------------------------------
Path 553: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[15][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.099 (P)
            Arrival:=    0.331       -0.008

              Setup:-    0.025
      Required Time:=    0.306
       Launch Clock:=   -0.008
          Data Path:+    0.417
              Slack:=   -0.104

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g179744/ZN                     -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.410  
  cpuregs_reg[15][30]/D          -      D       F     DFF_X1          1  0.011   0.000    0.410  
#----------------------------------------------------------------------------------------------
Path 554: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[2][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.041    0.368  
  g178564/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.385  
  g159618/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.405  
  cpuregs_reg[2][23]/D    -      D       R     DFF_X1          1  0.019   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 555: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[7][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.099 (P)
            Arrival:=    0.331       -0.008

              Setup:-    0.025
      Required Time:=    0.306
       Launch Clock:=   -0.008
          Data Path:+    0.417
              Slack:=   -0.104

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g179745/ZN                     -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.410  
  cpuregs_reg[7][30]/D           -      D       F     DFF_X1          1  0.011   0.000    0.410  
#----------------------------------------------------------------------------------------------
Path 556: VIOLATED (-0.104 ns) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.325
              Slack:=   -0.104

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN   -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                   -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN   -      A->ZN   R     INV_X4          7  0.012   0.027    0.285  
  g161240/ZN               -      A1->ZN  F     AOI22_X1        1  0.016   0.016    0.301  
  g161046/ZN               -      A2->ZN  R     NAND2_X1        1  0.016   0.020    0.321  
  decoded_imm_j_reg[20]/D  -      D       R     DFF_X1          1  0.010   0.000    0.321  
#----------------------------------------------------------------------------------------
Path 557: VIOLATED (-0.104 ns) Setup Check with Pin cpuregs_reg[2][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.023
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.422
              Slack:=   -0.104

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.017    0.385  
  g160705/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.403  
  FE_RC_229_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.013   0.012    0.415  
  cpuregs_reg[2][17]/D    -      D       F     DFF_X1          1  0.007   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 558: VIOLATED (-0.103 ns) Setup Check with Pin count_instr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.003

              Setup:-    0.030
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.326
              Slack:=   -0.103

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK               -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q                -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN             -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN             -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN             -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC857_inc_add_1559_34_n_772/ZN  -      A->ZN   R     INV_X2          1  0.009   0.017    0.221  
  FE_OCPC859_inc_add_1559_34_n_772/Z   -      A->Z    R     BUF_X8         17  0.010   0.033    0.254  
  g175120/ZN                           -      A1->ZN  F     NAND3_X1        1  0.016   0.020    0.274  
  g175116/ZN                           -      A2->ZN  R     NAND2_X1        1  0.011   0.019    0.293  
  g167466/ZN                           -      A->ZN   F     INV_X1          1  0.010   0.008    0.300  
  g164786/ZN                           -      B1->ZN  R     OAI21_X1        1  0.004   0.022    0.323  
  count_instr_reg[21]/D                -      D       R     DFF_X1          1  0.016   0.000    0.323  
#----------------------------------------------------------------------------------------------------
Path 559: VIOLATED (-0.103 ns) Setup Check with Pin reg_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.028
      Required Time:=    0.215
       Launch Clock:=   -0.010
          Data Path:+    0.328
              Slack:=   -0.103

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q          -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                   -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z         -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN      -      A->ZN   R     INV_X32        18  0.010   0.021    0.207  
  g174231/ZN                   -      A1->ZN  F     NAND3_X2        2  0.012   0.028    0.235  
  FE_RC_1888_0/ZN              -      A2->ZN  R     NAND3_X2        2  0.019   0.027    0.262  
  FE_OCPC1150_current_pc_29/Z  -      A->Z    R     BUF_X1          1  0.015   0.024    0.286  
  g192481/ZN                   -      A1->ZN  F     NAND2_X1        1  0.007   0.018    0.304  
  g176512/ZN                   -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.319  
  reg_pc_reg[29]/D             -      D       R     DFF_X1          1  0.009   0.000    0.319  
#--------------------------------------------------------------------------------------------
Path 560: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[6][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.373  
  g160885/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  g159895/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.407  
  cpuregs_reg[6][30]/D    -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 561: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[19][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.420
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC37439_n_1916/Z   -      A->Z    R     BUF_X1          2  0.018   0.031    0.400  
  g159183/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.413  
  cpuregs_reg[19][17]/D   -      D       F     DFF_X1          1  0.011   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 562: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[9][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.437
              Slack:=   -0.103

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.038    0.395  
  g159994/ZN                       -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.412  
  g159482/ZN                       -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.432  
  cpuregs_reg[9][12]/D             -      D       R     DFF_X1          1  0.017   0.000    0.432  
#------------------------------------------------------------------------------------------------
Path 563: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.334       -0.008

              Setup:-    0.026
      Required Time:=    0.308
       Launch Clock:=   -0.008
          Data Path:+    0.419
              Slack:=   -0.103

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g179750/ZN                     -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.411  
  cpuregs_reg[11][30]/D          -      D       F     DFF_X1          1  0.012   0.000    0.411  
#----------------------------------------------------------------------------------------------
Path 564: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[4][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.024
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.421
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.018    0.386  
  g160788/ZN              -      A1->ZN  R     NAND2_X4        1  0.010   0.012    0.398  
  g159821/ZN              -      A->ZN   F     OAI21_X1        1  0.007   0.016    0.414  
  cpuregs_reg[4][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 565: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[19][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.410
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.015    0.381  
  g159196/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.406  
  cpuregs_reg[19][30]/D   -      D       R     DFF_X1          1  0.018   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 566: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[6][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.023
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.422
              Slack:=   -0.103

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.017    0.386  
  g160872/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.403  
  FE_RC_282_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.415  
  cpuregs_reg[6][17]/D    -      D       F     DFF_X1          1  0.006   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 567: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[5][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.099 (P)
            Arrival:=    0.332       -0.008

              Setup:-    0.025
      Required Time:=    0.307
       Launch Clock:=   -0.008
          Data Path:+    0.417
              Slack:=   -0.103

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g179746/ZN                     -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.409  
  cpuregs_reg[5][30]/D           -      D       F     DFF_X1          1  0.012   0.000    0.409  
#----------------------------------------------------------------------------------------------
Path 568: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[13][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.334       -0.008

              Setup:-    0.025
      Required Time:=    0.308
       Launch Clock:=   -0.008
          Data Path:+    0.419
              Slack:=   -0.103

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g179747/ZN                     -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.411  
  cpuregs_reg[13][30]/D          -      D       F     DFF_X1          1  0.011   0.000    0.411  
#----------------------------------------------------------------------------------------------
Path 569: VIOLATED (-0.103 ns) Setup Check with Pin cpuregs_reg[12][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.029
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.103

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.038    0.383  
  g177315/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.398  
  g177314/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.413  
  cpuregs_reg[12][31]/D       -      D       R     DFF_X1          1  0.010   0.000    0.413  
#-------------------------------------------------------------------------------------------
Path 570: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[10][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.411
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.031    0.373  
  g160574/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  g159530/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.407  
  cpuregs_reg[10][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 571: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[13][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.025
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.410
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.367  
  FE_RC_1380_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.016   0.020    0.387  
  g159050/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.019    0.406  
  cpuregs_reg[13][4]/D    -      D       F     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 572: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[14][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.028
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.102

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.038    0.383  
  g160635/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.399  
  FE_RC_278_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.412  
  cpuregs_reg[14][31]/D       -      D       R     DFF_X1          1  0.009   0.000    0.412  
#-------------------------------------------------------------------------------------------
Path 573: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[1][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.099 (P)
            Arrival:=    0.332       -0.008

              Setup:-    0.024
      Required Time:=    0.308
       Launch Clock:=   -0.008
          Data Path:+    0.418
              Slack:=   -0.102

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g195128/ZN                     -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.410  
  cpuregs_reg[1][30]/D           -      D       F     DFF_X1          1  0.009   0.000    0.410  
#----------------------------------------------------------------------------------------------
Path 574: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.028
      Required Time:=    0.312
       Launch Clock:=   -0.004
          Data Path:+    0.418
              Slack:=   -0.102

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.038    0.383  
  g176975/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.398  
  g176974/ZN                  -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.414  
  cpuregs_reg[9][31]/D        -      D       R     DFF_X1          1  0.009   0.000    0.414  
#-------------------------------------------------------------------------------------------
Path 575: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN  -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                  -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN  -      A->ZN   R     INV_X4          7  0.012   0.027    0.285  
  g161233/ZN              -      A1->ZN  F     AOI22_X1        1  0.016   0.016    0.301  
  g161038/ZN              -      A2->ZN  R     NAND2_X1        1  0.013   0.019    0.319  
  decoded_imm_j_reg[9]/D  -      D       R     DFF_X1          1  0.010   0.000    0.319  
#---------------------------------------------------------------------------------------
Path 576: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[3][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.423
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.018    0.386  
  g160017/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.404  
  FE_RC_259_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.415  
  cpuregs_reg[3][17]/D    -      D       F     DFF_X1          1  0.006   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 577: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[5][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.026
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.418
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC37435_n_1916/Z   -      A->Z    R     BUF_X2          3  0.018   0.029    0.398  
  g159279/ZN              -      B1->ZN  F     OAI21_X1        1  0.011   0.014    0.411  
  cpuregs_reg[5][17]/D    -      D       F     DFF_X1          1  0.013   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 578: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN              -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003/Z     -      A->Z    R     BUF_X8         15  0.023   0.036    0.291  
  g161337/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.306  
  g161037/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.320  
  decoded_imm_j_reg[8]/D  -      D       R     DFF_X1          1  0.009   0.000    0.320  
#---------------------------------------------------------------------------------------
Path 579: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.102

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003/Z      -      A->Z    R     BUF_X8         15  0.023   0.035    0.290  
  g161340/ZN               -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.305  
  g178531/ZN               -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.319  
  decoded_imm_j_reg[11]/D  -      D       R     DFF_X1          1  0.010   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 580: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.323
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN  -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                  -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN  -      A->ZN   R     INV_X4          7  0.012   0.026    0.283  
  g161247/ZN              -      A1->ZN  F     AOI22_X1        1  0.016   0.018    0.301  
  g161031/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.018    0.319  
  decoded_imm_j_reg[2]/D  -      D       R     DFF_X1          1  0.009   0.000    0.319  
#---------------------------------------------------------------------------------------
Path 581: VIOLATED (-0.102 ns) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN  -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                  -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN  -      A->ZN   R     INV_X4          7  0.012   0.026    0.284  
  g161229/ZN              -      A1->ZN  F     AOI22_X1        1  0.016   0.017    0.301  
  g161034/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.018    0.320  
  decoded_imm_j_reg[5]/D  -      D       R     DFF_X1          1  0.009   0.000    0.320  
#---------------------------------------------------------------------------------------
Path 582: VIOLATED (-0.102 ns) Setup Check with Pin count_cycle_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.102

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.253  
  g174888/ZN                            -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.267  
  FE_RC_1833_0/ZN                       -      A->ZN   R     OAI211_X1       1  0.007   0.021    0.288  
  g168472/ZN                            -      A1->ZN  R     AND2_X2         1  0.021   0.030    0.318  
  count_cycle_reg[18]/D                 -      D       R     DFF_X1          1  0.008   0.000    0.318  
#-----------------------------------------------------------------------------------------------------
Path 583: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[15][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.026
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.418
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC37435_n_1916/Z   -      A->Z    R     BUF_X2          3  0.018   0.029    0.398  
  g159123/ZN              -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.411  
  cpuregs_reg[15][17]/D   -      D       F     DFF_X1          1  0.012   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 584: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[20][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.099 (P)
            Arrival:=    0.333       -0.008

              Setup:-    0.025
      Required Time:=    0.308
       Launch Clock:=   -0.008
          Data Path:+    0.417
              Slack:=   -0.102

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  g189225/ZN                     -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.409  
  cpuregs_reg[20][30]/D          -      D       F     DFF_X1          1  0.010   0.000    0.409  
#----------------------------------------------------------------------------------------------
Path 585: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[14][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.102

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.040    0.368  
  g178566/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.385  
  g159099/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.405  
  cpuregs_reg[14][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 586: VIOLATED (-0.102 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.024
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.416
              Slack:=   -0.102

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.036    0.361  
  FE_OCPC1571_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          4  0.022   0.035    0.396  
  g159490/ZN                       -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.411  
  cpuregs_reg[9][20]/D             -      D       F     DFF_X1          1  0.009   0.000    0.411  
#------------------------------------------------------------------------------------------------
Path 587: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[4][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.028
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.101

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.037    0.382  
  g176915/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.398  
  g176914/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.412  
  cpuregs_reg[4][31]/D        -      D       R     DFF_X1          1  0.008   0.000    0.412  
#-------------------------------------------------------------------------------------------
Path 588: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[25][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.014    0.381  
  g159313/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.405  
  cpuregs_reg[25][30]/D   -      D       R     DFF_X1          1  0.018   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 589: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.414
              Slack:=   -0.101

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.037    0.382  
  g176521/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.397  
  g176520/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.410  
  cpuregs_reg[3][31]/D        -      D       R     DFF_X1          1  0.009   0.000    0.410  
#-------------------------------------------------------------------------------------------
Path 590: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[13][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.418
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC37435_n_1916/Z   -      A->Z    R     BUF_X2          3  0.018   0.029    0.398  
  g159063/ZN              -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.411  
  cpuregs_reg[13][17]/D   -      D       F     DFF_X1          1  0.012   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 591: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[12][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.423
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.018    0.386  
  g160591/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.404  
  FE_RC_251_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.415  
  cpuregs_reg[12][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 592: VIOLATED (-0.101 ns) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.323
              Slack:=   -0.101

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003/Z      -      A->Z    R     BUF_X8         15  0.023   0.036    0.291  
  g161342/ZN               -      A1->ZN  F     NAND2_X2        1  0.015   0.013    0.304  
  g183407/ZN               -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.319  
  decoded_imm_j_reg[16]/D  -      D       R     DFF_X1          1  0.010   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 593: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[2][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.004
          Data Path:+    0.419
              Slack:=   -0.101

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1552_n_14805/Z       -      A->Z    F     BUF_X4          9  0.012   0.035    0.389  
  g160719/ZN                  -      A1->ZN  R     NAND2_X2        1  0.011   0.014    0.403  
  FE_RC_1227_0/ZN             -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.415  
  cpuregs_reg[2][31]/D        -      D       F     DFF_X1          1  0.007   0.000    0.415  
#-------------------------------------------------------------------------------------------
Path 594: VIOLATED (-0.101 ns) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.323
              Slack:=   -0.101

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN   -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                   -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN   -      A->ZN   R     INV_X4          7  0.012   0.027    0.285  
  g161234/ZN               -      A1->ZN  F     AOI22_X1        1  0.016   0.016    0.301  
  g161039/ZN               -      A2->ZN  R     NAND2_X1        1  0.013   0.018    0.319  
  decoded_imm_j_reg[10]/D  -      D       R     DFF_X1          1  0.009   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 595: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[31][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.015    0.381  
  g179742/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.405  
  cpuregs_reg[31][30]/D   -      D       R     DFF_X1          1  0.016   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 596: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[10][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.028
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.101

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.038    0.383  
  g160575/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.399  
  FE_RC_274_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.412  
  cpuregs_reg[10][31]/D       -      D       R     DFF_X1          1  0.009   0.000    0.412  
#-------------------------------------------------------------------------------------------
Path 597: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[6][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.028
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.415
              Slack:=   -0.101

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.035    0.296  
  g172988/ZN                  -      B1->ZN  F     AOI21_X4        1  0.026   0.022    0.317  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   R     INV_X8         13  0.016   0.028    0.345  
  FE_OCPC1552_n_14805/Z       -      A->Z    R     BUF_X4          9  0.015   0.037    0.382  
  g160888/ZN                  -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.398  
  FE_RC_225_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.411  
  cpuregs_reg[6][31]/D        -      D       R     DFF_X1          1  0.009   0.000    0.411  
#-------------------------------------------------------------------------------------------
Path 598: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[9][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.422
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.018    0.386  
  g160531/ZN              -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.404  
  FE_RC_253_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.415  
  cpuregs_reg[9][17]/D    -      D       F     DFF_X1          1  0.006   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 599: VIOLATED (-0.101 ns) Setup Check with Pin count_cycle_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.026
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.323
              Slack:=   -0.101

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.264  
  inc_add_1428_40_g173429/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.284  
  FE_RC_1441_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.300  
  FE_RC_1440_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.019    0.319  
  count_cycle_reg[60]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.319  
#-----------------------------------------------------------------------------------------------------
Path 600: VIOLATED (-0.101 ns) Setup Check with Pin cpuregs_reg[13][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.025
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.409
              Slack:=   -0.101

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g160137/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.386  
  g159055/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.404  
  cpuregs_reg[13][9]/D    -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 601: VIOLATED (-0.100 ns) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN  -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                  -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN  -      A->ZN   R     INV_X4          7  0.012   0.026    0.284  
  g161231/ZN              -      A1->ZN  F     AOI22_X1        1  0.016   0.016    0.300  
  g161036/ZN              -      A2->ZN  R     NAND2_X1        1  0.013   0.018    0.318  
  decoded_imm_j_reg[7]/D  -      D       R     DFF_X1          1  0.009   0.000    0.318  
#---------------------------------------------------------------------------------------
Path 602: VIOLATED (-0.100 ns) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.100

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN   -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                   -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1455_n_16396/ZN   -      A->ZN   R     INV_X4          7  0.012   0.027    0.285  
  g161238/ZN               -      A1->ZN  F     AOI22_X1        1  0.016   0.017    0.302  
  g191513/ZN               -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.318  
  decoded_imm_j_reg[18]/D  -      D       R     DFF_X1          1  0.009   0.000    0.318  
#----------------------------------------------------------------------------------------
Path 603: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[4][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.099 (P)
            Arrival:=    0.334       -0.008

              Setup:-    0.024
      Required Time:=    0.309
       Launch Clock:=   -0.008
          Data Path:+    0.417
              Slack:=   -0.100

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC19_n_1040/ZN             -      A->ZN   R     INV_X4          9  0.013   0.029    0.396  
  FE_RC_2328_0/ZN                -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.410  
  cpuregs_reg[4][30]/D           -      D       F     DFF_X1          1  0.009   0.000    0.410  
#----------------------------------------------------------------------------------------------
Path 604: VIOLATED (-0.100 ns) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN              -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003/Z     -      A->Z    R     BUF_X8         15  0.023   0.035    0.290  
  g161334/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.305  
  g161035/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.318  
  decoded_imm_j_reg[6]/D  -      D       R     DFF_X1          1  0.009   0.000    0.318  
#---------------------------------------------------------------------------------------
Path 605: VIOLATED (-0.100 ns) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.100

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003_dup/Z  -      A->Z    R     BUF_X8          7  0.023   0.031    0.286  
  g193519/ZN               -      A1->ZN  F     AOI22_X1        1  0.011   0.015    0.301  
  g193518/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.318  
  decoded_imm_j_reg[19]/D  -      D       R     DFF_X1          1  0.009   0.000    0.318  
#----------------------------------------------------------------------------------------
Path 606: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[14][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.408
              Slack:=   -0.100

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.031    0.373  
  g160634/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.386  
  g159106/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.404  
  cpuregs_reg[14][30]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 607: VIOLATED (-0.100 ns) Setup Check with Pin count_cycle_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.026
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.322
              Slack:=   -0.100

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.022    0.263  
  inc_add_1428_40_g173442/ZN            -      A1->ZN  F     NAND2_X1        2  0.014   0.019    0.283  
  FE_RC_1488_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.298  
  FE_RC_1487_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.318  
  count_cycle_reg[51]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.318  
#-----------------------------------------------------------------------------------------------------
Path 608: VIOLATED (-0.100 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.028
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.433
              Slack:=   -0.100

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.042    0.399  
  g178677/ZN                       -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.415  
  FE_RC_547_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.428  
  cpuregs_reg[9][28]/D             -      D       R     DFF_X1          1  0.009   0.000    0.428  
#------------------------------------------------------------------------------------------------
Path 609: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[26][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.024
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.414
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.071    0.364  
  FE_RC_501_0/ZN          -      A1->ZN  R     OR2_X1          1  0.052   0.033    0.397  
  FE_RC_500_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.009   0.012    0.409  
  cpuregs_reg[26][30]/D   -      D       F     DFF_X1          1  0.007   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 610: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[21][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.099 (P)
            Arrival:=    0.333       -0.008

              Setup:-    0.026
      Required Time:=    0.307
       Launch Clock:=   -0.008
          Data Path:+    0.414
              Slack:=   -0.099

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC18_n_1040/ZN             -      A->ZN   R     INV_X4          8  0.013   0.026    0.393  
  g179749/ZN                     -      B1->ZN  F     OAI21_X2        1  0.016   0.013    0.407  
  cpuregs_reg[21][30]/D          -      D       F     DFF_X1          1  0.012   0.000    0.407  
#----------------------------------------------------------------------------------------------
Path 611: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[10][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.410
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.023    0.341  
  FE_OCPC37368_n_34602/Z  -      A->Z    R     BUF_X2          2  0.014   0.028    0.369  
  g191927/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.383  
  g159509/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.403  
  cpuregs_reg[10][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 612: VIOLATED (-0.099 ns) Setup Check with Pin alu_out_q_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.104 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.031
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.319
              Slack:=   -0.099

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK     -      CK      R     (arrival)      61  0.067       -   -0.003  
  reg_op2_reg[7]/QN     -      CK->QN  R     DFFR_X1         2  0.067   0.097    0.094  
  FE_OCPC1395_n_8167/Z  -      A->Z    R     BUF_X4          3  0.022   0.027    0.121  
  g82202__173821/ZN     -      A1->ZN  F     NAND2_X1        3  0.009   0.027    0.148  
  FE_DBTC30_n_15748/ZN  -      A->ZN   R     INV_X2          2  0.018   0.020    0.167  
  FE_RC_1652_0/ZN       -      B1->ZN  F     OAI21_X2        1  0.010   0.017    0.185  
  FE_RC_1625_0/ZN       -      A->ZN   R     AOI21_X4        1  0.013   0.040    0.225  
  g81462__7118/ZN       -      A1->ZN  F     NAND2_X4        5  0.021   0.023    0.248  
  g165321/ZN            -      A->ZN   F     XNOR2_X1        1  0.012   0.039    0.287  
  g162742/ZN            -      C1->ZN  R     OAI211_X1       1  0.010   0.029    0.316  
  alu_out_q_reg[8]/D    -      D       R     DFF_X1          1  0.021   0.000    0.316  
#-------------------------------------------------------------------------------------
Path 613: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[14][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.420
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  FE_OCPC1568_n_1916/ZN   -      A->ZN   F     INV_X4          8  0.018   0.018    0.386  
  g160621/ZN              -      A2->ZN  R     NAND2_X2        1  0.010   0.015    0.402  
  FE_RC_404_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.413  
  cpuregs_reg[14][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 614: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[6][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.041    0.368  
  g172352/ZN              -      A2->ZN  F     NAND2_X2        1  0.030   0.015    0.383  
  g159887/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.402  
  cpuregs_reg[6][23]/D    -      D       R     DFF_X1          1  0.018   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 615: VIOLATED (-0.099 ns) Setup Check with Pin cpuregs_reg[19][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.099

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g190744/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.401  
  cpuregs_reg[19][20]/D   -      D       R     DFF_X1          1  0.018   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 616: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[26][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.031
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.410
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.070    0.363  
  g189695/ZN              -      A1->ZN  F     NAND2_X1        1  0.052   0.019    0.382  
  g159326/ZN              -      A->ZN   R     OAI21_X1        1  0.015   0.023    0.405  
  cpuregs_reg[26][10]/D   -      D       R     DFF_X1          1  0.021   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 617: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[12][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.006
          Data Path:+    0.410
              Slack:=   -0.098

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.040    0.372  
  g177177/ZN                  -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.390  
  g177176/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.404  
  cpuregs_reg[12][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#-------------------------------------------------------------------------------------------
Path 618: VIOLATED (-0.098 ns) Setup Check with Pin count_cycle_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.098

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.266  
  inc_add_1428_40_g173443/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.020    0.285  
  FE_RC_1456_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.301  
  FE_RC_1455_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.320  
  count_cycle_reg[49]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.320  
#-----------------------------------------------------------------------------------------------------
Path 619: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[12][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.006
          Data Path:+    0.410
              Slack:=   -0.098

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.040    0.372  
  g178549/ZN                  -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.390  
  g177494/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.404  
  cpuregs_reg[12][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#-------------------------------------------------------------------------------------------
Path 620: VIOLATED (-0.098 ns) Setup Check with Pin count_cycle_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.026
      Required Time:=    0.219
       Launch Clock:=   -0.004
          Data Path:+    0.321
              Slack:=   -0.098

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.028    0.269  
  inc_add_1428_40_g173434/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.015    0.284  
  FE_RC_2313_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.298  
  FE_RC_2312_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.317  
  count_cycle_reg[37]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.317  
#-----------------------------------------------------------------------------------------------------
Path 621: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[12][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.006
          Data Path:+    0.410
              Slack:=   -0.098

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.040    0.372  
  g176764/ZN                  -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.390  
  g176763/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.404  
  cpuregs_reg[12][26]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#-------------------------------------------------------------------------------------------
Path 622: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[9][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.005
          Data Path:+    0.433
              Slack:=   -0.098

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1569_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          7  0.021   0.042    0.399  
  g159992/ZN                       -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.416  
  FE_RC_332_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.429  
  cpuregs_reg[9][14]/D             -      D       R     DFF_X1          1  0.009   0.000    0.429  
#------------------------------------------------------------------------------------------------
Path 623: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[17][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.099 (P)
            Arrival:=    0.333       -0.008

              Setup:-    0.025
      Required Time:=    0.308
       Launch Clock:=   -0.008
          Data Path:+    0.414
              Slack:=   -0.098

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.017    0.195  
  g165732/ZN                     -      A2->ZN  R     NAND2_X1        3  0.010   0.037    0.232  
  FE_RC_898_0/ZN                 -      B1->ZN  F     OAI21_X1        1  0.028   0.041    0.273  
  g163096/ZN                     -      A->ZN   R     AOI21_X4        2  0.025   0.080    0.353  
  FE_OFC17_n_1040_dup/ZN         -      A->ZN   F     INV_X8          2  0.051   0.014    0.367  
  FE_OFC18_n_1040/ZN             -      A->ZN   R     INV_X4          8  0.013   0.026    0.393  
  g179748/ZN                     -      B1->ZN  F     OAI21_X2        1  0.016   0.013    0.406  
  cpuregs_reg[17][30]/D          -      D       F     DFF_X1          1  0.010   0.000    0.406  
#----------------------------------------------------------------------------------------------
Path 624: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[5][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.098

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC235_n_21659/Z         -      A->Z    F     BUF_X2          5  0.019   0.039    0.376  
  g159294/ZN                  -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.402  
  cpuregs_reg[5][22]/D        -      D       R     DFF_X1          1  0.018   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 625: VIOLATED (-0.098 ns) Setup Check with Pin cpuregs_reg[13][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.098

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC235_n_21659/Z         -      A->Z    F     BUF_X2          5  0.019   0.039    0.377  
  FE_RC_2329_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.402  
  cpuregs_reg[13][22]/D       -      D       R     DFF_X1          1  0.017   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 626: VIOLATED (-0.098 ns) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.319
              Slack:=   -0.098

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN              -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN              -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN              -      A1->ZN  F     NAND2_X4        7  0.016   0.027    0.219  
  FE_OCPC1448_n_32001/ZN  -      A->ZN   R     INV_X4          1  0.016   0.019    0.238  
  g32/ZN                  -      A1->ZN  F     NAND2_X4        3  0.009   0.020    0.258  
  FE_OCPC1457_n_16396/ZN  -      A->ZN   R     INV_X8         10  0.012   0.024    0.281  
  g174455/ZN              -      A1->ZN  F     AOI22_X1        1  0.014   0.016    0.297  
  g161030/ZN              -      A2->ZN  R     NAND2_X1        1  0.013   0.018    0.315  
  decoded_imm_j_reg[1]/D  -      D       R     DFF_X1          1  0.009   0.000    0.315  
#---------------------------------------------------------------------------------------
Path 627: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[24][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.031    0.373  
  g177460/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  g177459/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.402  
  cpuregs_reg[24][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 628: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[7][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.097

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC235_n_21659/Z         -      A->Z    F     BUF_X2          5  0.019   0.039    0.376  
  g158897__8757/ZN            -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.402  
  cpuregs_reg[7][22]/D        -      D       R     DFF_X1          1  0.017   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 629: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[27][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.015    0.381  
  g179740/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.402  
  cpuregs_reg[27][30]/D   -      D       R     DFF_X1          1  0.014   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 630: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[23][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.015    0.381  
  g159256/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.020    0.402  
  cpuregs_reg[23][30]/D   -      D       R     DFF_X1          1  0.013   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 631: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[19][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.097

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC235_n_21659/Z         -      A->Z    F     BUF_X2          5  0.019   0.039    0.376  
  g159188/ZN                  -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.401  
  cpuregs_reg[19][22]/D       -      D       R     DFF_X1          1  0.017   0.000    0.401  
#-------------------------------------------------------------------------------------------
Path 632: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[29][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040_dup/ZN  -      A->ZN   R     INV_X8          2  0.026   0.024    0.367  
  FE_OFC18_n_1040/ZN      -      A->ZN   F     INV_X4          8  0.012   0.015    0.381  
  g159437/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.020    0.401  
  cpuregs_reg[29][30]/D   -      D       R     DFF_X1          1  0.013   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 633: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[8][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.023
      Required Time:=    0.316
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.097

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.024    0.242  
  add_1312_30_g175018/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.018    0.260  
  add_1312_30_g7012/ZN        -      A->ZN   F     XNOR2_X2        1  0.009   0.039    0.299  
  g172988/ZN                  -      B1->ZN  R     AOI21_X4        1  0.015   0.036    0.335  
  FE_OCPC1549_n_14805/ZN      -      A->ZN   F     INV_X8         13  0.028   0.019    0.354  
  FE_OCPC1552_n_14805/Z       -      A->Z    F     BUF_X4          9  0.012   0.035    0.389  
  g176567/ZN                  -      A1->ZN  R     NAND2_X4        1  0.010   0.012    0.401  
  g176566/ZN                  -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.413  
  cpuregs_reg[8][31]/D        -      D       F     DFF_X1          1  0.006   0.000    0.413  
#-------------------------------------------------------------------------------------------
Path 634: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[13][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.097

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159069/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][23]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 635: VIOLATED (-0.096 ns) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.318
              Slack:=   -0.096

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN               -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN               -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g189421/ZN               -      A1->ZN  F     NAND2_X4        7  0.016   0.028    0.220  
  g189423/ZN               -      A1->ZN  R     NOR2_X4         2  0.016   0.035    0.255  
  FE_OFC191_n_32003_dup/Z  -      A->Z    R     BUF_X8          7  0.023   0.031    0.286  
  g161343/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.300  
  g193537/ZN               -      A2->ZN  R     NAND2_X1        1  0.007   0.015    0.314  
  decoded_imm_j_reg[17]/D  -      D       R     DFF_X1          1  0.008   0.000    0.314  
#----------------------------------------------------------------------------------------
Path 636: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.333       -0.005

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.367  
  g159075/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 637: VIOLATED (-0.096 ns) Setup Check with Pin reg_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.322
              Slack:=   -0.096

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.022    0.181  
  g179289/ZN                        -      A1->ZN  F     NAND2_X4        1  0.014   0.012    0.192  
  g169362/ZN                        -      A1->ZN  R     NAND2_X2        4  0.006   0.026    0.218  
  FE_OCPC981_n_10398/ZN             -      A->ZN   F     INV_X2          1  0.020   0.013    0.231  
  FE_RC_1631_0/ZN                   -      B1->ZN  R     OAI21_X4        2  0.008   0.028    0.259  
  FE_OCPC1153_n_33686/Z             -      A->Z    R     BUF_X2          1  0.020   0.025    0.284  
  g191015/ZN                        -      A->ZN   F     INV_X1          1  0.007   0.008    0.292  
  g165389/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.025    0.317  
  reg_pc_reg[25]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.317  
#-------------------------------------------------------------------------------------------------
Path 638: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159072/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 639: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159071/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 640: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g190739/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 641: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[26][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.333       -0.005

              Setup:-    0.024
      Required Time:=    0.309
       Launch Clock:=   -0.005
          Data Path:+    0.410
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.071    0.364  
  FE_RC_519_0/ZN          -      A1->ZN  R     OR2_X2          1  0.052   0.029    0.393  
  FE_RC_518_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.405  
  cpuregs_reg[26][13]/D   -      D       F     DFF_X1          1  0.007   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 642: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159070/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 643: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[26][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.406
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.071    0.364  
  g191714/ZN              -      A1->ZN  F     NAND2_X1        1  0.052   0.020    0.384  
  FE_RC_2331_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.016   0.017    0.401  
  cpuregs_reg[26][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 644: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[13][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159066/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][18]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 645: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[30][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.406
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.373  
  g160952/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.388  
  FE_RC_444_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.401  
  cpuregs_reg[30][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 646: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  FE_OCPC37412_n_20655/Z  -      A->Z    R     BUF_X2          1  0.018   0.028    0.376  
  g178666/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.388  
  FE_RC_442_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.401  
  cpuregs_reg[9][26]/D    -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 647: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[28][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.031    0.373  
  g193995/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  g177093/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.401  
  cpuregs_reg[28][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 648: VIOLATED (-0.096 ns) Setup Check with Pin mem_wstrb_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.316
              Slack:=   -0.096

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   F     INV_X1          2  0.011   0.010    0.175  
  g82177__189764/ZN                -      A1->ZN  R     NOR2_X1         1  0.006   0.023    0.197  
  FE_OCPC37376_n_32352/Z           -      A->Z    R     BUF_X2          3  0.016   0.030    0.227  
  FE_RC_2154_0/ZN                  -      A1->ZN  F     NAND2_X1        2  0.012   0.029    0.256  
  g81578__185770/ZN                -      A1->ZN  R     NAND3_X1        2  0.020   0.028    0.284  
  g162919/ZN                       -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.300  
  g162739/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.312  
  mem_wstrb_reg[3]/D               -      D       R     DFF_X1          1  0.009   0.000    0.312  
#------------------------------------------------------------------------------------------------
Path 649: VIOLATED (-0.096 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.096

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g190734/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.400  
  cpuregs_reg[11][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 650: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.409
              Slack:=   -0.095

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC803_n_25731/ZN       -      A->ZN   R     INV_X2          4  0.009   0.019    0.347  
  FE_OCPC37419_n_25731/Z      -      A->Z    R     BUF_X1          1  0.011   0.029    0.375  
  g178544/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.389  
  g176484/ZN                  -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.405  
  cpuregs_reg[9][21]/D        -      D       R     DFF_X1          1  0.009   0.000    0.405  
#-------------------------------------------------------------------------------------------
Path 651: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[17][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g159157/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.399  
  cpuregs_reg[17][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 652: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[8][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.373  
  g177322/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.387  
  g177321/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.401  
  cpuregs_reg[8][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 653: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.029    0.372  
  g177290/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.387  
  g177289/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.400  
  cpuregs_reg[3][30]/D    -      D       R     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 654: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[18][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.031    0.373  
  g160699/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  FE_RC_448_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.401  
  cpuregs_reg[18][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 655: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[13][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.335       -0.005

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g193721/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][13]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 656: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[19][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.024
      Required Time:=    0.305
       Launch Clock:=   -0.006
          Data Path:+    0.406
              Slack:=   -0.095

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z  -      A->Z    F     BUF_X32        42  0.010   0.051    0.360  
  g160230/ZN            -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.382  
  g159172/ZN            -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.400  
  cpuregs_reg[19][6]/D  -      D       F     DFF_X1          1  0.009   0.000    0.400  
#-------------------------------------------------------------------------------------
Path 657: VIOLATED (-0.095 ns) Setup Check with Pin reg_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.313
              Slack:=   -0.095

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X4         12  0.021   0.026    0.146  
  FE_OCPC1348_n_7881/Z           -      A->Z    F     BUF_X4          4  0.015   0.031    0.177  
  g171704_dup/ZN                 -      B1->ZN  R     OAI21_X4        1  0.007   0.027    0.205  
  g81190__188257/ZN              -      A1->ZN  F     NAND2_X2        2  0.019   0.018    0.223  
  FE_RC_895_0/ZN                 -      A1->ZN  R     NAND2_X1        2  0.010   0.022    0.245  
  FE_OCPC37268_n_30763/Z         -      A->Z    R     BUF_X1          1  0.015   0.026    0.271  
  FE_OCPC1318_n_30763/ZN         -      A->ZN   F     INV_X1          1  0.009   0.013    0.284  
  g184924/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.308  
  reg_pc_reg[26]/D               -      D       R     DFF_X1          1  0.016   0.000    0.308  
#----------------------------------------------------------------------------------------------
Path 658: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[12][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.373  
  g176637/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.388  
  g176636/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.401  
  cpuregs_reg[12][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 659: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[4][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.041    0.368  
  g177488/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.386  
  g177487/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.014    0.400  
  cpuregs_reg[4][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 660: VIOLATED (-0.095 ns) Setup Check with Pin cpuregs_reg[8][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.095

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.041    0.368  
  g184855/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.385  
  g184853/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.400  
  cpuregs_reg[8][23]/D    -      D       R     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 661: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[13][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.335       -0.005

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.367  
  g159067/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 662: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[2][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.031
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160707/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  g159613/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.401  
  cpuregs_reg[2][19]/D    -      D       R     DFF_X1          1  0.019   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 663: VIOLATED (-0.094 ns) Setup Check with Pin mem_wstrb_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wstrb_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.023
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.320
              Slack:=   -0.094

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1206_n_17429_dup/Z        -      A->Z    R     BUF_X2          2  0.011   0.032    0.196  
  FE_RC_544_0/ZN                   -      B1->ZN  F     OAI21_X4        4  0.015   0.016    0.212  
  FE_OCPC1598_n_31757/Z            -      A->Z    F     BUF_X1          1  0.011   0.029    0.241  
  g81569__1857/ZN                  -      A2->ZN  F     OR2_X2          2  0.006   0.046    0.287  
  g162918/ZN                       -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.305  
  g162737/ZN                       -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.316  
  mem_wstrb_reg[1]/D               -      D       F     DFF_X1          1  0.006   0.000    0.316  
#------------------------------------------------------------------------------------------------
Path 664: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[1][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g194104/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[1][20]/D    -      D       R     DFF_X1          1  0.014   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 665: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[15][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g159126/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.396  
  cpuregs_reg[15][20]/D   -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 666: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[22][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  g175027/ZN              -      A2->ZN  F     NAND3_X2        1  0.018   0.024    0.274  
  g175026/ZN              -      A->ZN   R     OAI221_X2       1  0.013   0.028    0.303  
  g163096/ZN              -      B1->ZN  F     AOI21_X4        2  0.045   0.040    0.343  
  FE_OFC17_n_1040/ZN      -      A->ZN   R     INV_X8         14  0.026   0.030    0.373  
  g160781/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.386  
  FE_RC_446_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.399  
  cpuregs_reg[22][30]/D   -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 667: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[21][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.376  
  g187423/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[21][20]/D   -      D       R     DFF_X1          1  0.014   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 668: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[12][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.040    0.368  
  g16/ZN                  -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.385  
  g176853/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.399  
  cpuregs_reg[12][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 669: VIOLATED (-0.094 ns) Setup Check with Pin cpuregs_reg[10][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.094

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g195487_dup/ZN          -      A1->ZN  R     NAND2_X4       14  0.011   0.040    0.368  
  g172351/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.385  
  FE_RC_1763_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.400  
  cpuregs_reg[10][23]/D   -      D       R     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 670: VIOLATED (-0.094 ns) Setup Check with Pin mem_wstrb_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.313
              Slack:=   -0.094

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   F     DFF_X1          2  0.070   0.102    0.098  
  FE_OCPC1204_n_17429/Z            -      A->Z    F     BUF_X4          4  0.009   0.030    0.128  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    F     BUF_X2          3  0.008   0.028    0.156  
  FE_OCPC1206_n_17429/Z            -      A->Z    F     BUF_X2          4  0.007   0.031    0.187  
  g81971__173985/ZN                -      A1->ZN  R     NOR2_X2         1  0.009   0.024    0.211  
  g81884__174176/ZN                -      A1->ZN  F     NAND2_X2        2  0.016   0.022    0.233  
  FE_RC_1253_0/ZN                  -      A2->ZN  R     NAND2_X2        3  0.013   0.025    0.258  
  FE_OCPC1319_n_16123/Z            -      A->Z    R     BUF_X2          2  0.015   0.024    0.282  
  g174180/ZN                       -      A2->ZN  F     NAND2_X1        1  0.007   0.015    0.297  
  g162736/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.310  
  mem_wstrb_reg[0]/D               -      D       R     DFF_X1          1  0.009   0.000    0.310  
#------------------------------------------------------------------------------------------------
Path 671: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[17][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.093

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC235_n_21659/Z         -      A->Z    F     BUF_X2          5  0.019   0.039    0.376  
  g159158/ZN                  -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.398  
  cpuregs_reg[17][22]/D       -      D       R     DFF_X1          1  0.014   0.000    0.398  
#-------------------------------------------------------------------------------------------
Path 672: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[7][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  FE_RC_1760_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.396  
  cpuregs_reg[7][20]/D    -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 673: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[25][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.018    0.377  
  g187428/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[25][20]/D   -      D       R     DFF_X1          1  0.015   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 674: VIOLATED (-0.093 ns) Setup Check with Pin reg_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.311
              Slack:=   -0.093

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.040    0.151  
  FE_OCPC1348_n_7881/Z           -      A->Z    R     BUF_X4          4  0.031   0.032    0.182  
  g81268__172495/ZN              -      A1->ZN  F     NAND2_X1        1  0.012   0.017    0.200  
  FE_RC_1882_0/ZN                -      A2->ZN  R     NAND2_X2        2  0.010   0.022    0.222  
  FE_RC_1884_0/ZN                -      A->ZN   F     INV_X2          2  0.014   0.013    0.235  
  FE_RC_775_0/ZN                 -      B2->ZN  R     OAI21_X4        2  0.007   0.035    0.270  
  fopt176206/ZN                  -      A->ZN   F     INV_X1          1  0.022   0.012    0.282  
  g165408/ZN                     -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.306  
  reg_pc_reg[28]/D               -      D       R     DFF_X1          1  0.016   0.000    0.306  
#----------------------------------------------------------------------------------------------
Path 675: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[2][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.093

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.035    0.361  
  g160717/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.376  
  g159624/ZN                  -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.396  
  cpuregs_reg[2][29]/D        -      D       R     DFF_X1          1  0.019   0.000    0.396  
#-------------------------------------------------------------------------------------------
Path 676: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[5][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.375  
  g187425/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.396  
  cpuregs_reg[5][20]/D    -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 677: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[13][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.337       -0.005

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g183710/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][11]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 678: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[23][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.017    0.376  
  g190749/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[23][20]/D   -      D       R     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 679: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[13][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g159064/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.401  
  cpuregs_reg[13][19]/D   -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 680: VIOLATED (-0.093 ns) Setup Check with Pin alu_out_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.314
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK       -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q        -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82014__180007/ZN       -      A1->ZN  F     NAND2_X2        3  0.025   0.022    0.151  
  FE_OCPC37402_n_22239/Z  -      A->Z    F     BUF_X2          2  0.013   0.029    0.180  
  g166195/ZN              -      A2->ZN  F     AND2_X4         2  0.006   0.032    0.212  
  FE_OCPC37307_n_1400/Z   -      A->Z    F     BUF_X2          2  0.009   0.025    0.238  
  g166006/ZN              -      A->ZN   R     INV_X1          1  0.005   0.012    0.249  
  g189918/ZN              -      A1->ZN  F     NOR3_X1         1  0.007   0.009    0.258  
  g164678/ZN              -      A1->ZN  R     NOR2_X1         1  0.006   0.022    0.280  
  g162740/ZN              -      A->ZN   F     OAI211_X1       1  0.016   0.030    0.310  
  alu_out_q_reg[2]/D      -      D       F     DFF_X1          1  0.017   0.000    0.310  
#---------------------------------------------------------------------------------------
Path 681: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[27][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.018    0.376  
  g190759/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[27][20]/D   -      D       R     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 682: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[12][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.101 (P)
            Arrival:=    0.337       -0.006

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.006
          Data Path:+    0.408
              Slack:=   -0.093

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.039    0.371  
  g176800/ZN                  -      A2->ZN  F     NAND2_X1        1  0.031   0.018    0.388  
  g176799/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.402  
  cpuregs_reg[12][28]/D       -      D       R     DFF_X1          1  0.009   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 683: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[29][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.018    0.376  
  g158893__187421/ZN      -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[29][20]/D   -      D       R     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 684: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[26][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.102 (P)
            Arrival:=    0.336       -0.005

              Setup:-    0.031
      Required Time:=    0.305
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.071    0.364  
  g195019/ZN              -      A1->ZN  F     NAND2_X4        1  0.052   0.013    0.377  
  g159327/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.021    0.398  
  cpuregs_reg[26][11]/D   -      D       R     DFF_X1          1  0.021   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 685: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[10][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.093

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.035    0.361  
  g160573/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.377  
  g159529/ZN                  -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[10][29]/D       -      D       R     DFF_X1          1  0.017   0.000    0.396  
#-------------------------------------------------------------------------------------------
Path 686: VIOLATED (-0.093 ns) Setup Check with Pin cpuregs_reg[31][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.093

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.359  
  g193767/ZN              -      A->ZN   F     INV_X8         14  0.018   0.018    0.376  
  g159460/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[31][20]/D   -      D       R     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 687: VIOLATED (-0.092 ns) Setup Check with Pin count_cycle_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.025
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.320
              Slack:=   -0.092

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.023    0.265  
  inc_add_1428_40_g173419/ZN            -      A1->ZN  F     NAND2_X1        2  0.015   0.019    0.283  
  FE_RC_1502_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.299  
  FE_RC_1501_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.316  
  count_cycle_reg[55]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.316  
#-----------------------------------------------------------------------------------------------------
Path 688: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[6][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160874/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  g159883/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.400  
  cpuregs_reg[6][19]/D    -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 689: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[15][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.031    0.340  
  FE_OCPC770_n_27299/Z    -      A->Z    F     BUF_X4          6  0.018   0.035    0.375  
  g180482/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.399  
  cpuregs_reg[15][19]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 690: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[13][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.102 (P)
            Arrival:=    0.336       -0.005

              Setup:-    0.025
      Required Time:=    0.311
       Launch Clock:=   -0.005
          Data Path:+    0.409
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g160138/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.386  
  g159056/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.404  
  cpuregs_reg[13][10]/D   -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 691: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[19][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.404
              Slack:=   -0.092

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1778_0/ZN         -      B1->ZN  R     OAI21_X4        1  0.020   0.037    0.292  
  g195015/ZN              -      A1->ZN  F     NAND2_X4        3  0.023   0.028    0.320  
  g189168_dup195018/ZN    -      A1->ZN  R     NAND2_X4       10  0.016   0.034    0.354  
  fopt195028/ZN           -      A->ZN   F     INV_X1          2  0.023   0.014    0.368  
  g183715/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.029    0.397  
  cpuregs_reg[19][11]/D   -      D       R     DFF_X1          1  0.018   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 692: VIOLATED (-0.092 ns) Setup Check with Pin cpuregs_reg[6][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.092

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.035    0.361  
  g160883/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.377  
  g159893/ZN                  -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.396  
  cpuregs_reg[6][29]/D        -      D       R     DFF_X1          1  0.016   0.000    0.396  
#-------------------------------------------------------------------------------------------
Path 693: VIOLATED (-0.092 ns) Setup Check with Pin count_cycle_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.318
              Slack:=   -0.092

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1245_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X4          1  0.010   0.013    0.221  
  inc_add_1428_40_g173414/ZN            -      A1->ZN  F     NAND2_X4        1  0.007   0.021    0.241  
  FE_OCPC1427_n_15319/ZN                -      A->ZN   R     INV_X16        29  0.014   0.024    0.265  
  inc_add_1428_40_g173423/ZN            -      A1->ZN  F     NAND2_X2        2  0.015   0.015    0.280  
  FE_RC_1493_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.295  
  FE_RC_1492_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.314  
  count_cycle_reg[48]/D                 -      D       F     DFF_X1          1  0.012   0.000    0.314  
#-----------------------------------------------------------------------------------------------------
Path 694: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[15][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.020    0.369  
  g159129/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.394  
  cpuregs_reg[15][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 695: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[12][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.101 (P)
            Arrival:=    0.339       -0.006

              Setup:-    0.028
      Required Time:=    0.311
       Launch Clock:=   -0.006
          Data Path:+    0.408
              Slack:=   -0.091

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.038    0.370  
  g177526/ZN                  -      A2->ZN  F     NAND2_X1        1  0.031   0.019    0.389  
  g177525/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.402  
  cpuregs_reg[12][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.402  
#-------------------------------------------------------------------------------------------
Path 696: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[2][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.031
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.057    0.354  
  g172548/ZN              -      A2->ZN  F     NAND2_X1        1  0.041   0.020    0.374  
  g159620/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.394  
  cpuregs_reg[2][26]/D    -      D       R     DFF_X1          1  0.020   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 697: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[7][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.020    0.369  
  g158894__2391/ZN        -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.394  
  cpuregs_reg[7][23]/D    -      D       R     DFF_X1          1  0.017   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 698: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.023
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1232_n_30120/Z   -      A->Z    F     BUF_X4         12  0.021   0.046    0.371  
  g176599/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.389  
  g176597/ZN              -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.402  
  cpuregs_reg[9][29]/D    -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 699: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[4][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.024
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.410
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.028    0.361  
  g195021/ZN              -      A2->ZN  R     NAND2_X1        1  0.018   0.023    0.384  
  g159811/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.019    0.403  
  cpuregs_reg[4][11]/D    -      D       F     DFF_X1          1  0.009   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 700: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.300
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0/ZN         -      A2->ZN  F     AND2_X4         4  0.013   0.036    0.371  
  g159034/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.392  
  cpuregs_reg[11][18]/D   -      D       R     DFF_X1          1  0.014   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 701: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[2][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.102 (P)
            Arrival:=    0.332       -0.005

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.005
          Data Path:+    0.398
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.057    0.354  
  g191709/ZN              -      A2->ZN  F     NAND2_X1        1  0.041   0.019    0.373  
  g159614/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.393  
  cpuregs_reg[2][20]/D    -      D       R     DFF_X1          1  0.019   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 702: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[5][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.300
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g179319/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.266  
  FE_RC_1289_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.016    0.283  
  FE_RC_1288_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.299  
  FE_RC_1287_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.318  
  FE_RC_1373_0/ZN         -      A2->ZN  F     NAND2_X4        3  0.013   0.017    0.334  
  FE_RC_1383_0/ZN         -      A2->ZN  F     AND2_X4         4  0.013   0.036    0.371  
  g159281/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.391  
  cpuregs_reg[5][18]/D    -      D       R     DFF_X1          1  0.014   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 703: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[2][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.057    0.354  
  g160692/ZN              -      A1->ZN  F     NAND2_X1        1  0.041   0.018    0.373  
  g159603/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.021    0.394  
  cpuregs_reg[2][9]/D     -      D       R     DFF_X1          1  0.019   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 704: VIOLATED (-0.091 ns) Setup Check with Pin cpu_state_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.244       -0.004

              Setup:-    0.029
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.309
              Slack:=   -0.091

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN           -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g180063/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.211  
  g187813/ZN           -      A->ZN   R     INV_X4          4  0.014   0.018    0.229  
  g180065/ZN           -      A1->ZN  F     NAND2_X2        1  0.010   0.013    0.242  
  g359/ZN              -      A1->ZN  R     NAND3_X2        3  0.007   0.021    0.263  
  FE_RC_1451_0/ZN      -      A1->ZN  F     NAND2_X2        4  0.018   0.020    0.283  
  g158915__187018/ZN   -      A1->ZN  R     NOR2_X1         1  0.012   0.022    0.305  
  cpu_state_reg[5]/D   -      D       R     DFF_X1          1  0.014   0.000    0.305  
#------------------------------------------------------------------------------------
Path 705: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[13][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.005
          Data Path:+    0.404
              Slack:=   -0.091

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.024    0.367  
  g159073/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.399  
  cpuregs_reg[13][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 706: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[8][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.101 (P)
            Arrival:=    0.333       -0.006

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.006
          Data Path:+    0.399
              Slack:=   -0.090

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.048    0.355  
  g194886/ZN            -      A1->ZN  F     NAND2_X1        1  0.031   0.018    0.372  
  g159635/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.393  
  cpuregs_reg[8][11]/D  -      D       R     DFF_X1          1  0.018   0.000    0.393  
#-------------------------------------------------------------------------------------
Path 707: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[26][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.031
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.090

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.058    0.351  
  g160827/ZN              -      A1->ZN  F     NAND2_X2        1  0.051   0.016    0.366  
  g159316/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.388  
  cpuregs_reg[26][1]/D    -      D       R     DFF_X1          1  0.021   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 708: VIOLATED (-0.090 ns) Setup Check with Pin count_cycle_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.031
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.310
              Slack:=   -0.090

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1246_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4         10  0.011   0.031    0.256  
  g174861/ZN                            -      A2->ZN  F     NAND3_X1        1  0.014   0.023    0.280  
  FE_RC_1506_0/ZN                       -      B1->ZN  R     AOI21_X1        1  0.013   0.026    0.306  
  count_cycle_reg[25]/D                 -      D       R     DFF_X1          1  0.021   0.000    0.306  
#-----------------------------------------------------------------------------------------------------
Path 709: VIOLATED (-0.090 ns) Setup Check with Pin count_instr_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.311
              Slack:=   -0.090

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK                -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[0]/Q                 -      CK->Q   F     SDFF_X2         2  0.065   0.107    0.104  
  inc_add_1559_34_g194411/ZN           -      A2->ZN  F     AND2_X4         3  0.019   0.036    0.140  
  inc_add_1559_34_g194412/ZN           -      A1->ZN  R     NAND2_X2        1  0.006   0.018    0.157  
  inc_add_1559_34_g1059/ZN             -      A1->ZN  F     NOR2_X4         1  0.013   0.010    0.167  
  inc_add_1559_34_g1036/ZN             -      A2->ZN  R     NAND2_X4        3  0.006   0.019    0.186  
  FE_OCPC856_inc_add_1559_34_n_772/ZN  -      A->ZN   F     INV_X4          1  0.012   0.008    0.194  
  inc_add_1559_34_g184483/ZN           -      A1->ZN  R     NAND2_X4        2  0.004   0.025    0.219  
  fopt184482/ZN                        -      A->ZN   F     INV_X16        38  0.021   0.015    0.234  
  inc_add_1559_34_g184486/ZN           -      B1->ZN  R     OAI22_X1        1  0.011   0.039    0.273  
  g166450/ZN                           -      A->ZN   F     INV_X1          1  0.030   0.010    0.283  
  g164693/ZN                           -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.308  
  count_instr_reg[32]/D                -      D       R     DFF_X1          1  0.017   0.000    0.308  
#----------------------------------------------------------------------------------------------------
Path 710: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[13][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.339       -0.005

              Setup:-    0.030
      Required Time:=    0.309
       Launch Clock:=   -0.005
          Data Path:+    0.404
              Slack:=   -0.090

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.024    0.367  
  g177882/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.399  
  cpuregs_reg[13][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 711: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.090

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.020    0.369  
  g159039/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.394  
  cpuregs_reg[11][23]/D   -      D       R     DFF_X1          1  0.016   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 712: VIOLATED (-0.090 ns) Setup Check with Pin cpuregs_reg[9][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.005
          Data Path:+    0.400
              Slack:=   -0.090

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN  -      A->ZN   R     INV_X8         17  0.021   0.038    0.363  
  g191936/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.379  
  FE_RC_551_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.395  
  cpuregs_reg[9][9]/D     -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 713: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[12][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g191924/ZN              -      A1->ZN  R     NAND2_X4        6  0.012   0.023    0.341  
  FE_OCPC37368_n_34602/Z  -      A->Z    R     BUF_X2          2  0.014   0.028    0.369  
  g191928/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.383  
  FE_RC_557_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.395  
  cpuregs_reg[12][9]/D    -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 714: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[19][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.018    0.365  
  g159192/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.391  
  cpuregs_reg[19][26]/D   -      D       R     DFF_X1          1  0.018   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 715: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[17][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.331       -0.004

              Setup:-    0.030
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.089

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.365  
  g159164/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.391  
  cpuregs_reg[17][29]/D       -      D       R     DFF_X1          1  0.017   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 716: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[26][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.031
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.392
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.061    0.354  
  g185524/ZN              -      A1->ZN  F     NAND2_X4        1  0.051   0.013    0.366  
  g159322/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.387  
  cpuregs_reg[26][6]/D    -      D       R     DFF_X1          1  0.021   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 717: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[20][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.331       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.089

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.366  
  g191914/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.391  
  cpuregs_reg[20][29]/D       -      D       R     DFF_X1          1  0.016   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 718: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[30][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.026
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.408
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  g195020/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.020    0.383  
  g159575/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.401  
  cpuregs_reg[30][11]/D   -      D       F     DFF_X1          1  0.012   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 719: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN  -      A->ZN   R     INV_X8         17  0.021   0.038    0.363  
  g190045/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.018    0.381  
  FE_RC_460_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[9][25]/D    -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 720: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[2][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.102 (P)
            Arrival:=    0.331       -0.005

              Setup:-    0.030
      Required Time:=    0.300
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.057    0.354  
  g172584/ZN              -      A2->ZN  F     NAND2_X2        1  0.041   0.016    0.370  
  g159619/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.389  
  cpuregs_reg[2][25]/D    -      D       R     DFF_X1          1  0.019   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 721: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[19][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.101 (P)
            Arrival:=    0.335       -0.006

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.006
          Data Path:+    0.400
              Slack:=   -0.089

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN             -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z   -      A->Z    F     BUF_X32        42  0.010   0.049    0.358  
  g179768/ZN             -      B2->ZN  R     OAI21_X1        1  0.026   0.036    0.394  
  cpuregs_reg[19][13]/D  -      D       R     DFF_X1          1  0.018   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 722: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[24][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.026
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.408
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  g195026/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.383  
  g159845/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.401  
  cpuregs_reg[24][11]/D   -      D       F     DFF_X1          1  0.012   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 723: VIOLATED (-0.089 ns) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.305
              Slack:=   -0.089

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN   -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z  -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  g173111/Z             -      S->Z    F     MUX2_X1         4  0.027   0.081    0.274  
  g173110/ZN            -      A->ZN   R     INV_X1          3  0.020   0.028    0.301  
  mem_rdata_q_reg[4]/D  -      D       R     DFF_X1          3  0.016   0.000    0.301  
#-------------------------------------------------------------------------------------
Path 724: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[21][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.018    0.365  
  g159560/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.390  
  cpuregs_reg[21][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 725: VIOLATED (-0.089 ns) Setup Check with Pin cpuregs_reg[14][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.089

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g191711/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.372  
  g159096/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.393  
  cpuregs_reg[14][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 726: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[1][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.021    0.369  
  g194112/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.391  
  cpuregs_reg[1][23]/D    -      D       R     DFF_X1          1  0.014   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 727: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[6][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.026    0.356  
  g191713/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.372  
  g159884/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.392  
  cpuregs_reg[6][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 728: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[20][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.406
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  g195017/ZN              -      A2->ZN  R     NAND2_X2        1  0.018   0.019    0.382  
  g182746/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.399  
  cpuregs_reg[20][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 729: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[11][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.029
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.031    0.340  
  FE_OCPC770_n_27299/Z    -      A->Z    F     BUF_X4          6  0.018   0.035    0.375  
  g159035/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.396  
  cpuregs_reg[11][19]/D   -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 730: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[12][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.024
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.407
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.027    0.360  
  g195022/ZN              -      A2->ZN  R     NAND2_X1        1  0.018   0.022    0.382  
  g159665/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.400  
  cpuregs_reg[12][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 731: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.367  
  g159042/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.392  
  cpuregs_reg[11][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 732: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[1][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.029
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.031    0.340  
  FE_OCPC770_n_27299/Z    -      A->Z    F     BUF_X4          6  0.018   0.035    0.375  
  FE_RC_1370_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.396  
  cpuregs_reg[1][19]/D    -      D       R     DFF_X1          1  0.013   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 733: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[19][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.100 (P)
            Arrival:=    0.332       -0.007

              Setup:-    0.031
      Required Time:=    0.301
       Launch Clock:=   -0.007
          Data Path:+    0.396
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.357  
  g159175/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.032    0.389  
  cpuregs_reg[19][9]/D    -      D       R     DFF_X1          1  0.019   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 734: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[5][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.366  
  g159306/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.391  
  cpuregs_reg[5][26]/D    -      D       R     DFF_X1          1  0.016   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 735: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[7][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.029
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.031    0.340  
  FE_OCPC770_n_27299/Z    -      A->Z    F     BUF_X4          6  0.018   0.035    0.375  
  g158906__5795/ZN        -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.396  
  cpuregs_reg[7][19]/D    -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 736: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[6][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.399
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1417_n_36490/ZN  -      A->ZN   F     INV_X2          1  0.014   0.011    0.345  
  FE_OCPC1419_n_36490/ZN  -      A->ZN   R     INV_X4          6  0.006   0.016    0.360  
  g160868/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.373  
  g159877/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.392  
  cpuregs_reg[6][13]/D    -      D       R     DFF_X1          1  0.017   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 737: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[5][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.029
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.088

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.031    0.340  
  FE_OCPC770_n_27299/Z    -      A->Z    F     BUF_X4          6  0.018   0.035    0.375  
  g159287/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.396  
  cpuregs_reg[5][19]/D    -      D       R     DFF_X1          1  0.014   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 738: VIOLATED (-0.088 ns) Setup Check with Pin cpuregs_reg[7][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.088

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.040    0.366  
  g159439/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.391  
  cpuregs_reg[7][29]/D        -      D       R     DFF_X1          1  0.016   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 739: VIOLATED (-0.088 ns) Setup Check with Pin reg_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.314
              Slack:=   -0.088

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.033    0.205  
  g187475/ZN                     -      A1->ZN  F     NAND2_X4        2  0.037   0.021    0.227  
  FE_RC_986_0/ZN                 -      A2->ZN  R     NAND2_X2        2  0.014   0.028    0.254  
  FE_OCPC1177_n_29951/Z          -      A->Z    R     BUF_X2          1  0.017   0.024    0.279  
  g187473/ZN                     -      A->ZN   F     INV_X1          1  0.007   0.009    0.288  
  g165423/ZN                     -      B1->ZN  R     OAI21_X2        1  0.005   0.021    0.309  
  reg_pc_reg[24]/D               -      D       R     DFF_X1          1  0.015   0.000    0.309  
#----------------------------------------------------------------------------------------------
Path 740: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[14][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.397
              Slack:=   -0.087

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.035    0.361  
  g160633/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.377  
  FE_RC_1742_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.393  
  cpuregs_reg[14][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.393  
#-------------------------------------------------------------------------------------------
Path 741: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[19][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.300
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.087

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.366  
  g159195/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.388  
  cpuregs_reg[19][29]/D       -      D       R     DFF_X1          1  0.015   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 742: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[2][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.024
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.056    0.354  
  FE_RC_281_0/ZN          -      A1->ZN  R     OR2_X1          1  0.041   0.032    0.385  
  FE_RC_280_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.398  
  cpuregs_reg[2][13]/D    -      D       F     DFF_X1          1  0.007   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 743: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.087

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.040    0.366  
  g159045/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.391  
  cpuregs_reg[11][29]/D       -      D       R     DFF_X1          1  0.016   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 744: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[13][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.025
      Required Time:=    0.315
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.024    0.367  
  g160136/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.385  
  g194316/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.402  
  cpuregs_reg[13][8]/D    -      D       F     DFF_X1          1  0.010   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 745: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[8][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.101 (P)
            Arrival:=    0.332       -0.006

              Setup:-    0.023
      Required Time:=    0.308
       Launch Clock:=   -0.006
          Data Path:+    0.401
              Slack:=   -0.087

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.051    0.357  
  FE_RC_513_0/ZN        -      A1->ZN  R     OR2_X2          1  0.032   0.026    0.384  
  FE_RC_512_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.395  
  cpuregs_reg[8][20]/D  -      D       F     DFF_X1          1  0.007   0.000    0.395  
#-------------------------------------------------------------------------------------
Path 746: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup195483/ZN        -      A1->ZN  R     NAND2_X4        7  0.017   0.026    0.356  
  g191715/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.371  
  g182317/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.390  
  cpuregs_reg[3][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 747: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[22][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.028
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.087

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.034    0.360  
  g160780/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.376  
  FE_RC_561_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.389  
  cpuregs_reg[22][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 748: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[4][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160790/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.382  
  FE_RC_364_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.397  
  cpuregs_reg[4][19]/D    -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 749: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[4][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.100 (P)
            Arrival:=    0.330       -0.007

              Setup:-    0.030
      Required Time:=    0.300
       Launch Clock:=   -0.007
          Data Path:+    0.394
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup/ZN          -      A1->ZN  R     NAND2_X2        4  0.012   0.033    0.351  
  g191934/ZN              -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.368  
  g186117/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.387  
  cpuregs_reg[4][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 750: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[2][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.102 (P)
            Arrival:=    0.332       -0.005

              Setup:-    0.024
      Required Time:=    0.308
       Launch Clock:=   -0.005
          Data Path:+    0.400
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.057    0.355  
  FE_RC_379_0/ZN          -      A1->ZN  R     OR2_X2          1  0.041   0.028    0.382  
  FE_RC_378_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.395  
  cpuregs_reg[2][21]/D    -      D       F     DFF_X1          1  0.007   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 751: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[19][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.101 (P)
            Arrival:=    0.337       -0.006

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.006
          Data Path:+    0.400
              Slack:=   -0.087

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN             -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z   -      A->Z    F     BUF_X32        42  0.010   0.048    0.357  
  g159176/ZN             -      B2->ZN  R     OAI21_X1        1  0.026   0.036    0.394  
  cpuregs_reg[19][10]/D  -      D       R     DFF_X1          1  0.018   0.000    0.394  
#--------------------------------------------------------------------------------------
Path 752: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[9][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.023
      Required Time:=    0.315
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1232_n_30120/Z   -      A->Z    F     BUF_X4         12  0.021   0.046    0.371  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.389  
  FE_RC_394_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.402  
  cpuregs_reg[9][19]/D    -      D       F     DFF_X1          1  0.006   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 753: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[8][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.101 (P)
            Arrival:=    0.332       -0.006

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.006
          Data Path:+    0.397
              Slack:=   -0.087

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.053    0.359  
  g176652/ZN            -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.377  
  g176651/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.391  
  cpuregs_reg[8][26]/D  -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 754: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[5][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175021/ZN  -      A2->ZN  F     NAND2_X2        2  0.018   0.018    0.268  
  FE_RC_1367_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.281  
  FE_RC_1366_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.293  
  FE_RC_1365_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.310  
  g178562/ZN              -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.327  
  g165480_dup_dup/ZN      -      A1->ZN  R     NAND2_X4        2  0.011   0.021    0.348  
  g178572/ZN              -      A->ZN   F     INV_X8         14  0.015   0.020    0.369  
  g159297/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.391  
  cpuregs_reg[5][23]/D    -      D       R     DFF_X1          1  0.014   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 755: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[8][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.101 (P)
            Arrival:=    0.332       -0.006

              Setup:-    0.028
      Required Time:=    0.303
       Launch Clock:=   -0.006
          Data Path:+    0.396
              Slack:=   -0.087

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.053    0.359  
  g177056/ZN            -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.377  
  g177055/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.390  
  cpuregs_reg[8][29]/D  -      D       R     DFF_X1          1  0.009   0.000    0.390  
#-------------------------------------------------------------------------------------
Path 756: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[8][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.023
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.403
              Slack:=   -0.087

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.053    0.359  
  FE_RC_463_0/ZN       -      A1->ZN  R     OR2_X2          1  0.032   0.026    0.385  
  FE_RC_462_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.397  
  cpuregs_reg[8][9]/D  -      D       F     DFF_X1          1  0.006   0.000    0.397  
#------------------------------------------------------------------------------------
Path 757: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[14][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.329       -0.004

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.030    0.353  
  g172547/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.014    0.367  
  g159101/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.386  
  cpuregs_reg[14][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 758: VIOLATED (-0.087 ns) Setup Check with Pin cpuregs_reg[20][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.087

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.366  
  g159770/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.023    0.389  
  cpuregs_reg[20][26]/D   -      D       R     DFF_X1          1  0.014   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 759: VIOLATED (-0.086 ns) Setup Check with Pin reg_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.102 (P)
            Arrival:=    0.242       -0.005

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.005
          Data Path:+    0.305
              Slack:=   -0.086

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16        21  0.011   0.037    0.148  
  g81392__4296/ZN                -      A1->ZN  F     NAND2_X4        1  0.028   0.016    0.164  
  g81212__172501/ZN              -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.189  
  g171652/ZN                     -      A2->ZN  F     NAND2_X2        1  0.025   0.021    0.210  
  g188323/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.226  
  FE_OCPC1175_n_12455/Z          -      A->Z    R     BUF_X2          2  0.010   0.021    0.247  
  FE_OCPC1154_n_12455/Z          -      A->Z    R     BUF_X1          2  0.007   0.026    0.274  
  g186612/ZN                     -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.287  
  g176995/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.300  
  reg_pc_reg[1]/D                -      D       R     DFF_X1          1  0.009   0.000    0.300  
#----------------------------------------------------------------------------------------------
Path 760: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[3][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160015/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.382  
  FE_RC_370_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.395  
  cpuregs_reg[3][19]/D    -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 761: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[2][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.102 (P)
            Arrival:=    0.336       -0.005

              Setup:-    0.031
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.397
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.055    0.352  
  g194880/ZN              -      A1->ZN  F     NAND2_X1        1  0.041   0.018    0.371  
  g159605/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.021    0.392  
  cpuregs_reg[2][11]/D    -      D       R     DFF_X1          1  0.019   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 762: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[21][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.086

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.365  
  g159563/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.387  
  cpuregs_reg[21][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 763: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[5][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.086

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.021    0.364  
  g159303/ZN                  -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.389  
  cpuregs_reg[5][25]/D        -      D       R     DFF_X1          1  0.016   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 764: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[4][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.026    0.357  
  g191717/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.371  
  g159824/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.390  
  cpuregs_reg[4][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 765: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[27][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.399
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1778_0/ZN         -      B1->ZN  R     OAI21_X4        1  0.020   0.037    0.292  
  g195015/ZN              -      A1->ZN  F     NAND2_X4        3  0.023   0.028    0.320  
  g194878_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.016   0.028    0.348  
  FE_DBTC0_n_37690/ZN     -      A->ZN   F     INV_X8         12  0.017   0.015    0.363  
  g183713/ZN              -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.392  
  cpuregs_reg[27][11]/D   -      D       R     DFF_X1          1  0.016   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 766: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[18][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.028
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.086

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.034    0.360  
  g160697/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.376  
  FE_RC_565_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.389  
  cpuregs_reg[18][29]/D       -      D       R     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 767: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[5][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.026
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.381  
  FE_RC_601_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.395  
  cpuregs_reg[5][11]/D    -      D       F     DFF_X1          1  0.012   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 768: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[10][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g193761/ZN              -      A2->ZN  F     NAND2_X2        1  0.016   0.013    0.370  
  g159520/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.390  
  cpuregs_reg[10][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 769: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[9][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.335       -0.005

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.398
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN  -      A->ZN   R     INV_X8         17  0.021   0.038    0.363  
  g159993/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.380  
  FE_RC_300_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.393  
  cpuregs_reg[9][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 770: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[1][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.366  
  g195135/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.388  
  cpuregs_reg[1][26]/D    -      D       R     DFF_X1          1  0.014   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 771: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[8][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.101 (P)
            Arrival:=    0.333       -0.006

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.006
          Data Path:+    0.397
              Slack:=   -0.086

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.051    0.358  
  g177453/ZN            -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.375  
  g177452/ZN            -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.391  
  cpuregs_reg[8][25]/D  -      D       R     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------
Path 772: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[26][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.031
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.053    0.346  
  g160829/ZN              -      A1->ZN  F     NAND2_X2        1  0.050   0.016    0.362  
  g159320/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.021    0.383  
  cpuregs_reg[26][4]/D    -      D       R     DFF_X1          1  0.020   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 773: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[6][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.100 (P)
            Arrival:=    0.329       -0.007

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup/ZN          -      A1->ZN  R     NAND2_X2        4  0.012   0.033    0.351  
  g191933/ZN              -      A2->ZN  F     NAND2_X2        1  0.024   0.015    0.366  
  g159873/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.385  
  cpuregs_reg[6][9]/D     -      D       R     DFF_X1          1  0.018   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 774: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[12][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160593/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_456_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.395  
  cpuregs_reg[12][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 775: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[17][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.018    0.366  
  FE_RC_1795_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.388  
  cpuregs_reg[17][26]/D   -      D       R     DFF_X1          1  0.014   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 776: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[15][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.331       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.086

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.039    0.365  
  g159135/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.388  
  cpuregs_reg[15][29]/D       -      D       R     DFF_X1          1  0.014   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 777: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[1][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.103 (P)
            Arrival:=    0.331       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.086

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.040    0.366  
  g194108/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.388  
  cpuregs_reg[1][29]/D        -      D       R     DFF_X1          1  0.014   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 778: VIOLATED (-0.086 ns) Setup Check with Pin cpuregs_reg[17][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.024
      Required Time:=    0.313
       Launch Clock:=   -0.007
          Data Path:+    0.405
              Slack:=   -0.086

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  fopt195028/ZN           -      A->ZN   R     INV_X1          2  0.018   0.022    0.385  
  FE_RC_1777_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.398  
  cpuregs_reg[17][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 779: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[22][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.026
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.403
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  g194879/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.020    0.378  
  g159786/ZN              -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.395  
  cpuregs_reg[22][11]/D   -      D       F     DFF_X1          1  0.012   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 780: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.102 (P)
            Arrival:=    0.339       -0.005

              Setup:-    0.023
      Required Time:=    0.316
       Launch Clock:=   -0.005
          Data Path:+    0.406
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN              -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1232_n_30120/Z   -      A->Z    F     BUF_X4         12  0.021   0.044    0.369  
  FE_RC_347_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.015   0.019    0.388  
  FE_RC_346_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.010   0.013    0.401  
  cpuregs_reg[9][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 781: VIOLATED (-0.085 ns) Setup Check with Pin alu_out_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.032
      Required Time:=    0.213
       Launch Clock:=   -0.009
          Data Path:+    0.307
              Slack:=   -0.085

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  is_lui_auipc_jal_jalr_addi_add_sub_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.009  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/Q           -      CK->Q   R     DFF_X1          2  0.068   0.109    0.100  
  FE_OCPC37445_is_lui_auipc_jal_jalr_addi_add_sub/Z  -      A->Z    R     BUF_X2          2  0.014   0.025    0.125  
  g194311/ZN                                         -      A1->ZN  R     AND2_X4         2  0.009   0.036    0.162  
  FE_OCPC1481_n_32540/ZN                             -      A->ZN   F     INV_X4          8  0.014   0.017    0.179  
  FE_OCPC1482_n_32540/ZN                             -      A->ZN   R     INV_X4          2  0.010   0.025    0.203  
  FE_OCPC1325_FE_OFN36790_n_32540/ZN                 -      A->ZN   F     INV_X8          9  0.017   0.012    0.215  
  g81418__189896/ZN                                  -      B1->ZN  R     OAI22_X1        1  0.006   0.039    0.254  
  g81371__7114/ZN                                    -      B1->ZN  F     AOI21_X1        1  0.031   0.019    0.272  
  g81300__6083/ZN                                    -      A->ZN   R     OAI21_X1        1  0.012   0.026    0.298  
  alu_out_q_reg[1]/D                                 -      D       R     DFF_X1          1  0.026   0.000    0.298  
#------------------------------------------------------------------------------------------------------------------
Path 782: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[10][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160563/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_344_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.395  
  cpuregs_reg[10][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 783: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[6][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.030    0.353  
  g172549/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.369  
  g159890/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.389  
  cpuregs_reg[6][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 784: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[7][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.381  
  g183717/ZN              -      B2->ZN  F     OAI21_X2        1  0.012   0.014    0.395  
  cpuregs_reg[7][11]/D    -      D       F     DFF_X1          1  0.010   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 785: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[1][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.025
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.381  
  g195136/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.394  
  cpuregs_reg[1][11]/D    -      D       F     DFF_X1          1  0.010   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 786: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[14][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.028
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160623/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_350_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[14][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 787: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[12][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.396
              Slack:=   -0.085

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.041    0.151  
  g81272__195686/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.022    0.173  
  FE_RC_729_0/ZN                 -      A->ZN   R     OAI21_X2        3  0.013   0.032    0.205  
  FE_OCPC37440_n_12481/Z         -      A->Z    R     CLKBUF_X1       1  0.037   0.048    0.253  
  g179428/ZN                     -      A1->ZN  R     AND2_X1         2  0.014   0.055    0.308  
  g195037/ZN                     -      A->ZN   F     INV_X2          2  0.027   0.019    0.327  
  g195039/ZN                     -      A2->ZN  R     NAND2_X4       10  0.012   0.034    0.361  
  g193704/ZN                     -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.377  
  FE_RC_292_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.391  
  cpuregs_reg[12][24]/D          -      D       R     DFF_X1          1  0.009   0.000    0.391  
#----------------------------------------------------------------------------------------------
Path 788: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[8][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.101 (P)
            Arrival:=    0.335       -0.006

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.006
          Data Path:+    0.398
              Slack:=   -0.085

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.053    0.359  
  g160960/ZN            -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.377  
  FE_RC_431_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.392  
  cpuregs_reg[8][17]/D  -      D       R     DFF_X1          1  0.009   0.000    0.392  
#-------------------------------------------------------------------------------------
Path 789: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[8][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.101 (P)
            Arrival:=    0.332       -0.006

              Setup:-    0.023
      Required Time:=    0.309
       Launch Clock:=   -0.006
          Data Path:+    0.400
              Slack:=   -0.085

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.049    0.356  
  FE_RC_320_0/ZN        -      A1->ZN  R     OR2_X2          1  0.032   0.026    0.382  
  FE_RC_319_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.394  
  cpuregs_reg[8][13]/D  -      D       F     DFF_X1          1  0.006   0.000    0.394  
#-------------------------------------------------------------------------------------
Path 790: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[15][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.300
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.085

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.020    0.363  
  g159131/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.385  
  cpuregs_reg[15][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.385  
#-------------------------------------------------------------------------------------------
Path 791: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[15][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.029
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.018    0.366  
  g159132/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.387  
  cpuregs_reg[15][26]/D   -      D       R     DFF_X1          1  0.014   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 792: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[1][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.103 (P)
            Arrival:=    0.330       -0.004

              Setup:-    0.029
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.085

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.020    0.363  
  g195130/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.386  
  cpuregs_reg[1][25]/D        -      D       R     DFF_X1          1  0.014   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 793: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.085

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC27_n_1041/ZN          -      A->ZN   R     INV_X4         14  0.020   0.035    0.361  
  g177512/ZN                  -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.377  
  g177511/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.390  
  cpuregs_reg[3][29]/D        -      D       R     DFF_X1          1  0.009   0.000    0.390  
#-------------------------------------------------------------------------------------------
Path 794: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[22][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup195483/ZN        -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g193760/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.373  
  FE_RC_2335_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.389  
  cpuregs_reg[22][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 795: VIOLATED (-0.085 ns) Setup Check with Pin cpuregs_reg[14][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.396
              Slack:=   -0.085

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup/ZN          -      A1->ZN  R     NAND2_X2        4  0.012   0.033    0.352  
  g191935/ZN              -      A2->ZN  F     NAND2_X1        1  0.024   0.017    0.368  
  g159085/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.389  
  cpuregs_reg[14][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 796: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[25][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.027
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.401
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.380  
  g183716/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.394  
  cpuregs_reg[25][11]/D   -      D       F     DFF_X1          1  0.015   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 797: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[11][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.025
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.403
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.381  
  g183718/ZN              -      B2->ZN  F     OAI21_X2        1  0.012   0.015    0.395  
  cpuregs_reg[11][11]/D   -      D       F     DFF_X1          1  0.010   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 798: VIOLATED (-0.084 ns) Setup Check with Pin mem_wstrb_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.302
              Slack:=   -0.084

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK                -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op1_reg[1]/Q                 -      CK->Q   R     DFF_X1          2  0.070   0.110    0.107  
  FE_OCPC1204_n_17429/Z            -      A->Z    R     BUF_X4          4  0.016   0.031    0.137  
  FE_OCPC37279_FE_OFN38_n_17429/Z  -      A->Z    R     BUF_X2          3  0.013   0.027    0.164  
  FE_OCPC1205_n_17429/ZN           -      A->ZN   F     INV_X1          2  0.011   0.010    0.175  
  g81978__173984/ZN                -      A1->ZN  R     NOR2_X1         1  0.006   0.023    0.197  
  g81860__2703/ZN                  -      A2->ZN  F     NAND2_X1        1  0.016   0.019    0.216  
  g81695__1857/ZN                  -      A2->ZN  R     NAND2_X2        4  0.010   0.025    0.241  
  FE_OCPC990_n_8709/ZN             -      A->ZN   F     INV_X1          1  0.016   0.012    0.253  
  g81575__189186/ZN                -      A1->ZN  R     NAND2_X2        2  0.007   0.014    0.268  
  FE_OCPC1007_n_1164/ZN            -      A->ZN   F     INV_X1          1  0.010   0.008    0.275  
  FE_RC_2337_0/ZN                  -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.299  
  mem_wstrb_reg[2]/D               -      D       R     DFF_X2          1  0.017   0.000    0.299  
#------------------------------------------------------------------------------------------------
Path 799: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[9][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.422
              Slack:=   -0.084

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.038    0.396  
  g187670/ZN                       -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.417  
  cpuregs_reg[9][0]/D              -      D       F     DFF_X1          1  0.012   0.000    0.417  
#------------------------------------------------------------------------------------------------
Path 800: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[14][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.396
              Slack:=   -0.084

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN       -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN     -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN                 -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN     -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490_dup/Z  -      A->Z    R     BUF_X8          6  0.014   0.025    0.358  
  g160617/ZN                 -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.370  
  g159089/ZN                 -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.389  
  cpuregs_reg[14][13]/D      -      D       R     DFF_X1          1  0.016   0.000    0.389  
#------------------------------------------------------------------------------------------
Path 801: VIOLATED (-0.084 ns) Setup Check with Pin reg_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.097 (P)
            Arrival:=    0.242       -0.010

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.010
          Data Path:+    0.307
              Slack:=   -0.084

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.020    0.206  
  g81163__168958/ZN        -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.222  
  g170687/ZN               -      A1->ZN  R     NAND2_X2        2  0.010   0.021    0.243  
  FE_OCPC37294_n_11980/Z   -      A->Z    R     BUF_X1          1  0.014   0.025    0.267  
  g167457/ZN               -      A->ZN   F     INV_X1          1  0.007   0.007    0.274  
  g179883/ZN               -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.297  
  reg_pc_reg[17]/D         -      D       R     DFF_X1          1  0.016   0.000    0.297  
#----------------------------------------------------------------------------------------
Path 802: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[10][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.025
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.403
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  g195024/ZN              -      A1->ZN  R     NAND2_X2        1  0.018   0.016    0.379  
  g159511/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.396  
  cpuregs_reg[10][11]/D   -      D       F     DFF_X1          1  0.011   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 803: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[7][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.367  
  g158883__9906/ZN        -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.388  
  cpuregs_reg[7][26]/D    -      D       R     DFF_X1          1  0.014   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 804: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[5][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.084

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.040    0.366  
  g159315/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.388  
  cpuregs_reg[5][29]/D        -      D       R     DFF_X1          1  0.014   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 805: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[4][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662_dup/ZN          -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g178665/ZN              -      A1->ZN  R     NAND2_X4        4  0.012   0.024    0.347  
  g178667/ZN              -      A->ZN   F     INV_X8         17  0.018   0.019    0.367  
  g195000/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.388  
  cpuregs_reg[4][26]/D    -      D       R     DFF_X1          1  0.014   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 806: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[5][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.026
      Required Time:=    0.312
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.027    0.380  
  g159311/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.395  
  cpuregs_reg[5][27]/D    -      D       F     DFF_X1          1  0.013   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 807: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[15][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.026
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.401
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.381  
  g183714/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.394  
  cpuregs_reg[15][11]/D   -      D       F     DFF_X1          1  0.012   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 808: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[20][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.084

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.358  
  g193766/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.374  
  FE_RC_1784_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.387  
  cpuregs_reg[20][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 809: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[8][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.101 (P)
            Arrival:=    0.335       -0.006

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.006
          Data Path:+    0.396
              Slack:=   -0.084

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.053    0.359  
  g178550/ZN            -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.377  
  g177307/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.390  
  cpuregs_reg[8][21]/D  -      D       R     DFF_X1          1  0.009   0.000    0.390  
#-------------------------------------------------------------------------------------
Path 810: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[9][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.422
              Slack:=   -0.084

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.039    0.396  
  g187672/ZN                       -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.417  
  cpuregs_reg[9][2]/D              -      D       F     DFF_X1          1  0.011   0.000    0.417  
#------------------------------------------------------------------------------------------------
Path 811: VIOLATED (-0.084 ns) Setup Check with Pin cpuregs_reg[4][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.084

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  g175024/ZN                  -      A2->ZN  F     NAND3_X1        1  0.013   0.021    0.264  
  g175023/ZN                  -      A->ZN   R     OAI221_X1       1  0.011   0.035    0.299  
  g163095/ZN                  -      B1->ZN  F     AOI21_X4        2  0.059   0.027    0.326  
  FE_OFC26_n_1041/Z           -      A->Z    F     BUF_X8         17  0.020   0.040    0.366  
  g194994/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.388  
  cpuregs_reg[4][29]/D        -      D       R     DFF_X1          1  0.014   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 812: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[9][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.422
              Slack:=   -0.083

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.039    0.396  
  g189271/ZN                       -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.417  
  cpuregs_reg[9][3]/D              -      D       F     DFF_X1          1  0.011   0.000    0.417  
#------------------------------------------------------------------------------------------------
Path 813: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[6][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.083

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.358  
  g178559/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_380_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[6][21]/D        -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 814: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[2][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.391
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.053    0.351  
  g195057/ZN              -      A1->ZN  F     NAND2_X2        1  0.041   0.015    0.366  
  g159604/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.387  
  cpuregs_reg[2][10]/D    -      D       R     DFF_X1          1  0.019   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 815: VIOLATED (-0.083 ns) Setup Check with Pin alu_out_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.304
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK       -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/Q        -      CK->Q   R     DFFR_X1         3  0.070   0.133    0.129  
  g82014__180007/ZN       -      A1->ZN  F     NAND2_X2        3  0.025   0.022    0.151  
  FE_OCPC37402_n_22239/Z  -      A->Z    F     BUF_X2          2  0.013   0.029    0.180  
  FE_OCPC37108_n_22239/Z  -      A->Z    F     BUF_X1          1  0.006   0.028    0.208  
  FE_RC_1535_0/ZN         -      B1->ZN  R     AOI21_X2        2  0.007   0.027    0.235  
  g189922/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.018    0.252  
  g162925/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.268  
  g161768/ZN              -      A->ZN   F     OAI211_X1       1  0.010   0.032    0.300  
  alu_out_q_reg[3]/D      -      D       F     DFF_X1          1  0.020   0.000    0.300  
#---------------------------------------------------------------------------------------
Path 816: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[26][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.031
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.053    0.346  
  g195187/ZN              -      A2->ZN  F     NAND2_X4        1  0.050   0.014    0.361  
  g159324/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[26][8]/D    -      D       R     DFF_X1          1  0.020   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 817: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[15][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.026
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.395
              Slack:=   -0.083

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  g159128/ZN                  -      B1->ZN  F     OAI21_X1        1  0.043   0.018    0.391  
  cpuregs_reg[15][22]/D       -      D       F     DFF_X1          1  0.014   0.000    0.391  
#-------------------------------------------------------------------------------------------
Path 818: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[2][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.083

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.023    0.361  
  g160710/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.374  
  FE_RC_1725_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.389  
  cpuregs_reg[2][22]/D        -      D       R     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------
Path 819: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[6][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.391
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076/ZN              -      A->ZN   R     INV_X16        27  0.025   0.040    0.350  
  g172585/ZN              -      A2->ZN  F     NAND2_X1        1  0.025   0.017    0.367  
  g159889/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.386  
  cpuregs_reg[6][25]/D    -      D       R     DFF_X1          1  0.018   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 820: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[16][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g191698_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.017   0.028    0.358  
  g193765/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.373  
  FE_RC_1354_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[16][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 821: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[27][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.101 (P)
            Arrival:=    0.333       -0.006

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.006
          Data Path:+    0.392
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  FE_OCPC1592_n_37498/Z   -      A->Z    F     BUF_X8         20  0.015   0.038    0.356  
  g179773/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.386  
  cpuregs_reg[27][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 822: VIOLATED (-0.083 ns) Setup Check with Pin count_instr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.304
              Slack:=   -0.083

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  count_instr_reg[13]/CK              -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[13]/Q               -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1559_34_g1206/ZN            -      A2->ZN  R     AND2_X2         3  0.019   0.039    0.148  
  inc_add_1559_34_g1123/ZN            -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.165  
  inc_add_1559_34_g190533/ZN          -      A1->ZN  R     NOR2_X4         1  0.009   0.022    0.187  
  inc_add_1559_34_g1036/ZN            -      A1->ZN  F     NAND2_X4        3  0.014   0.017    0.204  
  FE_OCPC855_inc_add_1559_34_n_772/Z  -      A->Z    F     BUF_X1          1  0.009   0.027    0.230  
  FE_RC_696_0/ZN                      -      B1->ZN  R     OAI22_X1        1  0.005   0.037    0.267  
  g167475/ZN                          -      A->ZN   F     INV_X1          1  0.030   0.009    0.277  
  g164776/ZN                          -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.301  
  count_instr_reg[16]/D               -      D       R     DFF_X1          1  0.016   0.000    0.301  
#---------------------------------------------------------------------------------------------------
Path 823: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[4][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.100 (P)
            Arrival:=    0.332       -0.007

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.394
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1417_n_36490/ZN  -      A->ZN   F     INV_X2          1  0.014   0.011    0.345  
  FE_OCPC1419_n_36490/ZN  -      A->ZN   R     INV_X4          6  0.006   0.016    0.361  
  g160784/ZN              -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.374  
  FE_RC_257_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.387  
  cpuregs_reg[4][13]/D    -      D       R     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 824: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[14][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.025
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.401
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.023    0.357  
  g194888/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.020    0.377  
  g159087/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.394  
  cpuregs_reg[14][11]/D   -      D       F     DFF_X1          1  0.011   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 825: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[30][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.393
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup195483/ZN        -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g193758/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.016    0.373  
  FE_RC_2333_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.388  
  cpuregs_reg[30][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 826: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[29][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.024
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.380  
  g158907__183711/ZN      -      B2->ZN  F     OAI21_X2        1  0.012   0.014    0.395  
  cpuregs_reg[29][11]/D   -      D       F     DFF_X1          1  0.008   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 827: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[15][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.026
      Required Time:=    0.312
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.027    0.380  
  g159133/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.395  
  cpuregs_reg[15][27]/D   -      D       F     DFF_X1          1  0.012   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 828: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[14][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.083

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.358  
  g178553/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_241_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[14][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 829: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[11][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.100 (P)
            Arrival:=    0.330       -0.007

              Setup:-    0.030
      Required Time:=    0.300
       Launch Clock:=   -0.007
          Data Path:+    0.389
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.358  
  g159025/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.382  
  cpuregs_reg[11][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 830: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[21][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.025
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.380  
  g183708/ZN              -      B2->ZN  F     OAI21_X2        1  0.012   0.014    0.395  
  cpuregs_reg[21][11]/D   -      D       F     DFF_X1          1  0.011   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 831: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[7][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.026
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.083

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.027    0.380  
  g158888__4547/ZN        -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.395  
  cpuregs_reg[7][27]/D    -      D       F     DFF_X1          1  0.012   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 832: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[23][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.393
              Slack:=   -0.082

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN       -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN     -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN                 -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN     -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490_dup/Z  -      A->Z    R     BUF_X8          6  0.014   0.025    0.358  
  FE_OCPC1420_n_36490/ZN     -      A->ZN   F     INV_X2          1  0.008   0.009    0.367  
  g193719/ZN                 -      B1->ZN  R     OAI21_X2        1  0.004   0.019    0.386  
  cpuregs_reg[23][13]/D      -      D       R     DFF_X1          1  0.014   0.000    0.386  
#------------------------------------------------------------------------------------------
Path 833: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[25][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.102 (P)
            Arrival:=    0.333       -0.005

              Setup:-    0.027
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.082

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN   -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN         -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN         -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN             -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN             -      A->ZN   F     INV_X16        62  0.020   0.045    0.346  
  g160319/ZN             -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.370  
  g193718/ZN             -      A->ZN   F     OAI21_X1        1  0.014   0.018    0.389  
  cpuregs_reg[25][13]/D  -      D       F     DFF_X1          1  0.015   0.000    0.389  
#--------------------------------------------------------------------------------------
Path 834: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[4][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.021    0.364  
  g194529/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.386  
  cpuregs_reg[4][25]/D        -      D       R     DFF_X1          1  0.014   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 835: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.031    0.363  
  g177547/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.384  
  g177546/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.396  
  cpuregs_reg[3][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 836: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[12][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.024
      Required Time:=    0.316
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.364  
  g177049/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.385  
  g177048/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.398  
  cpuregs_reg[12][27]/D   -      D       F     DFF_X1          1  0.007   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 837: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[7][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.021    0.364  
  g158886__3772/ZN            -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.386  
  cpuregs_reg[7][25]/D        -      D       R     DFF_X1          1  0.014   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 838: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.358  
  g178539/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  g177532/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.387  
  cpuregs_reg[3][21]/D        -      D       R     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 839: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[10][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.359  
  g178558/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_382_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[10][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 840: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g192692/ZN                  -      A1->ZN  R     NAND2_X4        2  0.014   0.025    0.343  
  g190047/ZN                  -      A->ZN   F     INV_X8         17  0.017   0.021    0.364  
  g159041/ZN                  -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.386  
  cpuregs_reg[11][25]/D       -      D       R     DFF_X1          1  0.014   0.000    0.386  
#-------------------------------------------------------------------------------------------
Path 841: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[1][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.103 (P)
            Arrival:=    0.336       -0.004

              Setup:-    0.026
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  g195125/ZN                  -      B1->ZN  F     OAI21_X1        1  0.043   0.019    0.392  
  cpuregs_reg[1][22]/D        -      D       F     DFF_X1          1  0.014   0.000    0.392  
#-------------------------------------------------------------------------------------------
Path 842: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[23][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.024
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.400
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.380  
  FE_RC_2330_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.393  
  cpuregs_reg[23][11]/D   -      D       F     DFF_X1          1  0.009   0.000    0.393  
#---------------------------------------------------------------------------------------
Path 843: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[7][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.100 (P)
            Arrival:=    0.330       -0.007

              Setup:-    0.030
      Required Time:=    0.300
       Launch Clock:=   -0.007
          Data Path:+    0.389
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.358  
  g159386/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.382  
  cpuregs_reg[7][9]/D     -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 844: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[19][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.033    0.362  
  g159187/ZN                  -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.387  
  cpuregs_reg[19][21]/D       -      D       R     DFF_X1          1  0.017   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 845: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[7][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.391
              Slack:=   -0.082

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.033    0.362  
  g158900__5703/ZN            -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.387  
  cpuregs_reg[7][21]/D        -      D       R     DFF_X1          1  0.017   0.000    0.387  
#-------------------------------------------------------------------------------------------
Path 846: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.026
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.027    0.380  
  g159043/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.395  
  cpuregs_reg[11][27]/D   -      D       F     DFF_X1          1  0.012   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 847: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[4][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.394
              Slack:=   -0.082

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1246_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.013   0.020    0.292  
  FE_RC_1245_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.010   0.028    0.320  
  g172588_dup190035/ZN    -      A1->ZN  R     NAND2_X4        2  0.019   0.026    0.346  
  g190034/ZN              -      A->ZN   F     INV_X8         17  0.016   0.018    0.364  
  g194531/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.390  
  cpuregs_reg[4][27]/D    -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 848: VIOLATED (-0.082 ns) Setup Check with Pin cpuregs_reg[3][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.006
          Data Path:+    0.386
              Slack:=   -0.082

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z   -      A->Z    F     BUF_X16        16  0.018   0.047    0.326  
  FE_OFC291_n_5485/ZN  -      A->ZN   R     INV_X8         11  0.016   0.021    0.347  
  g191923/ZN           -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.361  
  g182307/ZN           -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.380  
  cpuregs_reg[3][9]/D  -      D       R     DFF_X1          1  0.019   0.000    0.380  
#------------------------------------------------------------------------------------
Path 849: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[8][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.081

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.363  
  g177540/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.383  
  g177539/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.395  
  cpuregs_reg[8][27]/D    -      D       F     DFF_X1          1  0.007   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 850: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[18][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.081

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.358  
  g178557/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  FE_RC_478_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[18][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 851: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[31][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.025
      Required Time:=    0.313
       Launch Clock:=   -0.007
          Data Path:+    0.401
              Slack:=   -0.081

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  FE_DBTC0_n_37690/ZN     -      A->ZN   R     INV_X8         12  0.014   0.023    0.380  
  g183712/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.394  
  cpuregs_reg[31][11]/D   -      D       F     DFF_X1          1  0.010   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 852: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[18][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.100 (P)
            Arrival:=    0.332       -0.007

              Setup:-    0.028
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.081

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.360  
  g160673/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.372  
  FE_RC_323_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[18][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 853: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[8][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.081

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.024    0.361  
  g177115/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.374  
  g177114/ZN                  -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.388  
  cpuregs_reg[8][22]/D        -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 854: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[14][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.023
      Required Time:=    0.315
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.081

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.364  
  g172601/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.383  
  FE_RC_458_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.396  
  cpuregs_reg[14][27]/D   -      D       F     DFF_X1          1  0.007   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 855: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[6][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.103 (P)
            Arrival:=    0.336       -0.004

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.081

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.024    0.361  
  g160877/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.375  
  FE_RC_402_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.388  
  cpuregs_reg[6][22]/D        -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 856: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[9][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.024
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.419
              Slack:=   -0.081

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g159485/ZN                       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[9][15]/D             -      D       F     DFF_X1          1  0.009   0.000    0.414  
#------------------------------------------------------------------------------------------------
Path 857: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[4][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.103 (P)
            Arrival:=    0.335       -0.004

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.081

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC262_n_25733/ZN        -      A->ZN   R     INV_X4         13  0.010   0.029    0.359  
  g178551/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.374  
  g176785/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[4][21]/D        -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 858: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[1][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.030    0.358  
  g195133/ZN                  -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.382  
  cpuregs_reg[1][21]/D        -      D       R     DFF_X1          1  0.016   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 859: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[15][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.031    0.359  
  g159127/ZN                  -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.382  
  cpuregs_reg[15][21]/D       -      D       R     DFF_X1          1  0.016   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 860: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.028
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.396
              Slack:=   -0.080

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.014    0.244  
  g161200/ZN               -      A1->ZN  R     NAND2_X2        1  0.007   0.027    0.271  
  FE_OFC287_n_5485/Z       -      A->Z    R     BUF_X16        16  0.022   0.043    0.314  
  FE_OFC292_n_5485/ZN      -      A->ZN   F     INV_X8         13  0.022   0.015    0.329  
  g190826/ZN               -      A1->ZN  F     OR2_X1          1  0.009   0.044    0.373  
  g176438/ZN               -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.389  
  cpuregs_reg[3][28]/D     -      D       R     DFF_X1          1  0.009   0.000    0.389  
#----------------------------------------------------------------------------------------
Path 861: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[24][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.390
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup195483/ZN        -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g191712/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.372  
  FE_RC_510_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.386  
  cpuregs_reg[24][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 862: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[9][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.005
          Data Path:+    0.419
              Slack:=   -0.080

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g159475/ZN                       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[9][5]/D              -      D       F     DFF_X1          1  0.009   0.000    0.414  
#------------------------------------------------------------------------------------------------
Path 863: VIOLATED (-0.080 ns) Setup Check with Pin mem_do_prefetch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_prefetch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.102 (P)
            Arrival:=    0.241       -0.005

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.298
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1013_n_35175/ZN      -      A->ZN   R     INV_X8         12  0.013   0.027    0.224  
  g187629/ZN                  -      A1->ZN  F     NAND2_X2        2  0.017   0.019    0.242  
  g163472/ZN                  -      A1->ZN  R     NOR2_X2         1  0.010   0.022    0.264  
  g161700/ZN                  -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.279  
  g161296/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.293  
  mem_do_prefetch_reg/D       -      D       R     DFF_X1          1  0.009   0.000    0.293  
#-------------------------------------------------------------------------------------------
Path 864: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[10][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.023
      Required Time:=    0.316
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.364  
  g172599/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.384  
  FE_RC_502_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.396  
  cpuregs_reg[10][27]/D   -      D       F     DFF_X1          1  0.006   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 865: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[9][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.221 (P)    0.102 (P)
            Arrival:=    0.364       -0.005

              Setup:-    0.025
      Required Time:=    0.338
       Launch Clock:=   -0.005
          Data Path:+    0.423
              Slack:=   -0.080

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g187671/ZN                       -      B1->ZN  F     OAI22_X1        1  0.020   0.021    0.418  
  cpuregs_reg[9][1]/D              -      D       F     DFF_X1          1  0.011   0.000    0.418  
#------------------------------------------------------------------------------------------------
Path 866: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[6][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.103 (P)
            Arrival:=    0.338       -0.004

              Setup:-    0.023
      Required Time:=    0.315
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.364  
  g172603/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.383  
  FE_RC_419_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.395  
  cpuregs_reg[6][27]/D    -      D       F     DFF_X1          1  0.006   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 867: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[21][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.329       -0.004

              Setup:-    0.029
      Required Time:=    0.300
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.030    0.358  
  g159555/ZN                  -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.380  
  cpuregs_reg[21][21]/D       -      D       R     DFF_X1          1  0.014   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 868: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[16][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.401
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g189168_dup195018/ZN    -      A1->ZN  F     NAND2_X4       10  0.020   0.030    0.363  
  g195027/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.382  
  FE_RC_625_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.394  
  cpuregs_reg[16][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 869: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[14][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.103 (P)
            Arrival:=    0.336       -0.004

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1278_0/ZN             -      B1->ZN  R     OAI22_X4        2  0.008   0.046    0.305  
  g165489_dup/ZN              -      B1->ZN  F     AOI21_X4        5  0.038   0.033    0.337  
  FE_OFC234_n_21659/ZN        -      A->ZN   R     INV_X8         12  0.019   0.024    0.361  
  g160626/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.375  
  FE_RC_386_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.388  
  cpuregs_reg[14][22]/D       -      D       R     DFF_X1          1  0.009   0.000    0.388  
#-------------------------------------------------------------------------------------------
Path 870: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[28][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.360  
  g193967/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.372  
  FE_RC_296_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.385  
  cpuregs_reg[28][13]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 871: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[18][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g193762/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.372  
  FE_RC_1754_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[18][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 872: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[18][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.025
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.399
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.020   0.024    0.357  
  g194882/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.374  
  g159725/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.392  
  cpuregs_reg[18][11]/D   -      D       F     DFF_X1          1  0.010   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 873: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[12][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.396
              Slack:=   -0.080

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.033    0.356  
  g160590/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.371  
  g159670/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.390  
  cpuregs_reg[12][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 874: VIOLATED (-0.080 ns) Setup Check with Pin cpuregs_reg[5][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.080

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g178541_dup/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.329  
  FE_OFC261_n_25733/Z         -      A->Z    F     BUF_X4          8  0.010   0.033    0.362  
  g159291/ZN                  -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.383  
  cpuregs_reg[5][21]/D        -      D       R     DFF_X1          1  0.013   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 875: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[20][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.360  
  g182727/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.372  
  FE_RC_284_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[20][13]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 876: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[28][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.017   0.027    0.357  
  g193973/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.372  
  FE_RC_608_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[28][20]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 877: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[6][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.102 (P)
            Arrival:=    0.336       -0.005

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.390
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076/ZN              -      A->ZN   R     INV_X16        27  0.025   0.039    0.349  
  g189697/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.017    0.365  
  g159874/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.385  
  cpuregs_reg[6][10]/D    -      D       R     DFF_X1          1  0.018   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 878: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[1][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.030
      Required Time:=    0.303
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.357  
  g195134/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.383  
  cpuregs_reg[1][9]/D     -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 879: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[6][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g160834/ZN              -      A1->ZN  F     NAND2_X4        1  0.022   0.012    0.359  
  g159867/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.377  
  cpuregs_reg[6][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 880: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[18][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.103 (P)
            Arrival:=    0.332       -0.004

              Setup:-    0.028
      Required Time:=    0.303
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.029    0.352  
  g178669/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.368  
  FE_RC_575_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.382  
  cpuregs_reg[18][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 881: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[27][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.101 (P)
            Arrival:=    0.338       -0.006

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  FE_OCPC1592_n_37498/Z   -      A->Z    F     BUF_X8         20  0.015   0.038    0.356  
  g159356/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.387  
  cpuregs_reg[27][10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 882: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.387
              Slack:=   -0.079

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC804_n_25731/Z        -      A->Z    F     BUF_X4          6  0.009   0.031    0.359  
  g159037/ZN                  -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.383  
  cpuregs_reg[11][21]/D       -      D       R     DFF_X1          1  0.017   0.000    0.383  
#-------------------------------------------------------------------------------------------
Path 883: VIOLATED (-0.079 ns) Setup Check with Pin decoded_imm_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.098 (P)
            Arrival:=    0.248       -0.009

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.009
          Data Path:+    0.307
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.239  
  g195230_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.009   0.016    0.256  
  FE_RC_1546_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.015   0.020    0.275  
  FE_RC_1547_0/ZN         -      A->ZN   F     INV_X4          4  0.013   0.009    0.285  
  g195236/ZN              -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.298  
  decoded_imm_reg[24]/D   -      D       R     DFF_X1          1  0.012   0.000    0.298  
#---------------------------------------------------------------------------------------
Path 884: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[22][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.079

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN       -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN     -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN                 -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN     -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490_dup/Z  -      A->Z    R     BUF_X8          6  0.014   0.025    0.358  
  g160756/ZN                 -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.370  
  FE_RC_538_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.384  
  cpuregs_reg[22][13]/D      -      D       R     DFF_X1          1  0.008   0.000    0.384  
#------------------------------------------------------------------------------------------
Path 885: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[12][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175010/ZN  -      A1->ZN  F     NAND2_X2        1  0.018   0.016    0.267  
  add_1312_30_g7011/ZN    -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.301  
  g193756/ZN              -      A1->ZN  F     NAND2_X4        3  0.025   0.029    0.330  
  g18_dup195483/ZN        -      A1->ZN  R     NAND2_X4        7  0.017   0.026    0.357  
  g191710/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.371  
  FE_RC_599_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.385  
  cpuregs_reg[12][20]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 886: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[22][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.079

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.042    0.339  
  g172712/ZN              -      A1->ZN  F     NAND2_X1        1  0.034   0.018    0.357  
  g159779/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.377  
  cpuregs_reg[22][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 887: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.196 (P)    0.103 (P)
            Arrival:=    0.339       -0.004

              Setup:-    0.026
      Required Time:=    0.313
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.078

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175013/ZN      -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.258  
  FE_RC_1279_0/ZN             -      A->ZN   R     INV_X2          1  0.008   0.017    0.275  
  FE_RC_1278_0/ZN             -      A1->ZN  F     OAI22_X4        2  0.010   0.020    0.296  
  FE_OCPC37411_n_21656/Z      -      A->Z    F     BUF_X4          1  0.014   0.027    0.323  
  g179433/ZN                  -      B1->ZN  R     AOI21_X4        7  0.005   0.050    0.373  
  g159038/ZN                  -      B1->ZN  F     OAI21_X1        1  0.043   0.018    0.392  
  cpuregs_reg[11][22]/D       -      D       F     DFF_X1          1  0.014   0.000    0.392  
#-------------------------------------------------------------------------------------------
Path 888: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[12][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.394
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.033    0.355  
  g160589/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.370  
  g159669/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.388  
  cpuregs_reg[12][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 889: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[6][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.102 (P)
            Arrival:=    0.336       -0.005

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.389
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076/ZN              -      A->ZN   R     INV_X16        27  0.025   0.039    0.349  
  g194883/ZN              -      A2->ZN  F     NAND2_X1        1  0.025   0.017    0.366  
  g159875/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.384  
  cpuregs_reg[6][11]/D    -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 890: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[10][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.359  
  g160557/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.372  
  FE_RC_452_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.385  
  cpuregs_reg[10][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 891: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[5][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.100 (P)
            Arrival:=    0.330       -0.007

              Setup:-    0.029
      Required Time:=    0.301
       Launch Clock:=   -0.007
          Data Path:+    0.386
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  g191925_dup/ZN          -      A1->ZN  F     NAND2_X4        3  0.018   0.021    0.318  
  g189620_dup1/ZN         -      A1->ZN  R     NAND2_X4        3  0.012   0.024    0.342  
  fopt191938/ZN           -      A->ZN   F     INV_X4          6  0.016   0.015    0.358  
  FE_RC_393_0/ZN          -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.379  
  cpuregs_reg[5][9]/D     -      D       R     DFF_X1          1  0.014   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 892: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[10][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.030    0.353  
  g172545/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.370  
  FE_RC_472_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.384  
  cpuregs_reg[10][26]/D   -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 893: VIOLATED (-0.078 ns) Setup Check with Pin decoded_imm_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.098 (P)
            Arrival:=    0.248       -0.009

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.009
          Data Path:+    0.306
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.239  
  g195230_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.009   0.016    0.256  
  FE_RC_1546_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.015   0.020    0.275  
  FE_RC_1547_0/ZN         -      A->ZN   F     INV_X4          4  0.013   0.009    0.285  
  g195235/ZN              -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.297  
  decoded_imm_reg[20]/D   -      D       R     DFF_X1          1  0.011   0.000    0.297  
#---------------------------------------------------------------------------------------
Path 894: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[24][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.078

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.359  
  g160808/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.372  
  FE_RC_245_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.385  
  cpuregs_reg[24][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 895: VIOLATED (-0.077 ns) Setup Check with Pin reg_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.028
      Required Time:=    0.215
       Launch Clock:=   -0.010
          Data Path:+    0.302
              Slack:=   -0.077

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.021    0.207  
  g81645__180104/ZN        -      A1->ZN  F     NAND3_X2        1  0.012   0.019    0.226  
  FE_RC_1894_0/ZN          -      A3->ZN  R     NAND3_X2        3  0.011   0.028    0.254  
  g192477/ZN               -      A1->ZN  F     NAND2_X1        1  0.018   0.023    0.277  
  g177295/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.293  
  reg_pc_reg[30]/D         -      D       R     DFF_X1          1  0.009   0.000    0.293  
#----------------------------------------------------------------------------------------
Path 896: VIOLATED (-0.077 ns) Setup Check with Pin decoded_imm_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.098 (P)
            Arrival:=    0.248       -0.009

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.009
          Data Path:+    0.306
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.239  
  g195230_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.009   0.016    0.256  
  FE_RC_1546_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.015   0.020    0.275  
  FE_RC_1547_0/ZN         -      A->ZN   F     INV_X4          4  0.013   0.009    0.285  
  g195234/ZN              -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.297  
  decoded_imm_reg[25]/D   -      D       R     DFF_X1          1  0.011   0.000    0.297  
#---------------------------------------------------------------------------------------
Path 897: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[14][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.043    0.338  
  g160608/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.017    0.355  
  g159080/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.376  
  cpuregs_reg[14][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 898: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[3][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.393
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1417_n_36490/ZN  -      A->ZN   F     INV_X2          1  0.014   0.011    0.345  
  FE_OCPC1419_n_36490/ZN  -      A->ZN   R     INV_X4          6  0.006   0.016    0.361  
  g160021/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.373  
  FE_RC_464_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.386  
  cpuregs_reg[3][13]/D    -      D       R     DFF_X1          1  0.008   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 899: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[30][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.077

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN       -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN     -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN                 -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN     -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490_dup/Z  -      A->Z    R     BUF_X8          6  0.014   0.025    0.358  
  g160927/ZN                 -      A1->ZN  F     NAND2_X1        1  0.008   0.013    0.371  
  FE_RC_508_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.385  
  cpuregs_reg[30][13]/D      -      D       R     DFF_X1          1  0.009   0.000    0.385  
#------------------------------------------------------------------------------------------
Path 900: VIOLATED (-0.077 ns) Setup Check with Pin reg_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.010
          Data Path:+    0.305
              Slack:=   -0.077

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK            -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q             -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN                      -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z            -      A->Z    F     BUF_X16         4  0.023   0.038    0.183  
  FE_OFC40_n_13406/ZN             -      A->ZN   R     INV_X16         7  0.009   0.015    0.199  
  FE_OCPC1135_FE_OFN27_n_13406/Z  -      A->Z    R     BUF_X4          3  0.008   0.024    0.223  
  g81644__184227/ZN               -      A1->ZN  F     NAND3_X1        1  0.009   0.023    0.246  
  g81543__1474/ZN                 -      A2->ZN  R     NAND3_X2        2  0.015   0.023    0.268  
  g192486/ZN                      -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.282  
  g177106/ZN                      -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.295  
  reg_pc_reg[31]/D                -      D       R     DFF_X1          1  0.009   0.000    0.295  
#-----------------------------------------------------------------------------------------------
Path 901: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[30][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.389
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.053    0.346  
  g189696/ZN              -      A1->ZN  F     NAND2_X1        1  0.037   0.018    0.364  
  g159574/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.385  
  cpuregs_reg[30][10]/D   -      D       R     DFF_X1          1  0.018   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 902: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[14][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.103 (P)
            Arrival:=    0.334       -0.004

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.004
          Data Path:+    0.385
              Slack:=   -0.077

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g165468_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.014   0.029    0.346  
  g172583/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.362  
  g159102/ZN                  -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.381  
  cpuregs_reg[14][25]/D       -      D       R     DFF_X1          1  0.016   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 903: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.103 (P)
            Arrival:=    0.333       -0.004

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.004
          Data Path:+    0.386
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.033    0.251  
  add_1312_30_g175017/ZN  -      A2->ZN  F     NAND2_X2        1  0.018   0.017    0.267  
  add_1312_30_g7015/ZN    -      A->ZN   R     XNOR2_X2        2  0.010   0.035    0.303  
  g178662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.323  
  g165464_dup187922/ZN    -      A1->ZN  R     NAND2_X4       11  0.012   0.030    0.353  
  g177519/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.369  
  g177518/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.382  
  cpuregs_reg[3][26]/D    -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 904: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[16][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.028
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1418_n_36490/Z   -      A->Z    R     BUF_X8          8  0.014   0.026    0.359  
  g187482/ZN              -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.372  
  g187481/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.384  
  cpuregs_reg[16][13]/D   -      D       R     DFF_X1          1  0.008   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 905: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[18][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.183 (P)    0.102 (P)
            Arrival:=    0.326       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.040    0.340  
  g160662/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.014    0.354  
  g159719/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.373  
  cpuregs_reg[18][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 906: VIOLATED (-0.077 ns) Setup Check with Pin mem_wdata_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.077
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.251
              Slack:=   -0.077

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  g82033__190459/ZN       -      A2->ZN  R     NAND2_X2        3  0.007   0.029    0.140  
  g190966/ZN              -      A2->ZN  R     AND2_X2         7  0.021   0.051    0.191  
  FE_RC_699_0/ZN          -      A->ZN   F     INV_X1          2  0.022   0.014    0.205  
  FE_RC_698_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.020    0.224  
  FE_RC_697_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  mem_wdata_reg[22]/D     -      D       F     SDFF_X1         2  0.011   0.000    0.246  
#---------------------------------------------------------------------------------------
Path 907: VIOLATED (-0.077 ns) Setup Check with Pin cpuregs_reg[25][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.195 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.027
      Required Time:=    0.311
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.077

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN   -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN         -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN         -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN             -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN             -      A->ZN   F     INV_X16        62  0.020   0.044    0.345  
  g160314/ZN             -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.369  
  g159283/ZN             -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.388  
  cpuregs_reg[25][10]/D  -      D       F     DFF_X1          1  0.015   0.000    0.388  
#--------------------------------------------------------------------------------------
Path 908: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[7][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.188 (P)    0.100 (P)
            Arrival:=    0.331       -0.007

              Setup:-    0.030
      Required Time:=    0.301
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.018    0.352  
  g179770/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.377  
  cpuregs_reg[7][13]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 909: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[22][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.038    0.335  
  g160744/ZN              -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.353  
  g159776/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.374  
  cpuregs_reg[22][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 910: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[18][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.041    0.341  
  g172714/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.014    0.355  
  g159718/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[18][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 911: VIOLATED (-0.076 ns) Setup Check with Pin decoded_imm_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.098 (P)
            Arrival:=    0.249       -0.009

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.009
          Data Path:+    0.305
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.007   0.014    0.239  
  g195230_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.009   0.016    0.256  
  FE_RC_1546_0/ZN         -      A1->ZN  R     NAND2_X4        1  0.015   0.020    0.275  
  FE_RC_1547_0/ZN         -      A->ZN   F     INV_X4          4  0.013   0.009    0.285  
  g195232/ZN              -      A1->ZN  R     NAND2_X1        1  0.005   0.011    0.296  
  decoded_imm_reg[23]/D   -      D       R     DFF_X1          1  0.011   0.000    0.296  
#---------------------------------------------------------------------------------------
Path 912: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[18][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.040    0.341  
  g160660/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.014    0.355  
  g159716/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.374  
  cpuregs_reg[18][1]/D    -      D       R     DFF_X1          1  0.016   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 913: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[3][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.024
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.395
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup1/ZN         -      A1->ZN  F     NAND2_X4        5  0.020   0.019    0.352  
  g194887/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.370  
  g182316/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.388  
  cpuregs_reg[3][11]/D    -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 914: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[18][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.041    0.341  
  g172476/ZN              -      A2->ZN  F     NAND2_X2        1  0.026   0.015    0.356  
  g159720/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.374  
  cpuregs_reg[18][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 915: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[3][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.006
          Data Path:+    0.386
              Slack:=   -0.076

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN            -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z    -      A->Z    F     BUF_X16        16  0.018   0.047    0.326  
  FE_OFC290_n_5485/ZN   -      A->ZN   R     INV_X8         11  0.016   0.023    0.349  
  g189698/ZN            -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.362  
  g182325/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.380  
  cpuregs_reg[3][10]/D  -      D       R     DFF_X1          1  0.016   0.000    0.380  
#-------------------------------------------------------------------------------------
Path 916: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[10][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.046    0.346  
  g172581/ZN              -      A2->ZN  F     NAND2_X2        1  0.029   0.015    0.361  
  g159525/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.380  
  cpuregs_reg[10][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 917: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[5][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.187 (P)    0.100 (P)
            Arrival:=    0.330       -0.007

              Setup:-    0.030
      Required Time:=    0.301
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.018    0.351  
  g193720/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.376  
  cpuregs_reg[5][13]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 918: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.329       -0.004

              Setup:-    0.028
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.381
              Slack:=   -0.076

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175014/ZN      -      A2->ZN  F     NAND2_X2        1  0.013   0.016    0.259  
  add_1312_30_g7002/ZN        -      A->ZN   R     XNOR2_X2        1  0.009   0.034    0.293  
  g192693/ZN                  -      A1->ZN  F     NAND2_X4        4  0.025   0.024    0.318  
  g165468_dup/ZN              -      A1->ZN  R     NAND2_X4        7  0.014   0.029    0.346  
  g182330/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.363  
  g177100/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  cpuregs_reg[3][25]/D        -      D       R     DFF_X1          1  0.009   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 919: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[23][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.100 (P)
            Arrival:=    0.329       -0.007

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.076

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.013    0.243  
  g161205/ZN               -      A1->ZN  F     AND2_X4         3  0.007   0.029    0.273  
  g191297/ZN               -      A->ZN   R     INV_X4          9  0.007   0.034    0.307  
  FE_OCPC1134_n_33944/Z    -      A->Z    R     BUF_X16        26  0.025   0.035    0.342  
  g160261/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.356  
  g159232/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[23][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.375  
#----------------------------------------------------------------------------------------
Path 920: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[23][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.100 (P)
            Arrival:=    0.329       -0.007

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.076

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.013    0.243  
  g161205/ZN               -      A1->ZN  F     AND2_X4         3  0.007   0.029    0.273  
  g191297/ZN               -      A->ZN   R     INV_X4          9  0.007   0.034    0.307  
  FE_OCPC1134_n_33944/Z    -      A->Z    R     BUF_X16        26  0.025   0.035    0.342  
  g160260/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.356  
  g159231/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.375  
  cpuregs_reg[23][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.375  
#----------------------------------------------------------------------------------------
Path 921: VIOLATED (-0.076 ns) Setup Check with Pin mem_wdata_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.073
      Required Time:=    0.174
       Launch Clock:=   -0.005
          Data Path:+    0.255
              Slack:=   -0.076

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81805__5953/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.020    0.227  
  g81602__3772/ZN         -      A1->ZN  F     NAND3_X2        2  0.015   0.023    0.249  
  mem_wdata_reg[29]/D     -      D       F     SDFFR_X2        2  0.013   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 922: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[23][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.100 (P)
            Arrival:=    0.328       -0.007

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.076

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.013    0.243  
  g161205/ZN               -      A1->ZN  F     AND2_X4         3  0.007   0.029    0.273  
  g191297/ZN               -      A->ZN   R     INV_X4          9  0.007   0.034    0.307  
  FE_OCPC1134_n_33944/Z    -      A->Z    R     BUF_X16        26  0.025   0.033    0.340  
  g160256/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.355  
  g185854/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.374  
  cpuregs_reg[23][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.374  
#----------------------------------------------------------------------------------------
Path 923: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[21][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.026
      Required Time:=    0.309
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  g159551/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.384  
  cpuregs_reg[21][17]/D   -      D       F     DFF_X1          1  0.013   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 924: VIOLATED (-0.075 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.068
      Required Time:=    0.177
       Launch Clock:=   -0.004
          Data Path:+    0.257
              Slack:=   -0.075

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z     -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g173153/ZN               -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.210  
  g173152/ZN               -      A->ZN   R     OAI21_X1        3  0.011   0.043    0.253  
  decoded_imm_j_reg[14]/D  -      D       R     SDFF_X1         3  0.058   0.000    0.253  
#----------------------------------------------------------------------------------------
Path 925: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[9][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.024
      Required Time:=    0.335
       Launch Clock:=   -0.005
          Data Path:+    0.415
              Slack:=   -0.075

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.036    0.361  
  FE_OCPC1571_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4          4  0.022   0.034    0.395  
  g159480/ZN                       -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.410  
  cpuregs_reg[9][10]/D             -      D       F     DFF_X1          1  0.009   0.000    0.410  
#------------------------------------------------------------------------------------------------
Path 926: VIOLATED (-0.075 ns) Setup Check with Pin mem_wordsize_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.031
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.075

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g192487/ZN             -      A1->ZN  R     NAND3_X4        4  0.013   0.025    0.194  
  g182652/ZN             -      A1->ZN  F     NAND2_X4        5  0.018   0.026    0.220  
  g192488/ZN             -      A2->ZN  R     NAND3_X4        6  0.015   0.024    0.244  
  g161380/ZN             -      A1->ZN  F     NAND3_X1        1  0.014   0.020    0.264  
  g195599/ZN             -      B->ZN   R     OAI211_X1       1  0.011   0.025    0.289  
  mem_wordsize_reg[0]/D  -      D       R     DFF_X1          1  0.021   0.000    0.289  
#--------------------------------------------------------------------------------------
Path 927: VIOLATED (-0.075 ns) Setup Check with Pin mem_wdata_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.076
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.249
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  g82033__190459/ZN       -      A2->ZN  R     NAND2_X2        3  0.007   0.029    0.140  
  g190966/ZN              -      A2->ZN  R     AND2_X2         7  0.021   0.051    0.191  
  FE_RC_699_0/ZN          -      A->ZN   F     INV_X1          2  0.022   0.014    0.205  
  FE_RC_691_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.021    0.225  
  FE_RC_690_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.019    0.244  
  mem_wdata_reg[16]/D     -      D       F     SDFF_X1         2  0.010   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 928: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[9][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.024
      Required Time:=    0.338
       Launch Clock:=   -0.005
          Data Path:+    0.419
              Slack:=   -0.075

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g159474/ZN                       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[9][4]/D              -      D       F     DFF_X1          1  0.009   0.000    0.414  
#------------------------------------------------------------------------------------------------
Path 929: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[16][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.032
      Required Time:=    0.295
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN  -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN  -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1580_n_26624/Z   -      A->Z    F     BUF_X8          8  0.010   0.032    0.345  
  g185843/ZN              -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.370  
  cpuregs_reg[16][1]/D    -      D       R     DFF_X1          1  0.027   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 930: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[30][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.100 (P)
            Arrival:=    0.328       -0.007

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.338  
  g195179/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.354  
  g159572/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.373  
  cpuregs_reg[30][8]/D    -      D       R     DFF_X1          1  0.018   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 931: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[12][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.028
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1417_n_36490/ZN  -      A->ZN   F     INV_X2          1  0.014   0.011    0.345  
  FE_OCPC1419_n_36490/ZN  -      A->ZN   R     INV_X4          6  0.006   0.016    0.360  
  g160587/ZN              -      A1->ZN  F     NAND2_X2        1  0.010   0.011    0.371  
  FE_RC_325_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.383  
  cpuregs_reg[12][13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 932: VIOLATED (-0.075 ns) Setup Check with Pin reg_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.097 (P)
            Arrival:=    0.244       -0.010

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.010
          Data Path:+    0.299
              Slack:=   -0.075

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g188124/ZN               -      A1->ZN  F     NAND2_X4        3  0.011   0.016    0.219  
  FE_OCPC1156_n_30608/Z    -      A->Z    F     BUF_X2          1  0.010   0.026    0.245  
  g188125/ZN               -      A1->ZN  R     NAND2_X2        2  0.005   0.013    0.258  
  fopt171284/ZN            -      A->ZN   F     INV_X1          1  0.010   0.010    0.268  
  g165302/ZN               -      B1->ZN  R     OAI21_X2        1  0.005   0.021    0.289  
  reg_pc_reg[10]/D         -      D       R     DFF_X1          1  0.015   0.000    0.289  
#----------------------------------------------------------------------------------------
Path 933: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[9][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.005
          Data Path:+    0.419
              Slack:=   -0.075

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g159476/ZN                       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.414  
  cpuregs_reg[9][6]/D              -      D       F     DFF_X1          1  0.009   0.000    0.414  
#------------------------------------------------------------------------------------------------
Path 934: VIOLATED (-0.075 ns) Setup Check with Pin count_cycle_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.103 (P)
            Arrival:=    0.248       -0.004

              Setup:-    0.024
      Required Time:=    0.224
       Launch Clock:=   -0.004
          Data Path:+    0.303
              Slack:=   -0.075

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_cycle_reg[9]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.065   0.119    0.115  
  inc_add_1428_40_g1212/ZN              -      A2->ZN  R     AND2_X4         4  0.024   0.038    0.153  
  inc_add_1428_40_g1063/ZN              -      A2->ZN  F     NAND2_X4        1  0.012   0.014    0.167  
  inc_add_1428_40_g182042/ZN            -      A1->ZN  R     NOR2_X4         1  0.007   0.021    0.188  
  inc_add_1428_40_g1036/ZN              -      A1->ZN  F     NAND2_X4        3  0.014   0.019    0.208  
  FE_OCPC1244_inc_add_1428_40_n_772/ZN  -      A->ZN   R     INV_X2          2  0.010   0.018    0.225  
  FE_OCPC1247_inc_add_1428_40_n_772/Z   -      A->Z    R     BUF_X4          9  0.011   0.028    0.254  
  inc_add_1428_40_g992/ZN               -      B1->ZN  F     OAI22_X1        1  0.013   0.020    0.273  
  g166135/ZN                            -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.290  
  g165975/ZN                            -      A->ZN   F     INV_X1          1  0.025   0.008    0.299  
  count_cycle_reg[16]/D                 -      D       F     DFF_X1          1  0.007   0.000    0.299  
#-----------------------------------------------------------------------------------------------------
Path 935: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[17][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.102 (P)
            Arrival:=    0.332       -0.005

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.075

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1153_n_5482/ZN   -      A->ZN   R     INV_X8          2  0.008   0.020    0.325  
  FE_OCPC1158_n_5482/ZN   -      A->ZN   F     INV_X2          6  0.011   0.020    0.346  
  g193711/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.377  
  cpuregs_reg[17][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 936: VIOLATED (-0.075 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.068
      Required Time:=    0.177
       Launch Clock:=   -0.004
          Data Path:+    0.256
              Slack:=   -0.075

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z     -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g33/ZN                   -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.209  
  g173143/ZN               -      A->ZN   R     OAI21_X1        3  0.011   0.043    0.252  
  decoded_imm_j_reg[13]/D  -      D       R     SDFF_X1         3  0.060   0.000    0.252  
#----------------------------------------------------------------------------------------
Path 937: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[9][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.005
          Data Path:+    0.418
              Slack:=   -0.075

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN                   -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN                   -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN           -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN           -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN                       -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g187665/ZN                       -      A1->ZN  F     NAND2_X4        4  0.023   0.032    0.325  
  FE_OCPC1235_n_30120/ZN           -      A->ZN   R     INV_X8         17  0.021   0.032    0.357  
  FE_OCPC1570_FE_DBTN10_n_30120/Z  -      A->Z    R     BUF_X4         11  0.021   0.040    0.398  
  g159477/ZN                       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.413  
  cpuregs_reg[9][7]/D              -      D       F     DFF_X1          1  0.009   0.000    0.413  
#------------------------------------------------------------------------------------------------
Path 938: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[2][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.031
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.389
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.048    0.345  
  g160704/ZN              -      A2->ZN  F     NAND2_X1        1  0.040   0.019    0.364  
  g159610/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.384  
  cpuregs_reg[2][16]/D    -      D       R     DFF_X1          1  0.019   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 939: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[2][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.337       -0.005

              Setup:-    0.024
      Required Time:=    0.314
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.051    0.349  
  FE_RC_308_0/ZN          -      A1->ZN  R     OR2_X2          1  0.040   0.028    0.376  
  FE_RC_307_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.388  
  cpuregs_reg[2][14]/D    -      D       F     DFF_X1          1  0.007   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 940: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[25][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.026
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.074

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.033    0.335  
  g160308/ZN            -      A1->ZN  R     NAND2_X1        1  0.030   0.024    0.359  
  g159277/ZN            -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.377  
  cpuregs_reg[25][6]/D  -      D       F     DFF_X1          1  0.013   0.000    0.377  
#-------------------------------------------------------------------------------------
Path 941: VIOLATED (-0.074 ns) Setup Check with Pin mem_wdata_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.073
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.253
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81793__1474/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.017    0.224  
  g81598__1857/ZN         -      A1->ZN  F     NAND3_X2        2  0.012   0.023    0.247  
  mem_wdata_reg[31]/D     -      D       F     SDFFR_X2        2  0.014   0.000    0.247  
#---------------------------------------------------------------------------------------
Path 942: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[22][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.338       -0.005

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.052    0.349  
  g189703/ZN              -      A1->ZN  F     NAND2_X4        1  0.036   0.013    0.362  
  g159785/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.382  
  cpuregs_reg[22][10]/D   -      D       R     DFF_X1          1  0.018   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 943: VIOLATED (-0.074 ns) Setup Check with Pin decoded_imm_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.009
          Data Path:+    0.299
              Slack:=   -0.074

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN       -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN          -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN                 -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN                 -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.213  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   F     INV_X1          3  0.017   0.018    0.232  
  g190219/ZN                 -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.252  
  g183432/ZN                 -      A->ZN   F     INV_X4          6  0.013   0.014    0.265  
  g162728/ZN                 -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.290  
  decoded_imm_reg[9]/D       -      D       R     DFF_X1          1  0.017   0.000    0.290  
#------------------------------------------------------------------------------------------
Path 944: VIOLATED (-0.074 ns) Setup Check with Pin mem_wdata_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.005
          Data Path:+    0.254
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81855__5703/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.020    0.227  
  g81608__6877/ZN         -      A1->ZN  F     NAND3_X2        2  0.015   0.021    0.248  
  mem_wdata_reg[24]/D     -      D       F     SDFFR_X2        2  0.012   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 945: VIOLATED (-0.074 ns) Setup Check with Pin mem_wdata_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.074
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.252
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81797__1309/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.222  
  g81607__1309/ZN         -      A1->ZN  F     NAND3_X1        2  0.011   0.024    0.246  
  mem_wdata_reg[25]/D     -      D       F     SDFFR_X2        2  0.016   0.000    0.246  
#---------------------------------------------------------------------------------------
Path 946: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[12][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.006
          Data Path:+    0.410
              Slack:=   -0.074

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.039    0.371  
  g160588/ZN                  -      A1->ZN  F     NAND2_X1        1  0.031   0.018    0.389  
  FE_RC_366_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.404  
  cpuregs_reg[12][14]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#-------------------------------------------------------------------------------------------
Path 947: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[2][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.031
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.046    0.344  
  g172717/ZN              -      A1->ZN  F     NAND2_X1        1  0.040   0.018    0.362  
  g159597/ZN              -      A->ZN   R     OAI21_X1        1  0.013   0.021    0.383  
  cpuregs_reg[2][5]/D     -      D       R     DFF_X1          1  0.019   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 948: VIOLATED (-0.074 ns) Setup Check with Pin cpuregs_reg[22][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.074

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.037    0.334  
  g160746/ZN              -      A2->ZN  F     NAND2_X1        1  0.033   0.018    0.352  
  g159778/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[22][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 949: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[26][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.031
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.406
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.067    0.360  
  g178679/ZN              -      A2->ZN  F     NAND2_X1        1  0.052   0.020    0.380  
  g159344/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.401  
  cpuregs_reg[26][28]/D   -      D       R     DFF_X1          1  0.021   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 950: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[12][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.006
          Data Path:+    0.410
              Slack:=   -0.073

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC844_n_22308/ZN       -      A->ZN   R     INV_X2          9  0.008   0.039    0.371  
  g189704/ZN                  -      A1->ZN  F     NAND2_X1        1  0.031   0.018    0.389  
  FE_RC_619_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.404  
  cpuregs_reg[12][10]/D       -      D       R     DFF_X1          1  0.009   0.000    0.404  
#-------------------------------------------------------------------------------------------
Path 951: VIOLATED (-0.073 ns) Setup Check with Pin reg_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.097 (P)
            Arrival:=    0.245       -0.010

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.010
          Data Path:+    0.298
              Slack:=   -0.073

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g170653/ZN               -      A1->ZN  F     NAND2_X4        3  0.011   0.015    0.219  
  g171519/ZN               -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.235  
  FE_OCPC1134_n_13033/Z    -      A->Z    R     BUF_X1          1  0.011   0.023    0.257  
  g171520/ZN               -      A->ZN   F     INV_X1          1  0.007   0.007    0.265  
  g165396/ZN               -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.288  
  reg_pc_reg[11]/D         -      D       R     DFF_X1          1  0.017   0.000    0.288  
#----------------------------------------------------------------------------------------
Path 952: VIOLATED (-0.073 ns) Setup Check with Pin mem_wdata_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.067
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.258
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g81804__1786/ZN         -      A1->ZN  F     NAND2_X1        1  0.016   0.022    0.215  
  g81617__7114/ZN         -      A->ZN   R     OAI21_X1        2  0.013   0.037    0.252  
  mem_wdata_reg[17]/D     -      D       R     SDFF_X1         2  0.046   0.000    0.252  
#---------------------------------------------------------------------------------------
Path 953: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[1][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.025
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   F     XNOR2_X2        1  0.016   0.044    0.287  
  g165485/ZN              -      B1->ZN  R     AOI21_X4        2  0.014   0.034    0.322  
  FE_OCPC1565_n_1916/ZN   -      A->ZN   F     INV_X4         11  0.027   0.020    0.341  
  FE_OCPC1566_n_1916/ZN   -      A->ZN   R     INV_X2          5  0.012   0.027    0.368  
  g194106/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.384  
  cpuregs_reg[1][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 954: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[29][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.019    0.352  
  FE_RC_1801_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[29][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 955: VIOLATED (-0.073 ns) Setup Check with Pin reg_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.299
              Slack:=   -0.073

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X4         12  0.021   0.026    0.147  
  FE_RC_783_0/ZN                 -      A1->ZN  F     OR2_X4          1  0.015   0.043    0.190  
  FE_RC_782_0/ZN                 -      A1->ZN  R     NAND2_X4        3  0.008   0.019    0.209  
  g174232/ZN                     -      A2->ZN  F     NAND2_X4        1  0.013   0.014    0.223  
  g81184__2703/ZN                -      A2->ZN  R     NAND2_X4        4  0.007   0.021    0.244  
  FE_OCPC37325_current_pc_23/Z   -      A->Z    R     BUF_X2          1  0.014   0.021    0.265  
  g166482/ZN                     -      A->ZN   F     INV_X1          1  0.006   0.007    0.272  
  g165416/ZN                     -      B1->ZN  R     OAI21_X1        1  0.003   0.022    0.294  
  reg_pc_reg[23]/D               -      D       R     DFF_X1          1  0.016   0.000    0.294  
#----------------------------------------------------------------------------------------------
Path 956: VIOLATED (-0.073 ns) Setup Check with Pin decoded_imm_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.248       -0.009

              Setup:-    0.026
      Required Time:=    0.222
       Launch Clock:=   -0.009
          Data Path:+    0.303
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN    -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN       -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  g186582/ZN              -      A1->ZN  R     NAND2_X1        2  0.007   0.028    0.175  
  g190158/ZN              -      A1->ZN  F     NAND3_X4        4  0.023   0.031    0.206  
  FE_OCPC966_n_32775/ZN   -      A->ZN   R     INV_X4          2  0.017   0.021    0.227  
  g187169/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.015    0.242  
  g195230/ZN              -      A1->ZN  R     NAND2_X4       11  0.008   0.029    0.271  
  g186737/ZN              -      A1->ZN  F     NAND3_X1        1  0.023   0.023    0.295  
  decoded_imm_reg[26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.295  
#---------------------------------------------------------------------------------------
Path 957: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[28][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.206 (P)    0.103 (P)
            Arrival:=    0.350       -0.004

              Setup:-    0.024
      Required Time:=    0.326
       Launch Clock:=   -0.004
          Data Path:+    0.403
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.031    0.363  
  g195435/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.383  
  g195434/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.399  
  cpuregs_reg[28][27]/D   -      D       F     DFF_X1          1  0.008   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 958: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[22][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.042    0.339  
  g185538/ZN              -      A1->ZN  F     NAND2_X4        1  0.034   0.013    0.352  
  g159780/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.372  
  cpuregs_reg[22][6]/D    -      D       R     DFF_X1          1  0.018   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 959: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[2][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.023
      Required Time:=    0.317
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.049    0.346  
  FE_RC_1360_0/ZN         -      A1->ZN  R     OR2_X1          1  0.040   0.031    0.377  
  FE_RC_1359_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.008   0.012    0.389  
  cpuregs_reg[2][28]/D    -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 960: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[30][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.043    0.337  
  g160915/ZN              -      A1->ZN  F     NAND2_X2        1  0.036   0.015    0.351  
  g159566/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.371  
  cpuregs_reg[30][1]/D    -      D       R     DFF_X1          1  0.018   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 961: VIOLATED (-0.073 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.072
      Required Time:=    0.173
       Launch Clock:=   -0.004
          Data Path:+    0.250
              Slack:=   -0.073

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[19]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 962: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[8][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.108 (P)
            Arrival:=    0.337        0.001

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=    0.001
          Data Path:+    0.385
              Slack:=   -0.073

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.024    0.357  
  g180668/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.374  
  g180666/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.386  
  cpuregs_reg[8][28]/D    -      D       F     DFF_X1          1  0.007   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 963: VIOLATED (-0.073 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.072
      Required Time:=    0.173
       Launch Clock:=   -0.004
          Data Path:+    0.250
              Slack:=   -0.073

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[16]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 964: VIOLATED (-0.072 ns) Setup Check with Pin latched_is_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.241       -0.004

              Setup:-    0.030
      Required Time:=    0.211
       Launch Clock:=   -0.004
          Data Path:+    0.288
              Slack:=   -0.072

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g192487/ZN           -      A1->ZN  R     NAND3_X4        4  0.013   0.025    0.194  
  g182652/ZN           -      A1->ZN  F     NAND2_X4        5  0.018   0.026    0.220  
  g182655/ZN           -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.238  
  g161718/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.020    0.258  
  g161227/ZN           -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.284  
  latched_is_lh_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.284  
#------------------------------------------------------------------------------------
Path 965: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[19][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.376  
  g159184/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.401  
  cpuregs_reg[19][19]/D   -      D       R     DFF_X1          1  0.018   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 966: VIOLATED (-0.072 ns) Setup Check with Pin decoded_imm_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.247       -0.009

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.072

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN       -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN          -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN                 -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN                 -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.213  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   F     INV_X1          3  0.017   0.018    0.232  
  g190219/ZN                 -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.252  
  g183432/ZN                 -      A->ZN   F     INV_X4          6  0.013   0.013    0.265  
  g162726/ZN                 -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.289  
  decoded_imm_reg[7]/D       -      D       R     DFF_X1          1  0.017   0.000    0.289  
#------------------------------------------------------------------------------------------
Path 967: VIOLATED (-0.072 ns) Setup Check with Pin mem_wordsize_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.031
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.290
              Slack:=   -0.072

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN             -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g192487/ZN             -      A1->ZN  R     NAND3_X4        4  0.013   0.025    0.194  
  g182652/ZN             -      A1->ZN  F     NAND2_X4        5  0.018   0.026    0.220  
  g192488/ZN             -      A2->ZN  R     NAND3_X4        6  0.015   0.024    0.244  
  g161137/ZN             -      A1->ZN  F     NAND3_X1        1  0.014   0.019    0.264  
  g188115/ZN             -      A->ZN   R     OAI211_X1       1  0.013   0.022    0.286  
  mem_wordsize_reg[1]/D  -      D       R     DFF_X1          1  0.019   0.000    0.286  
#--------------------------------------------------------------------------------------
Path 968: VIOLATED (-0.072 ns) Setup Check with Pin decoded_imm_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.268  
  g190249/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.289  
  decoded_imm_reg[27]/D   -      D       R     DFF_X1          1  0.014   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 969: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[20][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.103 (P)
            Arrival:=    0.329       -0.004

              Setup:-    0.028
      Required Time:=    0.301
       Launch Clock:=   -0.004
          Data Path:+    0.377
              Slack:=   -0.072

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK           -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q            -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN        -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN        -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN        -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN      -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011_dup/ZN  -      A->ZN   R     INV_X8          5  0.021   0.025    0.243  
  add_1312_30_g175020/ZN      -      A2->ZN  F     NAND2_X2        2  0.013   0.018    0.262  
  FE_RC_1268_0/ZN             -      A->ZN   R     INV_X2          1  0.012   0.014    0.275  
  FE_RC_1267_0/ZN             -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.290  
  FE_RC_1349_0/ZN             -      A2->ZN  R     NAND2_X4        2  0.009   0.022    0.312  
  g183307/ZN                  -      B1->ZN  F     AOI21_X4        2  0.014   0.016    0.328  
  FE_OCPC803_n_25731/ZN       -      A->ZN   R     INV_X2          4  0.009   0.019    0.347  
  g182719/ZN                  -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.360  
  FE_RC_498_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.373  
  cpuregs_reg[20][21]/D       -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 970: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[6][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g160871/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.363  
  g159880/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.382  
  cpuregs_reg[6][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 971: VIOLATED (-0.072 ns) Setup Check with Pin mem_wdata_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.073
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.250
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1469_n_31751/Z   -      A->Z    F     BUF_X4          4  0.009   0.028    0.207  
  g81854__5953/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.015    0.222  
  FE_RC_689_0/ZN          -      A1->ZN  F     NAND3_X2        2  0.011   0.023    0.245  
  mem_wdata_reg[27]/D     -      D       F     SDFFR_X2        2  0.014   0.000    0.245  
#---------------------------------------------------------------------------------------
Path 972: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[12][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.101 (P)
            Arrival:=    0.334       -0.006

              Setup:-    0.028
      Required Time:=    0.305
       Launch Clock:=   -0.006
          Data Path:+    0.383
              Slack:=   -0.072

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN         -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN                  -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN              -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN              -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN                  -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN             -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN                  -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308_dup/ZN  -      A->ZN   R     INV_X4          1  0.015   0.018    0.318  
  FE_OCPC1173_n_22308/ZN      -      A->ZN   F     INV_X4          2  0.009   0.014    0.332  
  FE_OCPC845_n_22308/ZN       -      A->ZN   R     INV_X8          7  0.008   0.018    0.350  
  g176771/ZN                  -      A2->ZN  F     NAND2_X1        1  0.010   0.014    0.364  
  g176770/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.377  
  cpuregs_reg[12][25]/D       -      D       R     DFF_X1          1  0.009   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 973: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[10][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.345  
  g160560/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.363  
  g159516/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[10][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 974: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[29][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.377  
  g158895__180478/ZN      -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.401  
  cpuregs_reg[29][19]/D   -      D       R     DFF_X1          1  0.016   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 975: VIOLATED (-0.072 ns) Setup Check with Pin instr_rdcycle_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycle_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.250       -0.004

              Setup:-    0.030
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  g194426/ZN              -      A1->ZN  F     NAND3_X2        1  0.011   0.020    0.166  
  FE_RC_1540_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.015    0.181  
  FE_RC_1539_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.198  
  g193033/ZN              -      A->ZN   R     INV_X2          1  0.010   0.019    0.217  
  g83/ZN                  -      A1->ZN  F     NAND3_X4        1  0.012   0.018    0.235  
  FE_OCPC1475_n_33198/ZN  -      A->ZN   R     INV_X4          4  0.011   0.024    0.259  
  FE_OCPC1476_n_33198/ZN  -      A->ZN   F     INV_X1          1  0.015   0.009    0.268  
  g161834/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.292  
  instr_rdcycle_reg/D     -      D       R     DFF_X2          1  0.017   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 976: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[2][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.031
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.072

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.048    0.345  
  g160703/ZN              -      A1->ZN  F     NAND2_X2        1  0.040   0.015    0.360  
  g159609/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.381  
  cpuregs_reg[2][15]/D    -      D       R     DFF_X1          1  0.019   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 977: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.268  
  g180603/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.289  
  decoded_imm_reg[28]/D   -      D       R     DFF_X1          1  0.013   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 978: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.268  
  g194478/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.289  
  decoded_imm_reg[22]/D   -      D       R     DFF_X1          1  0.013   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 979: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[30][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.045    0.338  
  g185526/ZN              -      A1->ZN  F     NAND2_X4        1  0.036   0.013    0.351  
  g159570/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.370  
  cpuregs_reg[30][6]/D    -      D       R     DFF_X1          1  0.018   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 980: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.098 (P)
            Arrival:=    0.250       -0.009

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.009
          Data Path:+    0.301
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.027    0.268  
  g195237/ZN              -      A2->ZN  R     NAND3_X1        1  0.022   0.024    0.292  
  decoded_imm_reg[30]/D   -      D       R     DFF_X1          1  0.014   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 981: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[31][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.405
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.377  
  g159459/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.401  
  cpuregs_reg[31][19]/D   -      D       R     DFF_X1          1  0.016   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 982: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.297
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.267  
  g183289/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.288  
  decoded_imm_reg[31]/D   -      D       R     DFF_X1          1  0.013   0.000    0.288  
#---------------------------------------------------------------------------------------
Path 983: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[25][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.027
      Required Time:=    0.333
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.028    0.360  
  g178678/ZN              -      A->ZN   R     INV_X8         17  0.016   0.029    0.389  
  g159309/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.404  
  cpuregs_reg[25][28]/D   -      D       F     DFF_X1          1  0.015   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 984: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[29]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 985: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[28]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 986: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[19][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.018    0.374  
  g159194/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.400  
  cpuregs_reg[19][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 987: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[23][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.019    0.374  
  g159254/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.400  
  cpuregs_reg[23][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 988: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[21]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 989: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[20]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 990: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[15]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 991: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.247       -0.009

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.297
              Slack:=   -0.071

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN       -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN          -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN                 -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN                 -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.213  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   F     INV_X1          3  0.017   0.018    0.232  
  g190219/ZN                 -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.252  
  g183432/ZN                 -      A->ZN   F     INV_X4          6  0.013   0.013    0.265  
  g162725/ZN                 -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.288  
  decoded_imm_reg[6]/D       -      D       R     DFF_X1          1  0.016   0.000    0.288  
#------------------------------------------------------------------------------------------
Path 992: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.247       -0.009

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.027    0.268  
  g179211/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.289  
  decoded_imm_reg[21]/D   -      D       R     DFF_X1          1  0.013   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 993: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[13][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.409
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g160145/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.386  
  g159061/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.404  
  cpuregs_reg[13][15]/D   -      D       F     DFF_X1          1  0.011   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 994: VIOLATED (-0.071 ns) Setup Check with Pin instr_rdinstr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.029
      Required Time:=    0.220
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  g194426/ZN              -      A1->ZN  F     NAND3_X2        1  0.011   0.020    0.166  
  FE_RC_1540_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.015    0.181  
  FE_RC_1539_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.198  
  g193033/ZN              -      A->ZN   R     INV_X2          1  0.010   0.019    0.217  
  g83/ZN                  -      A1->ZN  F     NAND3_X4        1  0.012   0.018    0.235  
  FE_OCPC1475_n_33198/ZN  -      A->ZN   R     INV_X4          4  0.011   0.024    0.259  
  FE_OCPC1477_n_33198/ZN  -      A->ZN   F     INV_X1          1  0.015   0.009    0.268  
  g161839/ZN              -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.291  
  instr_rdinstr_reg/D     -      D       R     DFF_X2          1  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 995: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[25]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 996: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[14][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.027    0.344  
  g160620/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.359  
  g159092/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.378  
  cpuregs_reg[14][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 997: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[8][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.387
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.038    0.345  
  g160959/ZN            -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.362  
  g159640/ZN            -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.381  
  cpuregs_reg[8][16]/D  -      D       R     DFF_X1          1  0.017   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 998: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[31][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.019    0.352  
  g179772/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[31][13]/D   -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 999: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[13][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g159074/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1000: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[26]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 1001: VIOLATED (-0.071 ns) Setup Check with Pin mem_wdata_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.073
      Required Time:=    0.173
       Launch Clock:=   -0.005
          Data Path:+    0.250
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1469_n_31751/Z   -      A->Z    F     BUF_X4          4  0.009   0.028    0.207  
  g81810__6083/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.016    0.222  
  g81603__1474/ZN         -      A1->ZN  F     NAND3_X2        2  0.012   0.022    0.244  
  mem_wdata_reg[28]/D     -      D       F     SDFFR_X2        2  0.013   0.000    0.244  
#---------------------------------------------------------------------------------------
Path 1002: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[23][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.360       -0.004

              Setup:-    0.030
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.404
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.376  
  g159245/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.400  
  cpuregs_reg[23][19]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1003: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[26][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.207 (P)    0.103 (P)
            Arrival:=    0.350       -0.004

              Setup:-    0.023
      Required Time:=    0.327
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.031    0.363  
  g186125/ZN              -      A2->ZN  R     NAND2_X1        1  0.020   0.022    0.385  
  FE_RC_532_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.398  
  cpuregs_reg[26][27]/D   -      D       F     DFF_X1          1  0.007   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1004: VIOLATED (-0.071 ns) Setup Check with Pin mem_addr_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[14]/SE    -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1005: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[1][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.030
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.017    0.350  
  g194091/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.375  
  cpuregs_reg[1][13]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1006: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.296
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.024    0.266  
  g187620/ZN              -      A2->ZN  R     NAND2_X1        1  0.022   0.022    0.287  
  decoded_imm_reg[12]/D   -      D       R     DFF_X1          1  0.010   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1007: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.249
              Slack:=   -0.071

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.034    0.245  
  mem_rdata_q_reg[27]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.245  
#-----------------------------------------------------------------------------------------------
Path 1008: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[10][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.102 (P)
            Arrival:=    0.335       -0.005

              Setup:-    0.023
      Required Time:=    0.312
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.044    0.345  
  FE_RC_306_0/ZN          -      A1->ZN  R     OR2_X2          1  0.029   0.026    0.371  
  FE_RC_305_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.383  
  cpuregs_reg[10][17]/D   -      D       F     DFF_X1          1  0.006   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1009: VIOLATED (-0.071 ns) Setup Check with Pin mem_addr_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[12]/SE    -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1010: VIOLATED (-0.071 ns) Setup Check with Pin mem_addr_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[15]/SE    -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1011: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[27][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.019    0.375  
  g159374/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.400  
  cpuregs_reg[27][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1012: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[20][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.071

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.018    0.374  
  g159772/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.399  
  cpuregs_reg[20][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1013: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[25][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.026
      Required Time:=    0.302
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.030    0.331  
  g160301/ZN            -      A1->ZN  R     NAND2_X1        1  0.029   0.023    0.354  
  g185853/ZN            -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.372  
  cpuregs_reg[25][1]/D  -      D       F     DFF_X1          1  0.014   0.000    0.372  
#-------------------------------------------------------------------------------------
Path 1014: VIOLATED (-0.071 ns) Setup Check with Pin mem_addr_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[8]/SE     -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1015: VIOLATED (-0.071 ns) Setup Check with Pin decoded_imm_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.026
      Required Time:=    0.220
       Launch Clock:=   -0.009
          Data Path:+    0.300
              Slack:=   -0.071

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN       -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN          -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  g186582/ZN                 -      A1->ZN  R     NAND2_X1        2  0.007   0.028    0.175  
  g190158/ZN                 -      A1->ZN  F     NAND3_X4        4  0.023   0.031    0.206  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   R     INV_X1          3  0.017   0.031    0.237  
  g190219/ZN                 -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.257  
  g183432/ZN                 -      A->ZN   R     INV_X4          6  0.011   0.022    0.278  
  g162729/ZN                 -      B1->ZN  F     OAI21_X2        1  0.013   0.012    0.291  
  decoded_imm_reg[10]/D      -      D       F     DFF_X1          1  0.012   0.000    0.291  
#------------------------------------------------------------------------------------------
Path 1016: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[29][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.019    0.375  
  g159434/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.400  
  cpuregs_reg[29][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1017: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[24][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.006
          Data Path:+    0.375
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.045    0.330  
  g172708/ZN              -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.348  
  g159838/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.369  
  cpuregs_reg[24][5]/D    -      D       R     DFF_X1          1  0.018   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1018: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.248
              Slack:=   -0.070

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.033    0.244  
  mem_rdata_q_reg[22]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.244  
#-----------------------------------------------------------------------------------------------
Path 1019: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[13][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.025
      Required Time:=    0.334
       Launch Clock:=   -0.005
          Data Path:+    0.409
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.026    0.368  
  g160144/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.387  
  g180577/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.404  
  cpuregs_reg[13][14]/D   -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 1020: VIOLATED (-0.070 ns) Setup Check with Pin instr_rdinstrh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstrh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  g194426/ZN              -      A1->ZN  F     NAND3_X2        1  0.011   0.020    0.166  
  FE_RC_1540_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.015    0.181  
  FE_RC_1539_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.198  
  g193033/ZN              -      A->ZN   R     INV_X2          1  0.010   0.019    0.217  
  g83/ZN                  -      A1->ZN  F     NAND3_X4        1  0.012   0.018    0.235  
  FE_OCPC1475_n_33198/ZN  -      A->ZN   R     INV_X4          4  0.011   0.024    0.259  
  g175420/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.277  
  g175419/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.291  
  instr_rdinstrh_reg/D    -      D       R     DFF_X1          1  0.010   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1021: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.248
              Slack:=   -0.070

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.033    0.244  
  mem_rdata_q_reg[17]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.244  
#-----------------------------------------------------------------------------------------------
Path 1022: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[17][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.018    0.374  
  g159165/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.399  
  cpuregs_reg[17][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1023: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.248
              Slack:=   -0.070

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.032    0.244  
  mem_rdata_q_reg[23]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.244  
#-----------------------------------------------------------------------------------------------
Path 1024: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[30][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.040    0.334  
  g160917/ZN              -      A1->ZN  F     NAND2_X2        1  0.035   0.015    0.348  
  g159568/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.368  
  cpuregs_reg[30][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1025: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[21][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.019    0.374  
  g159562/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.399  
  cpuregs_reg[21][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1026: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[16][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.070

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q          -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN        -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                  -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                  -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN      -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN                  -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN      -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN      -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624_dup/ZN  -      A->ZN   R     INV_X8         12  0.010   0.023    0.336  
  g172704/ZN                  -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.350  
  g181929/ZN                  -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.368  
  cpuregs_reg[16][5]/D        -      D       R     DFF_X1          1  0.017   0.000    0.368  
#-------------------------------------------------------------------------------------------
Path 1027: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[16][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.102 (P)
            Arrival:=    0.327       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.070

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q          -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN        -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                  -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                  -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN      -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN                  -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN      -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN      -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624_dup/ZN  -      A->ZN   R     INV_X8         12  0.010   0.022    0.335  
  g181934/ZN                  -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.349  
  g159688/ZN                  -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.367  
  cpuregs_reg[16][4]/D        -      D       R     DFF_X1          1  0.017   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 1028: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[16][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.070

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q          -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN        -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                  -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                  -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN      -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN                  -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN      -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN      -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624_dup/ZN  -      A->ZN   R     INV_X8         12  0.010   0.023    0.336  
  g185518/ZN                  -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.350  
  g181926/ZN                  -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.369  
  cpuregs_reg[16][6]/D        -      D       R     DFF_X1          1  0.016   0.000    0.369  
#-------------------------------------------------------------------------------------------
Path 1029: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[20][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.100 (P)
            Arrival:=    0.334       -0.007

              Setup:-    0.029
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_1343_0/ZN         -      A1->ZN  R     NAND2_X2        5  0.010   0.027    0.342  
  g182739/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.359  
  FE_RC_450_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.375  
  cpuregs_reg[20][9]/D    -      D       R     DFF_X1          1  0.011   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1030: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.103 (P)
            Arrival:=    0.337       -0.004

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.004
          Data Path:+    0.381
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.027    0.344  
  g160018/ZN              -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.359  
  g182315/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.377  
  cpuregs_reg[3][16]/D    -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1031: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[31][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.030
      Required Time:=    0.330
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.019    0.375  
  g159468/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.399  
  cpuregs_reg[31][28]/D   -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1032: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[13][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.408
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g160133/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.386  
  g159053/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.403  
  cpuregs_reg[13][5]/D    -      D       F     DFF_X1          1  0.010   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1033: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.248
              Slack:=   -0.070

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.032    0.244  
  mem_rdata_q_reg[18]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.244  
#-----------------------------------------------------------------------------------------------
Path 1034: VIOLATED (-0.070 ns) Setup Check with Pin mem_wdata_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.066
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.254
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g81790__8780/ZN         -      A1->ZN  F     NAND2_X1        1  0.016   0.022    0.215  
  g81612__7118/ZN         -      A->ZN   R     OAI21_X1        2  0.012   0.034    0.249  
  mem_wdata_reg[20]/D     -      D       R     SDFF_X1         2  0.041   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1035: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[18]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1036: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[3]/SE     -      SE      R     SDFFR_X2       13  0.013   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1037: VIOLATED (-0.070 ns) Setup Check with Pin decoded_imm_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.295
              Slack:=   -0.070

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN       -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN          -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN                 -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN                 -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.213  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   F     INV_X1          3  0.017   0.018    0.232  
  g190219/ZN                 -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.252  
  g183432/ZN                 -      A->ZN   F     INV_X4          6  0.013   0.014    0.265  
  g162727/ZN                 -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.286  
  decoded_imm_reg[8]/D       -      D       R     DFF_X1          1  0.014   0.000    0.286  
#------------------------------------------------------------------------------------------
Path 1038: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[24][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.374
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.045    0.330  
  g185536/ZN              -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.348  
  g159840/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.020    0.368  
  cpuregs_reg[24][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1039: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[28]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1040: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[27]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1041: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[25]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1042: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[24]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1043: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[22]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1044: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[19]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1045: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[11]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1046: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[7]/SE     -      SE      R     SDFFR_X2       13  0.013   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1047: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[2]/SE     -      SE      R     SDFFR_X2       13  0.013   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1048: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.072
      Required Time:=    0.173
       Launch Clock:=   -0.004
          Data Path:+    0.247
              Slack:=   -0.070

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.031    0.243  
  mem_rdata_q_reg[31]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.243  
#-----------------------------------------------------------------------------------------------
Path 1049: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[21]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1050: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.245
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.023    0.237  
  mem_addr_reg[20]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1051: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[13]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1052: VIOLATED (-0.070 ns) Setup Check with Pin mem_addr_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.022    0.236  
  mem_addr_reg[4]/SE     -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1053: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[7][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.108 (P)
            Arrival:=    0.357        0.001

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.070

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.016    0.372  
  g159436/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[7][28]/D    -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1054: VIOLATED (-0.069 ns) Setup Check with Pin latched_is_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.069

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g192487/ZN           -      A1->ZN  R     NAND3_X4        4  0.013   0.025    0.194  
  g182652/ZN           -      A1->ZN  F     NAND2_X4        5  0.018   0.026    0.220  
  g182655/ZN           -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.238  
  g161718/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.020    0.258  
  g161246/ZN           -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.285  
  latched_is_lb_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.285  
#------------------------------------------------------------------------------------
Path 1055: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.072
      Required Time:=    0.173
       Launch Clock:=   -0.004
          Data Path:+    0.246
              Slack:=   -0.069

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.031    0.242  
  mem_rdata_q_reg[30]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.242  
#-----------------------------------------------------------------------------------------------
Path 1056: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[13][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.023    0.366  
  g189269/ZN              -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.398  
  cpuregs_reg[13][3]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1057: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[3][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.101 (P)
            Arrival:=    0.337       -0.006

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.006
          Data Path:+    0.382
              Slack:=   -0.069

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN            -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z    -      A->Z    F     BUF_X16        16  0.018   0.043    0.322  
  FE_OFC292_n_5485/ZN   -      A->ZN   R     INV_X8         13  0.015   0.022    0.344  
  g182313/ZN            -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.358  
  g182312/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[3][14]/D  -      D       R     DFF_X1          1  0.018   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 1058: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[21][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.190 (P)    0.100 (P)
            Arrival:=    0.333       -0.007

              Setup:-    0.029
      Required Time:=    0.304
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.018    0.351  
  g193722/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.373  
  cpuregs_reg[21][13]/D   -      D       R     DFF_X1          1  0.014   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1059: VIOLATED (-0.069 ns) Setup Check with Pin latched_is_lu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.069

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_valid_reg/CK     -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q      -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN           -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN  -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN           -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g192487/ZN           -      A1->ZN  R     NAND3_X4        4  0.013   0.025    0.194  
  g182652/ZN           -      A1->ZN  F     NAND2_X4        5  0.018   0.026    0.220  
  g182655/ZN           -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.238  
  g161718/ZN           -      A1->ZN  F     NAND2_X1        3  0.010   0.020    0.258  
  g161228/ZN           -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.284  
  latched_is_lu_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.284  
#------------------------------------------------------------------------------------
Path 1060: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[23][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g195054/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.304  
  g195053/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.029    0.333  
  fopt195060/ZN           -      A->ZN   F     INV_X4          6  0.020   0.014    0.347  
  g159235/ZN              -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.377  
  cpuregs_reg[23][10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1061: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[28][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.023
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.389
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7033/ZN    -      A1->ZN  F     NAND2_X1        2  0.014   0.031    0.256  
  FE_RC_1779_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.020   0.024    0.280  
  FE_RC_1778_0/ZN         -      A->ZN   F     OAI21_X4        1  0.014   0.023    0.302  
  g195015/ZN              -      A1->ZN  R     NAND2_X4        3  0.017   0.031    0.333  
  g194878_dup1/ZN         -      A1->ZN  F     NAND2_X4        5  0.020   0.019    0.353  
  g194877/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.370  
  FE_RC_1823_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.382  
  cpuregs_reg[28][11]/D   -      D       F     DFF_X1          1  0.006   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1062: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[15][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.017    0.373  
  g159134/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[15][28]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1063: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[1][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.356  
  g178678/ZN              -      A->ZN   F     INV_X8         17  0.021   0.017    0.373  
  g194110/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[1][28]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1064: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[2][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.035    0.332  
  g160666/ZN              -      A2->ZN  F     NAND2_X2        1  0.034   0.016    0.347  
  g159596/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.367  
  cpuregs_reg[2][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1065: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.072
      Required Time:=    0.174
       Launch Clock:=   -0.004
          Data Path:+    0.247
              Slack:=   -0.069

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK                -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q                 -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                      -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN             -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z            -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  FE_OFC13_n_19445/ZN             -      A->ZN   F     INV_X1          1  0.027   0.020    0.211  
  FE_OCPC1478_FE_OFN12_n_19445/Z  -      A->Z    F     BUF_X8         17  0.012   0.032    0.243  
  mem_rdata_q_reg[24]/SE          -      SE      F     SDFF_X1        17  0.009   0.000    0.243  
#-----------------------------------------------------------------------------------------------
Path 1066: VIOLATED (-0.069 ns) Setup Check with Pin mem_addr_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.244
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615_dup/ZN      -      A->ZN   R     INV_X8         13  0.013   0.021    0.236  
  mem_addr_reg[30]/SE    -      SE      R     SDFFR_X2       13  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1067: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[18][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.103 (P)
            Arrival:=    0.352       -0.004

              Setup:-    0.023
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.363  
  g190037/ZN              -      A2->ZN  R     NAND2_X1        1  0.020   0.022    0.386  
  FE_RC_425_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.398  
  cpuregs_reg[18][27]/D   -      D       F     DFF_X1          1  0.007   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1068: VIOLATED (-0.069 ns) Setup Check with Pin mem_wdata_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.067
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.253
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g81809__2250/ZN         -      A1->ZN  F     NAND2_X2        1  0.016   0.017    0.210  
  g81609__2900/ZN         -      A->ZN   R     OAI21_X1        2  0.009   0.038    0.248  
  mem_wdata_reg[23]/D     -      D       R     SDFF_X1         2  0.051   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1069: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[17][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.102 (P)
            Arrival:=    0.327       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1160_n_5482/ZN   -      A->ZN   F     INV_X4         10  0.009   0.016    0.336  
  g181539/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.366  
  cpuregs_reg[17][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1070: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[17][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.183 (P)    0.102 (P)
            Arrival:=    0.327       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1160_n_5482/ZN   -      A->ZN   F     INV_X4         10  0.009   0.016    0.336  
  g159141/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.366  
  cpuregs_reg[17][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1071: VIOLATED (-0.069 ns) Setup Check with Pin decoded_imm_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.009
          Data Path:+    0.296
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.268  
  g179214/ZN              -      A1->ZN  R     NAND2_X1        1  0.022   0.019    0.287  
  decoded_imm_reg[18]/D   -      D       R     DFF_X1          1  0.010   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1072: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[19][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.101 (P)
            Arrival:=    0.327       -0.006

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.006
          Data Path:+    0.372
              Slack:=   -0.069

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.015    0.307  
  FE_OCPC780_n_33414/Z  -      A->Z    F     BUF_X16        17  0.009   0.031    0.337  
  g159171/ZN            -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.366  
  cpuregs_reg[19][4]/D  -      D       R     DFF_X1          1  0.016   0.000    0.366  
#-------------------------------------------------------------------------------------
Path 1073: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[26][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.031
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.066    0.359  
  g172711/ZN              -      A1->ZN  F     NAND2_X2        1  0.052   0.016    0.375  
  g159321/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.397  
  cpuregs_reg[26][5]/D    -      D       R     DFF_X1          1  0.021   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1074: VIOLATED (-0.069 ns) Setup Check with Pin reg_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.010
          Data Path:+    0.292
              Slack:=   -0.069

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.022    0.208  
  g81162__169687/ZN        -      A1->ZN  F     NAND2_X4        3  0.012   0.018    0.226  
  FE_RC_706_0/ZN           -      A2->ZN  F     AND2_X1         1  0.010   0.031    0.257  
  g165428/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.282  
  reg_pc_reg[18]/D         -      D       R     DFF_X1          1  0.018   0.000    0.282  
#----------------------------------------------------------------------------------------
Path 1075: VIOLATED (-0.069 ns) Setup Check with Pin decoded_imm_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.247       -0.009

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.009
          Data Path:+    0.296
              Slack:=   -0.069

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN     -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN       -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN          -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN     -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN                 -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN                 -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.213  
  FE_OCPC964_n_32775_dup/ZN  -      A->ZN   F     INV_X1          3  0.017   0.018    0.232  
  g190219/ZN                 -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.252  
  g183432/ZN                 -      A->ZN   F     INV_X4          6  0.013   0.013    0.265  
  g192677/ZN                 -      B1->ZN  R     OAI21_X2        1  0.007   0.022    0.287  
  decoded_imm_reg[5]/D       -      D       R     DFF_X1          1  0.015   0.000    0.287  
#------------------------------------------------------------------------------------------
Path 1076: VIOLATED (-0.069 ns) Setup Check with Pin mem_wdata_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.064
      Required Time:=    0.182
       Launch Clock:=   -0.005
          Data Path:+    0.256
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g81851__7118/ZN         -      A1->ZN  F     NAND2_X1        1  0.016   0.027    0.220  
  g81615__174258/ZN       -      A->ZN   R     OAI21_X1        2  0.015   0.031    0.251  
  mem_wdata_reg[19]/D     -      D       R     SDFF_X1         2  0.032   0.000    0.251  
#---------------------------------------------------------------------------------------
Path 1077: VIOLATED (-0.069 ns) Setup Check with Pin reg_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.030
      Required Time:=    0.214
       Launch Clock:=   -0.010
          Data Path:+    0.292
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  latched_store_reg/CK    -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q     -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN              -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z    -      A->Z    F     BUF_X16         4  0.023   0.038    0.183  
  FE_OFC40_n_13406/ZN     -      A->ZN   R     INV_X16         7  0.009   0.015    0.199  
  g188191/ZN              -      A1->ZN  F     NAND2_X4        2  0.008   0.016    0.214  
  g64/ZN                  -      A1->ZN  R     NAND2_X4        2  0.010   0.016    0.230  
  FE_OCPC37203_n_13466/Z  -      A->Z    R     BUF_X1          1  0.010   0.023    0.253  
  g171864/ZN              -      A->ZN   F     INV_X1          1  0.007   0.009    0.262  
  g171863/ZN              -      B1->ZN  R     OAI21_X2        1  0.005   0.021    0.283  
  reg_pc_reg[12]/D        -      D       R     DFF_X1          1  0.015   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1078: VIOLATED (-0.069 ns) Setup Check with Pin instr_rdcycleh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycleh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.106 (P)    0.103 (P)
            Arrival:=    0.249       -0.004

              Setup:-    0.028
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.294
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  g194426/ZN              -      A1->ZN  F     NAND3_X2        1  0.011   0.020    0.166  
  FE_RC_1540_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.015    0.181  
  FE_RC_1539_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.198  
  g193033/ZN              -      A->ZN   R     INV_X2          1  0.010   0.019    0.217  
  g83/ZN                  -      A1->ZN  F     NAND3_X4        1  0.012   0.018    0.235  
  FE_OCPC1475_n_33198/ZN  -      A->ZN   R     INV_X4          4  0.011   0.024    0.259  
  g180254/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.017    0.276  
  g180253/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.290  
  instr_rdcycleh_reg/D    -      D       R     DFF_X1          1  0.010   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1079: VIOLATED (-0.069 ns) Setup Check with Pin mem_addr_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.099 (P)
            Arrival:=    0.248       -0.008

              Setup:-    0.079
      Required Time:=    0.169
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[17]/SE    -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1080: VIOLATED (-0.069 ns) Setup Check with Pin mem_addr_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.099 (P)
            Arrival:=    0.248       -0.008

              Setup:-    0.079
      Required Time:=    0.169
       Launch Clock:=   -0.008
          Data Path:+    0.246
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g189057_dup/ZN         -      A2->ZN  F     NAND2_X4        2  0.016   0.024    0.214  
  fopt192615/ZN          -      A->ZN   R     INV_X8         13  0.013   0.024    0.238  
  mem_addr_reg[10]/SE    -      SE      R     SDFFR_X2       13  0.013   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1081: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[19][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.401
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN             -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z   -      A->Z    F     BUF_X32        42  0.010   0.050    0.359  
  g159180/ZN             -      B2->ZN  R     OAI21_X1        1  0.026   0.037    0.395  
  cpuregs_reg[19][14]/D  -      D       R     DFF_X1          1  0.018   0.000    0.395  
#--------------------------------------------------------------------------------------
Path 1082: VIOLATED (-0.069 ns) Setup Check with Pin count_cycle_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.290
              Slack:=   -0.069

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  FE_OCPC968_n_16926/ZN     -      A->ZN   R     INV_X4          8  0.009   0.018    0.216  
  FE_RC_1567_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.011   0.018    0.234  
  g174932/ZN                -      A->ZN   R     OAI211_X1       1  0.011   0.020    0.254  
  g168481/ZN                -      A1->ZN  R     AND2_X1         1  0.017   0.032    0.287  
  count_cycle_reg[12]/D     -      D       R     DFF_X1          1  0.010   0.000    0.287  
#-----------------------------------------------------------------------------------------
Path 1083: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[4][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.033    0.349  
  g172702/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.012    0.361  
  g159794/ZN              -      A->ZN   R     OAI21_X1        1  0.006   0.018    0.379  
  cpuregs_reg[4][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1084: VIOLATED (-0.069 ns) Setup Check with Pin decoded_imm_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.009
          Data Path:+    0.295
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.026    0.268  
  g179212/ZN              -      A1->ZN  R     NAND2_X1        1  0.022   0.019    0.286  
  decoded_imm_reg[17]/D   -      D       R     DFF_X1          1  0.010   0.000    0.286  
#---------------------------------------------------------------------------------------
Path 1085: VIOLATED (-0.069 ns) Setup Check with Pin count_instr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.288
              Slack:=   -0.069

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[6]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[6]/Q        -      CK->Q   R     DFF_X1          3  0.065   0.110    0.107  
  g190531/ZN                  -      A2->ZN  R     AND2_X2         1  0.016   0.037    0.144  
  g190530/ZN                  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.160  
  inc_add_1559_34_g190529/ZN  -      A->ZN   R     INV_X2          1  0.008   0.016    0.176  
  inc_add_1559_34_g173815/ZN  -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.190  
  inc_add_1559_34_g173814/ZN  -      A->ZN   R     INV_X4          8  0.007   0.019    0.208  
  inc_add_1559_34_g1032/ZN    -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.225  
  FE_RC_1533_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.027    0.252  
  g166465/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.261  
  g164774/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.285  
  count_instr_reg[13]/D       -      D       R     DFF_X1          1  0.017   0.000    0.285  
#-------------------------------------------------------------------------------------------
Path 1086: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[24][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.383
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN              -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175/ZN              -      A1->ZN  R     NAND2_X4        5  0.014   0.032    0.340  
  g189699/ZN              -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.356  
  g159844/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.376  
  cpuregs_reg[24][10]/D   -      D       R     DFF_X1          1  0.018   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1087: VIOLATED (-0.069 ns) Setup Check with Pin count_instr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.288
              Slack:=   -0.069

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[6]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[6]/Q        -      CK->Q   R     DFF_X1          3  0.065   0.110    0.107  
  g190531/ZN                  -      A2->ZN  R     AND2_X2         1  0.016   0.037    0.144  
  g190530/ZN                  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.160  
  inc_add_1559_34_g190529/ZN  -      A->ZN   R     INV_X2          1  0.008   0.016    0.176  
  inc_add_1559_34_g173815/ZN  -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.190  
  inc_add_1559_34_g173814/ZN  -      A->ZN   R     INV_X4          8  0.007   0.018    0.208  
  inc_add_1559_34_g1037/ZN    -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.225  
  FE_RC_1553_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.242  
  FE_RC_1552_0/ZN             -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.260  
  g164773/ZN                  -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.286  
  count_instr_reg[14]/D       -      D       R     DFF_X1          1  0.017   0.000    0.286  
#-------------------------------------------------------------------------------------------
Path 1088: VIOLATED (-0.069 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.108 (P)
            Arrival:=    0.356        0.001

              Setup:-    0.025
      Required Time:=    0.331
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.069

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.028    0.360  
  g178678/ZN              -      A->ZN   R     INV_X8         17  0.016   0.026    0.386  
  g159044/ZN              -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.399  
  cpuregs_reg[11][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1089: VIOLATED (-0.068 ns) Setup Check with Pin reg_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.292
              Slack:=   -0.068

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC566_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X8          2  0.015   0.016    0.161  
  g171188/ZN                     -      A1->ZN  F     NAND2_X4        2  0.008   0.015    0.177  
  FE_RC_2127_0/ZN                -      A1->ZN  R     NAND2_X4        3  0.009   0.021    0.198  
  g171186/ZN                     -      A1->ZN  F     NAND2_X4        2  0.014   0.016    0.214  
  g171503/ZN                     -      A1->ZN  R     NAND2_X2        2  0.009   0.020    0.234  
  FE_OCPC1151_n_13014/Z          -      A->Z    R     BUF_X1          1  0.014   0.025    0.258  
  g192475/ZN                     -      A1->ZN  F     NAND2_X1        1  0.008   0.015    0.273  
  g180652/ZN                     -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.287  
  reg_pc_reg[3]/D                -      D       R     DFF_X1          1  0.009   0.000    0.287  
#----------------------------------------------------------------------------------------------
Path 1090: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[7][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.036    0.353  
  g185961/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.378  
  cpuregs_reg[7][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1091: VIOLATED (-0.068 ns) Setup Check with Pin decoded_imm_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.107 (P)    0.098 (P)
            Arrival:=    0.250       -0.009

              Setup:-    0.029
      Required Time:=    0.221
       Launch Clock:=   -0.009
          Data Path:+    0.298
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g195230/ZN              -      A1->ZN  F     NAND2_X4       11  0.011   0.027    0.268  
  g193030/ZN              -      A1->ZN  R     NAND3_X1        1  0.022   0.021    0.289  
  decoded_imm_reg[29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 1092: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[22][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.103 (P)
            Arrival:=    0.352       -0.004

              Setup:-    0.023
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.032    0.363  
  g190038/ZN              -      A2->ZN  R     NAND2_X1        1  0.020   0.022    0.385  
  FE_RC_1233_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.397  
  cpuregs_reg[22][27]/D   -      D       F     DFF_X1          1  0.006   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1093: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[25][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.030
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.377  
  g159296/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.398  
  cpuregs_reg[25][19]/D   -      D       R     DFF_X1          1  0.015   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 1094: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[13][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.025
      Required Time:=    0.334
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.024    0.367  
  g160140/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.385  
  g159058/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.402  
  cpuregs_reg[13][12]/D   -      D       F     DFF_X1          1  0.010   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1095: VIOLATED (-0.068 ns) Setup Check with Pin decoded_imm_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.009
          Data Path:+    0.294
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g176458_dup183431/ZN    -      A1->ZN  F     NAND2_X2        5  0.011   0.024    0.265  
  g172773/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.285  
  decoded_imm_reg[19]/D   -      D       R     DFF_X1          1  0.011   0.000    0.285  
#---------------------------------------------------------------------------------------
Path 1096: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[4][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.191 (P)    0.102 (P)
            Arrival:=    0.334       -0.005

              Setup:-    0.028
      Required Time:=    0.306
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC260_n_15794/Z     -      A->Z    R     BUF_X16        17  0.027   0.030    0.346  
  g191085/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.360  
  g191084/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.373  
  cpuregs_reg[4][10]/D    -      D       R     DFF_X1          1  0.009   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1097: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[4][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC56_n_19786/ZN     -      A->ZN   R     INV_X8         17  0.015   0.027    0.344  
  g160787/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.359  
  g186119/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.378  
  cpuregs_reg[4][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1098: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[3][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.384
              Slack:=   -0.068

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN            -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z    -      A->Z    F     BUF_X16        16  0.018   0.043    0.322  
  FE_OFC292_n_5485/ZN   -      A->ZN   R     INV_X8         13  0.015   0.023    0.345  
  g160019/ZN            -      A2->ZN  F     NAND2_X1        1  0.012   0.015    0.360  
  g182321/ZN            -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.378  
  cpuregs_reg[3][15]/D  -      D       R     DFF_X1          1  0.016   0.000    0.378  
#-------------------------------------------------------------------------------------
Path 1099: VIOLATED (-0.068 ns) Setup Check with Pin count_cycle_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.068

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  FE_OCPC969_n_16926/ZN     -      A->ZN   R     INV_X2          3  0.009   0.016    0.214  
  inc_add_1428_40_g1030/ZN  -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.227  
  inc_add_1428_40_g990/ZN   -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.264  
  g168476/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.289  
  count_cycle_reg[11]/D     -      D       F     DFF_X1          1  0.008   0.000    0.289  
#-----------------------------------------------------------------------------------------
Path 1100: VIOLATED (-0.068 ns) Setup Check with Pin count_instr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.248       -0.003

              Setup:-    0.030
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.288
              Slack:=   -0.068

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[6]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[6]/Q        -      CK->Q   R     DFF_X1          3  0.065   0.110    0.107  
  g190531/ZN                  -      A2->ZN  R     AND2_X2         1  0.016   0.037    0.144  
  g190530/ZN                  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.160  
  inc_add_1559_34_g190529/ZN  -      A->ZN   R     INV_X2          1  0.008   0.016    0.176  
  inc_add_1559_34_g173815/ZN  -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.190  
  inc_add_1559_34_g173814/ZN  -      A->ZN   R     INV_X4          8  0.007   0.019    0.208  
  inc_add_1559_34_g1028/ZN    -      A1->ZN  F     NAND2_X1        2  0.012   0.017    0.225  
  FE_RC_1549_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.243  
  FE_RC_1548_0/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.261  
  g164770/ZN                  -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.286  
  count_instr_reg[10]/D       -      D       R     DFF_X1          1  0.016   0.000    0.286  
#-------------------------------------------------------------------------------------------
Path 1101: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[5][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.028    0.360  
  g178678/ZN              -      A->ZN   R     INV_X8         17  0.016   0.027    0.387  
  g159312/ZN              -      B1->ZN  F     OAI21_X2        1  0.016   0.013    0.401  
  cpuregs_reg[5][28]/D    -      D       F     DFF_X1          1  0.012   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 1102: VIOLATED (-0.068 ns) Setup Check with Pin count_cycle_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.222
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.068

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  FE_OCPC969_n_16926/ZN     -      A->ZN   R     INV_X2          3  0.009   0.016    0.214  
  inc_add_1428_40_g1029/ZN  -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.228  
  inc_add_1428_40_g936/ZN   -      A->ZN   F     XNOR2_X1        1  0.008   0.036    0.264  
  g168505/ZN                -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.289  
  count_cycle_reg[9]/D      -      D       F     DFF_X1          1  0.008   0.000    0.289  
#-----------------------------------------------------------------------------------------
Path 1103: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[7][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.068

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN           -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                   -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                       -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                       -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN            -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912/ZN  -      A->ZN   F     INV_X2          5  0.018   0.019    0.353  
  g194323/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.378  
  cpuregs_reg[7][8]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#------------------------------------------------------------------------------------------------
Path 1104: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[26][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.031
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.401
              Slack:=   -0.068

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.066    0.359  
  g160843/ZN              -      A1->ZN  F     NAND2_X2        1  0.052   0.015    0.374  
  g159331/ZN              -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.396  
  cpuregs_reg[26][15]/D   -      D       R     DFF_X1          1  0.021   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1105: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[31][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.372
              Slack:=   -0.068

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC795_n_36052/ZN  -      A->ZN   F     INV_X4          2  0.012   0.014    0.302  
  FE_OCPC799_n_36052/ZN  -      A->ZN   R     INV_X8          6  0.008   0.021    0.323  
  FE_OCPC802_n_36052/ZN  -      A->ZN   F     INV_X4          8  0.013   0.014    0.337  
  g185848/ZN             -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.366  
  cpuregs_reg[31][1]/D   -      D       R     DFF_X1          1  0.016   0.000    0.366  
#--------------------------------------------------------------------------------------
Path 1106: VIOLATED (-0.068 ns) Setup Check with Pin cpuregs_reg[11][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.068

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN           -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                   -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                       -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                       -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN            -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912/ZN  -      A->ZN   F     INV_X2          5  0.018   0.019    0.353  
  g178402/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[11][8]/D             -      D       R     DFF_X1          1  0.016   0.000    0.377  
#------------------------------------------------------------------------------------------------
Path 1107: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[21][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.029
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.376  
  g159553/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[21][19]/D   -      D       R     DFF_X1          1  0.014   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1108: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[15][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.067

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN           -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                   -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                       -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                       -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN            -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912/ZN  -      A->ZN   F     INV_X2          5  0.018   0.019    0.353  
  g182028/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.378  
  cpuregs_reg[15][8]/D             -      D       R     DFF_X1          1  0.016   0.000    0.378  
#------------------------------------------------------------------------------------------------
Path 1109: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[27][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.029
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.036    0.377  
  g159365/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[27][19]/D   -      D       R     DFF_X1          1  0.013   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1110: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[5][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.036    0.353  
  g185965/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[5][16]/D    -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1111: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[26][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.402
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160849/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.382  
  FE_RC_354_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.015   0.016    0.399  
  cpuregs_reg[26][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1112: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[13][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.023    0.365  
  g160130/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.383  
  FE_RC_1822_0/ZN         -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.400  
  cpuregs_reg[13][2]/D    -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1113: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[19][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.006
          Data Path:+    0.406
              Slack:=   -0.067

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN        -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN        -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN             -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN             -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z   -      A->Z    F     BUF_X32        42  0.010   0.050    0.359  
  g160239/ZN             -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.381  
  g159181/ZN             -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.400  
  cpuregs_reg[19][15]/D  -      D       F     DFF_X1          1  0.011   0.000    0.400  
#--------------------------------------------------------------------------------------
Path 1114: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[17][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.029
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  FE_OFC324_n_27299/Z     -      A->Z    F     BUF_X4          8  0.018   0.035    0.376  
  g180483/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.397  
  cpuregs_reg[17][19]/D   -      D       R     DFF_X1          1  0.014   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1115: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[13][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g186056/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.400  
  cpuregs_reg[13][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1116: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[24][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.208 (P)    0.103 (P)
            Arrival:=    0.351       -0.004

              Setup:-    0.023
      Required Time:=    0.328
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g195497/ZN              -      A1->ZN  F     NAND2_X4       13  0.019   0.031    0.363  
  g186126/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.383  
  FE_RC_484_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.395  
  cpuregs_reg[24][27]/D   -      D       F     DFF_X1          1  0.007   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1117: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[21][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.026
      Required Time:=    0.327
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159561/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[21][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1118: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[13][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.219 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.332
       Launch Clock:=   -0.005
          Data Path:+    0.404
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.367  
  g172790/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.399  
  cpuregs_reg[13][1]/D    -      D       R     DFF_X1          1  0.016   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1119: VIOLATED (-0.067 ns) Setup Check with Pin mem_wdata_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.072
      Required Time:=    0.175
       Launch Clock:=   -0.005
          Data Path:+    0.247
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81770__6877/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.016    0.223  
  g81601__4296/ZN         -      A1->ZN  F     NAND3_X2        2  0.011   0.019    0.242  
  mem_wdata_reg[30]/D     -      D       F     SDFFR_X2        2  0.011   0.000    0.242  
#---------------------------------------------------------------------------------------
Path 1120: VIOLATED (-0.067 ns) Setup Check with Pin reg_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.010
          Data Path:+    0.294
              Slack:=   -0.067

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g81260__169082/ZN        -      A2->ZN  F     NAND2_X4        2  0.011   0.018    0.221  
  g171184/ZN               -      A1->ZN  R     NAND2_X4        2  0.012   0.017    0.238  
  FE_OCPC1112_n_12603/Z    -      A->Z    R     BUF_X1          1  0.010   0.023    0.260  
  g182948/ZN               -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.272  
  g183098/ZN               -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.285  
  reg_pc_reg[9]/D          -      D       R     DFF_X1          1  0.009   0.000    0.285  
#----------------------------------------------------------------------------------------
Path 1121: VIOLATED (-0.067 ns) Setup Check with Pin reg_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.288
              Slack:=   -0.067

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1336_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X4          2  0.009   0.020    0.144  
  FE_OCPC1341_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          8  0.013   0.018    0.162  
  g188201/ZN                        -      B1->ZN  R     OAI21_X4        4  0.010   0.037    0.199  
  FE_RC_952_0/ZN                    -      A2->ZN  F     NAND2_X2        2  0.026   0.023    0.222  
  FE_RC_958_0/ZN                    -      A2->ZN  F     AND2_X1         2  0.012   0.037    0.258  
  g187381/ZN                        -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.283  
  reg_pc_reg[14]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.283  
#-------------------------------------------------------------------------------------------------
Path 1122: VIOLATED (-0.067 ns) Setup Check with Pin count_instr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.104 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.286
              Slack:=   -0.067

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[0]/Q        -      CK->Q   F     SDFF_X2         2  0.065   0.107    0.104  
  inc_add_1559_34_g194411/ZN  -      A2->ZN  F     AND2_X4         3  0.019   0.036    0.140  
  inc_add_1559_34_g194414/ZN  -      A1->ZN  F     AND2_X2         1  0.006   0.028    0.168  
  inc_add_1559_34_g173815/ZN  -      A2->ZN  R     NAND2_X4        2  0.007   0.017    0.186  
  inc_add_1559_34_g173814/ZN  -      A->ZN   F     INV_X4          8  0.010   0.012    0.198  
  inc_add_1559_34_g1030/ZN    -      A1->ZN  R     NAND2_X1        1  0.006   0.015    0.212  
  inc_add_1559_34_g990/ZN     -      A->ZN   R     XNOR2_X1        1  0.011   0.038    0.251  
  g166457/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.260  
  g164771/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.284  
  count_instr_reg[11]/D       -      D       R     DFF_X1          1  0.017   0.000    0.284  
#-------------------------------------------------------------------------------------------
Path 1123: VIOLATED (-0.067 ns) Setup Check with Pin decoded_imm_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.293
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g176458_dup183431/ZN    -      A1->ZN  F     NAND2_X2        5  0.011   0.024    0.265  
  g179215/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.284  
  decoded_imm_reg[15]/D   -      D       R     DFF_X1          1  0.010   0.000    0.284  
#---------------------------------------------------------------------------------------
Path 1124: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[25][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.025
      Required Time:=    0.327
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159308/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[25][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1125: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[11][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.029
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.018    0.351  
  g179774/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.373  
  cpuregs_reg[11][13]/D   -      D       R     DFF_X1          1  0.014   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1126: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[15][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.189 (P)    0.100 (P)
            Arrival:=    0.332       -0.007

              Setup:-    0.030
      Required Time:=    0.302
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7021/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_1401_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.254  
  FE_RC_1399_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.007   0.017    0.271  
  FE_RC_1398_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.010   0.026    0.297  
  FE_RC_1341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.315  
  FE_RC_2303_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.010   0.017    0.332  
  FE_RC_2304_0/ZN         -      A->ZN   F     INV_X4          6  0.009   0.013    0.345  
  g159115/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.368  
  cpuregs_reg[15][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1127: VIOLATED (-0.067 ns) Setup Check with Pin decoded_imm_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.293
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g176458_dup183431/ZN    -      A1->ZN  F     NAND2_X2        5  0.011   0.024    0.265  
  g179217/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.019    0.284  
  decoded_imm_reg[16]/D   -      D       R     DFF_X1          1  0.010   0.000    0.284  
#---------------------------------------------------------------------------------------
Path 1128: VIOLATED (-0.067 ns) Setup Check with Pin reg_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.290
              Slack:=   -0.067

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g82142__169113/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g81377__183583/ZN              -      A->ZN   R     OAI21_X4        3  0.007   0.024    0.197  
  g81295__5953/ZN                -      A2->ZN  F     NAND2_X4        2  0.025   0.019    0.216  
  g45/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.016    0.232  
  FE_OCPC37189_n_15772/Z         -      A->Z    R     BUF_X2          3  0.010   0.026    0.258  
  g192480/ZN                     -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.272  
  g194752/ZN                     -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.285  
  reg_pc_reg[4]/D                -      D       R     DFF_X1          1  0.009   0.000    0.285  
#----------------------------------------------------------------------------------------------
Path 1129: VIOLATED (-0.067 ns) Setup Check with Pin cpuregs_reg[4][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.028    0.360  
  g178678/ZN              -      A->ZN   R     INV_X8         17  0.016   0.027    0.387  
  g194987/ZN              -      B1->ZN  F     OAI21_X2        1  0.016   0.013    0.400  
  cpuregs_reg[4][28]/D    -      D       F     DFF_X1          1  0.009   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 1130: VIOLATED (-0.067 ns) Setup Check with Pin decoded_imm_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.098 (P)
            Arrival:=    0.247       -0.009

              Setup:-    0.029
      Required Time:=    0.219
       Launch Clock:=   -0.009
          Data Path:+    0.294
              Slack:=   -0.067

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g176458_dup183431/ZN    -      A1->ZN  F     NAND2_X2        5  0.011   0.023    0.265  
  g179218/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.285  
  decoded_imm_reg[13]/D   -      D       R     DFF_X1          1  0.011   0.000    0.285  
#---------------------------------------------------------------------------------------
Path 1131: VIOLATED (-0.066 ns) Setup Check with Pin decoded_imm_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.009
          Data Path:+    0.292
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  g190158/ZN              -      A1->ZN  R     NAND3_X4        4  0.018   0.028    0.214  
  FE_OCPC966_n_32775/ZN   -      A->ZN   F     INV_X4          2  0.017   0.012    0.226  
  g187169/ZN              -      A1->ZN  R     NAND2_X4        2  0.007   0.016    0.242  
  g176458_dup183431/ZN    -      A1->ZN  F     NAND2_X2        5  0.011   0.023    0.265  
  g179216/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.018    0.283  
  decoded_imm_reg[14]/D   -      D       R     DFF_X1          1  0.010   0.000    0.283  
#---------------------------------------------------------------------------------------
Path 1132: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[16][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.401
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g187552/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  g187551/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.397  
  cpuregs_reg[16][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 1133: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.072
      Required Time:=    0.175
       Launch Clock:=   -0.005
          Data Path:+    0.246
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[1]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.080  
  FE_OCPC37434_n_7890/Z   -      A->Z    F     BUF_X4          6  0.014   0.031    0.111  
  FE_RC_2310_0/ZN         -      A2->ZN  F     AND2_X4         4  0.007   0.036    0.147  
  FE_OCPC918_n_31751/Z    -      A->Z    F     BUF_X4          8  0.010   0.032    0.179  
  FE_OCPC1470_n_31751/Z   -      A->Z    F     BUF_X4          6  0.009   0.029    0.207  
  g81815__5019/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.015    0.222  
  g81606__2683/ZN         -      A1->ZN  F     NAND3_X2        2  0.011   0.019    0.241  
  mem_wdata_reg[26]/D     -      D       F     SDFFR_X2        2  0.011   0.000    0.241  
#---------------------------------------------------------------------------------------
Path 1134: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.065
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.252
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g81791__4296/ZN         -      A1->ZN  F     NAND2_X1        1  0.016   0.022    0.215  
  g81611__7675/ZN         -      A->ZN   R     OAI21_X1        2  0.013   0.032    0.247  
  mem_wdata_reg[21]/D     -      D       R     SDFF_X1         2  0.037   0.000    0.247  
#---------------------------------------------------------------------------------------
Path 1135: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[26][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.024
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.068    0.361  
  FE_RC_322_0/ZN          -      A1->ZN  R     OR2_X2          1  0.052   0.029    0.390  
  FE_RC_321_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.007   0.012    0.402  
  cpuregs_reg[26][14]/D   -      D       F     DFF_X1          1  0.007   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 1136: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[10][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.031
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.402
              Slack:=   -0.066

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.029    0.335  
  FE_OCPC1610_FE_RN_124/Z    -      A->Z    R     BUF_X4          5  0.017   0.026    0.361  
  g195183/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.374  
  g159508/ZN                 -      A->ZN   R     OAI21_X1        1  0.009   0.021    0.395  
  cpuregs_reg[10][8]/D       -      D       R     DFF_X1          1  0.019   0.000    0.395  
#------------------------------------------------------------------------------------------
Path 1137: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[8][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.382
              Slack:=   -0.066

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.038    0.345  
  g195186/ZN           -      A2->ZN  F     NAND2_X4        1  0.029   0.014    0.358  
  g159632/ZN           -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.376  
  cpuregs_reg[8][8]/D  -      D       R     DFF_X1          1  0.017   0.000    0.376  
#------------------------------------------------------------------------------------
Path 1138: VIOLATED (-0.066 ns) Setup Check with Pin count_cycle_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.004
          Data Path:+    0.288
              Slack:=   -0.066

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  FE_OCPC968_n_16926/ZN     -      A->ZN   R     INV_X4          8  0.009   0.018    0.216  
  g174938/ZN                -      A1->ZN  F     NAND3_X1        1  0.011   0.018    0.234  
  g174937/ZN                -      A->ZN   R     OAI21_X1        1  0.010   0.021    0.255  
  g168473/ZN                -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.284  
  count_cycle_reg[14]/D     -      D       R     DFF_X1          1  0.008   0.000    0.284  
#-----------------------------------------------------------------------------------------
Path 1139: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[19][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.024
      Required Time:=    0.304
       Launch Clock:=   -0.006
          Data Path:+    0.376
              Slack:=   -0.066

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.015    0.307  
  FE_OCPC780_n_33414/Z  -      A->Z    F     BUF_X16        17  0.009   0.031    0.338  
  g160229/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.352  
  g159170/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.370  
  cpuregs_reg[19][5]/D  -      D       F     DFF_X1          1  0.009   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1140: VIOLATED (-0.066 ns) Setup Check with Pin count_instr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.286
              Slack:=   -0.066

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[0]/Q        -      CK->Q   F     SDFF_X2         2  0.065   0.107    0.104  
  inc_add_1559_34_g194411/ZN  -      A2->ZN  F     AND2_X4         3  0.019   0.036    0.140  
  inc_add_1559_34_g194414/ZN  -      A1->ZN  F     AND2_X2         1  0.006   0.028    0.168  
  inc_add_1559_34_g173815/ZN  -      A2->ZN  R     NAND2_X4        2  0.007   0.017    0.186  
  inc_add_1559_34_g173814/ZN  -      A->ZN   F     INV_X4          8  0.010   0.012    0.198  
  inc_add_1559_34_g1031/ZN    -      A1->ZN  R     NAND2_X1        1  0.006   0.015    0.212  
  inc_add_1559_34_g991/ZN     -      A->ZN   R     XNOR2_X1        1  0.011   0.038    0.251  
  g167453/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.260  
  g164775/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.283  
  count_instr_reg[15]/D       -      D       R     DFF_X1          1  0.016   0.000    0.283  
#-------------------------------------------------------------------------------------------
Path 1141: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[25][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.026
      Required Time:=    0.302
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.066

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.026    0.328  
  g160306/ZN            -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.350  
  g159274/ZN            -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.368  
  cpuregs_reg[25][4]/D  -      D       F     DFF_X1          1  0.014   0.000    0.368  
#-------------------------------------------------------------------------------------
Path 1142: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[17][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.395
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1612_n_5482/Z    -      A->Z    F     BUF_X4          8  0.005   0.030    0.360  
  g172812/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.390  
  cpuregs_reg[17][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1143: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[5][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.379
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g195054/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.304  
  g195053/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.029    0.333  
  fopt195060/ZN           -      A->ZN   F     INV_X4          6  0.020   0.014    0.347  
  g159266/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.372  
  cpuregs_reg[5][10]/D    -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1144: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[19][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.024
      Required Time:=    0.303
       Launch Clock:=   -0.006
          Data Path:+    0.375
              Slack:=   -0.066

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.015    0.307  
  FE_OCPC780_n_33414/Z  -      A->Z    F     BUF_X16        17  0.009   0.031    0.338  
  g160225/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.352  
  g185841/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.369  
  cpuregs_reg[19][1]/D  -      D       F     DFF_X1          1  0.009   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 1145: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[17][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.024
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1160_n_5482/ZN   -      A->ZN   F     INV_X4         10  0.009   0.016    0.337  
  g160199/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.352  
  g159140/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.370  
  cpuregs_reg[17][6]/D    -      D       F     DFF_X1          1  0.009   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1146: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[20][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.210 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.024
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  FE_RC_1771_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[20][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1147: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.076
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.241
              Slack:=   -0.066

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.187  
  g81819__4296/ZN                    -      A2->ZN  R     NAND2_X1        2  0.010   0.027    0.213  
  g81713__2391/ZN                    -      A1->ZN  F     NAND2_X1        2  0.018   0.023    0.236  
  mem_wdata_reg[10]/D                -      D       F     SDFFS_X1        2  0.012   0.000    0.236  
#--------------------------------------------------------------------------------------------------
Path 1148: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[29][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.103 (P)
            Arrival:=    0.352       -0.004

              Setup:-    0.025
      Required Time:=    0.328
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g158892__6877/ZN        -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[29][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1149: VIOLATED (-0.066 ns) Setup Check with Pin cpuregs_reg[23][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.210 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.025
      Required Time:=    0.328
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.066

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159253/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[23][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1150: VIOLATED (-0.066 ns) Setup Check with Pin count_instr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.286
              Slack:=   -0.066

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[0]/Q        -      CK->Q   F     SDFF_X2         2  0.065   0.107    0.104  
  inc_add_1559_34_g194411/ZN  -      A2->ZN  F     AND2_X4         3  0.019   0.036    0.140  
  inc_add_1559_34_g194414/ZN  -      A1->ZN  F     AND2_X2         1  0.006   0.028    0.168  
  inc_add_1559_34_g173815/ZN  -      A2->ZN  R     NAND2_X4        2  0.007   0.017    0.186  
  inc_add_1559_34_g173814/ZN  -      A->ZN   F     INV_X4          8  0.010   0.012    0.198  
  inc_add_1559_34_g1029/ZN    -      A1->ZN  R     NAND2_X1        1  0.006   0.015    0.212  
  inc_add_1559_34_g936/ZN     -      A->ZN   R     XNOR2_X1        1  0.010   0.038    0.251  
  g166491/ZN                  -      A->ZN   F     INV_X1          1  0.019   0.009    0.260  
  g164769/ZN                  -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.283  
  count_instr_reg[9]/D        -      D       R     DFF_X1          1  0.016   0.000    0.283  
#-------------------------------------------------------------------------------------------
Path 1151: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.077
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.241
              Slack:=   -0.065

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.187  
  g81820__3772/ZN                    -      A1->ZN  R     NAND2_X1        2  0.010   0.025    0.212  
  g81716__8757/ZN                    -      A1->ZN  F     NAND2_X1        2  0.018   0.024    0.235  
  mem_wdata_reg[13]/D                -      D       F     SDFFS_X1        2  0.013   0.000    0.235  
#--------------------------------------------------------------------------------------------------
Path 1152: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[7][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.192 (P)    0.100 (P)
            Arrival:=    0.335       -0.007

              Setup:-    0.030
      Required Time:=    0.305
       Launch Clock:=   -0.007
          Data Path:+    0.377
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1564_n_1916/Z    -      A->Z    F     BUF_X4          6  0.013   0.032    0.341  
  g158913__8780/ZN        -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.370  
  cpuregs_reg[7][17]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1153: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[17][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.024
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1160_n_5482/ZN   -      A->ZN   F     INV_X4         10  0.009   0.016    0.337  
  g160198/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.352  
  g159142/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.369  
  cpuregs_reg[17][5]/D    -      D       F     DFF_X1          1  0.009   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1154: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[1][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.029
      Required Time:=    0.311
       Launch Clock:=   -0.007
          Data Path:+    0.383
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  FE_RC_1404_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.023   0.027    0.305  
  FE_RC_1403_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.015   0.035    0.340  
  FE_OCPC923_n_32745/ZN   -      A->ZN   F     INV_X4          6  0.024   0.015    0.355  
  g195132/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.376  
  cpuregs_reg[1][15]/D    -      D       R     DFF_X1          1  0.014   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1155: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[20][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.183 (P)    0.102 (P)
            Arrival:=    0.326       -0.005

              Setup:-    0.030
      Required Time:=    0.296
       Launch Clock:=   -0.005
          Data Path:+    0.366
              Slack:=   -0.065

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                       -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                       -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN           -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN           -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN           -      A->ZN   F     INV_X8          9  0.015   0.020    0.299  
  FE_OCPC812_FE_DBTN26_n_37678/ZN  -      A->ZN   R     INV_X16        28  0.013   0.027    0.326  
  g182709/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.342  
  g159748/ZN                       -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.362  
  cpuregs_reg[20][4]/D             -      D       R     DFF_X1          1  0.017   0.000    0.362  
#------------------------------------------------------------------------------------------------
Path 1156: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[19][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.210 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.024
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159193/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[19][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1157: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[16][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.210 (P)    0.103 (P)
            Arrival:=    0.353       -0.004

              Setup:-    0.024
      Required Time:=    0.329
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1382_0/ZN         -      A->ZN   R     INV_X2          1  0.013   0.014    0.287  
  FE_RC_1381_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.008   0.017    0.304  
  FE_RC_1245_0/ZN         -      A2->ZN  R     NAND3_X4        2  0.010   0.028    0.332  
  g172588_dup190035/ZN    -      A1->ZN  F     NAND2_X4        2  0.019   0.022    0.353  
  g190034/ZN              -      A->ZN   R     INV_X8         17  0.013   0.026    0.379  
  g159711/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.394  
  cpuregs_reg[16][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1158: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[21][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.030
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.379
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g195054/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.304  
  g195053/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.029    0.333  
  fopt195060/ZN           -      A->ZN   F     INV_X4          6  0.020   0.014    0.347  
  g159544/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.372  
  cpuregs_reg[21][10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1159: VIOLATED (-0.065 ns) Setup Check with Pin is_slli_srli_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) is_slli_srli_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.032
      Required Time:=    0.208
       Launch Clock:=   -0.004
          Data Path:+    0.277
              Slack:=   -0.065

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK   -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN   -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN               -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  FE_OCPC37179_n_37228/Z   -      A->Z    R     BUF_X4          2  0.011   0.027    0.173  
  g194428/ZN               -      A2->ZN  F     NAND3_X4        2  0.011   0.023    0.196  
  g173750/ZN               -      A->ZN   R     INV_X2          1  0.013   0.014    0.210  
  g173948/ZN               -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.226  
  g173947/ZN               -      A1->ZN  R     NAND2_X2        2  0.010   0.015    0.241  
  g162761/ZN               -      A->ZN   F     INV_X1          1  0.010   0.008    0.249  
  g161841/ZN               -      A1->ZN  R     OAI22_X1        1  0.004   0.023    0.272  
  is_slli_srli_srai_reg/D  -      D       R     DFF_X1          1  0.028   0.000    0.272  
#----------------------------------------------------------------------------------------
Path 1160: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[30][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.360       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.400
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160937/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.015    0.382  
  FE_RC_476_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.396  
  cpuregs_reg[30][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1161: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[17][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.210 (P)    0.103 (P)
            Arrival:=    0.354       -0.004

              Setup:-    0.030
      Required Time:=    0.323
       Launch Clock:=   -0.004
          Data Path:+    0.392
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.032    0.250  
  FE_RC_2237_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.018   0.023    0.273  
  FE_RC_1246_0/ZN         -      A2->ZN  R     NAND2_X4        1  0.013   0.020    0.292  
  FE_RC_1245_0/ZN         -      A1->ZN  F     NAND3_X4        2  0.010   0.028    0.320  
  g172588_dup190035/ZN    -      A1->ZN  R     NAND2_X4        2  0.019   0.026    0.346  
  g190034/ZN              -      A->ZN   F     INV_X8         17  0.016   0.017    0.363  
  g159163/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.388  
  cpuregs_reg[17][27]/D   -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1162: VIOLATED (-0.065 ns) Setup Check with Pin cpuregs_reg[15][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.030
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.065

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.036    0.353  
  g191394/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.375  
  cpuregs_reg[15][16]/D   -      D       R     DFF_X1          1  0.014   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1163: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[20][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.064

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                       -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                       -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN           -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN           -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN           -      A->ZN   F     INV_X8          9  0.015   0.020    0.299  
  FE_OCPC812_FE_DBTN26_n_37678/ZN  -      A->ZN   R     INV_X16        28  0.013   0.028    0.328  
  g185522/ZN                       -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.344  
  g182730/ZN                       -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.363  
  cpuregs_reg[20][6]/D             -      D       R     DFF_X1          1  0.017   0.000    0.363  
#------------------------------------------------------------------------------------------------
Path 1164: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[13][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.025
      Required Time:=    0.338
       Launch Clock:=   -0.005
          Data Path:+    0.407
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g190741/ZN              -      A->ZN   F     INV_X16        62  0.021   0.025    0.368  
  g160134/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.385  
  g159051/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.403  
  cpuregs_reg[13][6]/D    -      D       F     DFF_X1          1  0.010   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 1165: VIOLATED (-0.064 ns) Setup Check with Pin reg_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.097 (P)
            Arrival:=    0.251       -0.010

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.010
          Data Path:+    0.295
              Slack:=   -0.064

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.021    0.208  
  g81188__171348/ZN        -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.225  
  g171076/ZN               -      A1->ZN  R     NAND2_X4        3  0.011   0.021    0.246  
  g171079/ZN               -      A->ZN   F     INV_X1          2  0.014   0.014    0.260  
  g165391/ZN               -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.285  
  reg_pc_reg[22]/D         -      D       R     DFF_X1          1  0.018   0.000    0.285  
#----------------------------------------------------------------------------------------
Path 1166: VIOLATED (-0.064 ns) Setup Check with Pin reg_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.010
          Data Path:+    0.291
              Slack:=   -0.064

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q    -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN             -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z   -      A->Z    F     BUF_X16         4  0.023   0.038    0.183  
  FE_OFC40_n_13406/ZN    -      A->ZN   R     INV_X16         7  0.009   0.015    0.198  
  g170475/ZN             -      A2->ZN  F     NAND2_X4        2  0.008   0.017    0.215  
  g170774/ZN             -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.232  
  FE_OCPC1107_n_12086/Z  -      A->Z    R     BUF_X2          1  0.010   0.020    0.252  
  g170779/ZN             -      A->ZN   F     INV_X1          1  0.006   0.009    0.262  
  g180502/ZN             -      B1->ZN  R     OAI21_X2        1  0.005   0.020    0.281  
  reg_pc_reg[13]/D       -      D       R     DFF_X1          1  0.014   0.000    0.281  
#--------------------------------------------------------------------------------------
Path 1167: VIOLATED (-0.064 ns) Setup Check with Pin count_cycle_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.284
              Slack:=   -0.064

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  FE_OCPC969_n_16926/ZN     -      A->ZN   R     INV_X2          3  0.009   0.016    0.214  
  inc_add_1428_40_g1028/ZN  -      A1->ZN  F     NAND2_X1        2  0.009   0.019    0.233  
  FE_RC_1569_0/ZN           -      A->ZN   R     INV_X2          1  0.012   0.014    0.247  
  FE_RC_1568_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.007   0.012    0.259  
  FE_RC_1560_0/ZN           -      B1->ZN  R     AOI21_X2        1  0.006   0.021    0.280  
  count_cycle_reg[10]/D     -      D       R     DFF_X1          1  0.019   0.000    0.280  
#-----------------------------------------------------------------------------------------
Path 1168: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[16][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.024
      Required Time:=    0.335
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.028    0.360  
  g178678/ZN              -      A->ZN   R     INV_X8         17  0.016   0.025    0.386  
  g159712/ZN              -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.399  
  cpuregs_reg[16][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 1169: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[22][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160764/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.382  
  FE_RC_1273_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.395  
  cpuregs_reg[22][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1170: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[31][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.024
      Required Time:=    0.304
       Launch Clock:=   -0.006
          Data Path:+    0.374
              Slack:=   -0.064

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC795_n_36052/ZN  -      A->ZN   F     INV_X4          2  0.012   0.014    0.302  
  FE_OCPC799_n_36052/ZN  -      A->ZN   R     INV_X8          6  0.008   0.021    0.323  
  FE_OCPC802_n_36052/ZN  -      A->ZN   F     INV_X4          8  0.013   0.014    0.337  
  g160451/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.351  
  g159444/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.368  
  cpuregs_reg[31][4]/D   -      D       F     DFF_X1          1  0.009   0.000    0.368  
#--------------------------------------------------------------------------------------
Path 1171: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[18][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160683/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_356_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.394  
  cpuregs_reg[18][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1172: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[15][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.029
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.378
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  add_1312_30_g7038/ZN    -      A1->ZN  R     NOR2_X1         1  0.016   0.040    0.240  
  add_1312_30_g193715/ZN  -      A->ZN   R     XNOR2_X2        1  0.028   0.048    0.287  
  g193713/ZN              -      B1->ZN  F     AOI21_X4        1  0.028   0.022    0.309  
  FE_OCPC1415_n_36490/ZN  -      A->ZN   R     INV_X8          4  0.013   0.024    0.333  
  FE_OCPC1416_n_36490/ZN  -      A->ZN   F     INV_X4         11  0.014   0.016    0.349  
  g179775/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.371  
  cpuregs_reg[15][13]/D   -      D       R     DFF_X1          1  0.014   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 1173: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[28][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g193991/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.382  
  FE_RC_360_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.395  
  cpuregs_reg[28][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1174: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[1][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.029
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.064

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK   -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN   -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN             -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN             -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193/ZN             -      B1->ZN  F     AOI21_X4        2  0.038   0.022    0.179  
  g189058/ZN             -      A3->ZN  F     AND3_X4         5  0.014   0.040    0.220  
  FE_OCPC1607_n_31600/Z  -      A->Z    F     BUF_X4          2  0.009   0.027    0.247  
  g179859/ZN             -      A1->ZN  R     NAND2_X4        4  0.006   0.028    0.275  
  FE_OCPC1162_n_22074/Z  -      A->Z    R     BUF_X1          4  0.022   0.057    0.331  
  g194117/ZN             -      A1->ZN  F     NAND2_X1        1  0.034   0.023    0.354  
  g194116/ZN             -      A->ZN   R     OAI21_X2        1  0.014   0.020    0.374  
  cpuregs_reg[1][16]/D   -      D       R     DFF_X1          1  0.014   0.000    0.374  
#--------------------------------------------------------------------------------------
Path 1175: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[24][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.360       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.399
              Slack:=   -0.064

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g160814/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_362_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.395  
  cpuregs_reg[24][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.395  
#---------------------------------------------------------------------------------------
Path 1176: VIOLATED (-0.064 ns) Setup Check with Pin mem_addr_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.239
              Slack:=   -0.064

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.023    0.231  
  mem_addr_reg[31]/SE    -      SE      R     SDFFR_X2       10  0.014   0.000    0.231  
#--------------------------------------------------------------------------------------
Path 1177: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[2][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.400
              Slack:=   -0.064

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.029    0.335  
  FE_OCPC1610_FE_RN_124/Z    -      A->Z    R     BUF_X4          5  0.017   0.026    0.361  
  g195184/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.373  
  g159602/ZN                 -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.393  
  cpuregs_reg[2][8]/D        -      D       R     DFF_X1          1  0.018   0.000    0.393  
#------------------------------------------------------------------------------------------
Path 1178: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[11][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.029
      Required Time:=    0.311
       Launch Clock:=   -0.004
          Data Path:+    0.378
              Slack:=   -0.063

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[15]/CK       -      CK      R     (arrival)      62  0.066       -   -0.004  
  reg_pc_reg[15]/Q        -      CK->Q   R     DFF_X1          3  0.066   0.115    0.110  
  add_1312_30_g7121/ZN    -      A1->ZN  R     AND2_X2         1  0.020   0.034    0.145  
  add_1312_30_g7093/ZN    -      A2->ZN  F     NAND2_X2        1  0.009   0.019    0.163  
  add_1312_30_g7062/ZN    -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.186  
  add_1312_30_g175012/ZN  -      A1->ZN  F     NAND3_X4        2  0.015   0.032    0.218  
  add_1312_30_g175011/ZN  -      A->ZN   R     INV_X8         11  0.021   0.028    0.246  
  add_1312_30_g177886/ZN  -      A->ZN   R     XNOR2_X2        1  0.018   0.043    0.289  
  g177884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.027    0.317  
  FE_OFC55_n_19786/Z      -      A->Z    F     BUF_X4          8  0.015   0.036    0.353  
  g185969/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.374  
  cpuregs_reg[11][16]/D   -      D       R     DFF_X1          1  0.014   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1179: VIOLATED (-0.063 ns) Setup Check with Pin mem_addr_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.239
              Slack:=   -0.063

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.023    0.231  
  mem_addr_reg[23]/SE    -      SE      R     SDFFR_X2       10  0.014   0.000    0.231  
#--------------------------------------------------------------------------------------
Path 1180: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[24][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.368
              Slack:=   -0.063

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.044    0.330  
  g160796/ZN              -      A1->ZN  F     NAND2_X4        1  0.033   0.013    0.342  
  g159835/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.362  
  cpuregs_reg[24][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 1181: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[14][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.400
              Slack:=   -0.063

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.029    0.335  
  FE_OCPC1610_FE_RN_124/Z    -      A->Z    R     BUF_X4          5  0.017   0.026    0.361  
  g195069/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.374  
  g159084/ZN                 -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.393  
  cpuregs_reg[14][8]/D       -      D       R     DFF_X1          1  0.017   0.000    0.393  
#------------------------------------------------------------------------------------------
Path 1182: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[3][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.400
              Slack:=   -0.063

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.029    0.335  
  FE_OCPC1610_FE_RN_124/Z    -      A->Z    R     BUF_X4          5  0.017   0.026    0.361  
  g195177/ZN                 -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.374  
  g182309/ZN                 -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.392  
  cpuregs_reg[3][8]/D        -      D       R     DFF_X1          1  0.018   0.000    0.392  
#------------------------------------------------------------------------------------------
Path 1183: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[20][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.004
          Data Path:+    0.398
              Slack:=   -0.063

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.027    0.367  
  g182753/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.381  
  FE_RC_338_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.394  
  cpuregs_reg[20][19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1184: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[8][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.398
              Slack:=   -0.063

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.047    0.354  
  g189693/ZN            -      A1->ZN  F     NAND2_X1        1  0.031   0.017    0.371  
  g159634/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.392  
  cpuregs_reg[8][10]/D  -      D       R     DFF_X1          1  0.018   0.000    0.392  
#-------------------------------------------------------------------------------------
Path 1185: VIOLATED (-0.063 ns) Setup Check with Pin reg_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.029
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.282
              Slack:=   -0.063

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1336_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X4          2  0.009   0.020    0.144  
  FE_OCPC1342_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X4          3  0.013   0.014    0.158  
  g81340__169400/ZN                 -      B1->ZN  R     OAI21_X4        3  0.007   0.029    0.187  
  g81262__179724/ZN                 -      A1->ZN  F     NAND2_X4        4  0.021   0.019    0.206  
  FE_OCPC1121_n_21940/Z             -      A->Z    F     BUF_X1          1  0.010   0.028    0.234  
  g81233__188172/ZN                 -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.247  
  fopt169931/ZN                     -      A->ZN   F     INV_X1          1  0.010   0.010    0.257  
  g165427/ZN                        -      B1->ZN  R     OAI21_X2        1  0.005   0.020    0.277  
  reg_pc_reg[7]/D                   -      D       R     DFF_X1          1  0.014   0.000    0.277  
#-------------------------------------------------------------------------------------------------
Path 1186: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[4][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.102 (P)
            Arrival:=    0.340       -0.005

              Setup:-    0.028
      Required Time:=    0.312
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.063

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.032    0.349  
  g195189/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.362  
  g191319/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.375  
  cpuregs_reg[4][8]/D     -      D       R     DFF_X1          1  0.009   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1187: VIOLATED (-0.063 ns) Setup Check with Pin decoded_imm_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.009
          Data Path:+    0.288
              Slack:=   -0.063

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.168  
  g186583/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.019    0.187  
  g190221/ZN              -      A2->ZN  R     NAND2_X4        2  0.010   0.019    0.205  
  FE_OCPC982_n_32837/Z    -      A->Z    R     BUF_X2          4  0.010   0.033    0.238  
  g164992/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.258  
  FE_RC_1841_0/ZN         -      A3->ZN  R     NAND3_X1        1  0.011   0.021    0.279  
  decoded_imm_reg[4]/D    -      D       R     DFF_X1          1  0.012   0.000    0.279  
#---------------------------------------------------------------------------------------
Path 1188: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[8][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.031
      Required Time:=    0.326
       Launch Clock:=   -0.006
          Data Path:+    0.395
              Slack:=   -0.063

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.043    0.350  
  g182555/ZN           -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.368  
  g159957/ZN           -      A->ZN   R     OAI21_X1        1  0.011   0.022    0.389  
  cpuregs_reg[8][0]/D  -      D       R     DFF_X1          1  0.019   0.000    0.389  
#------------------------------------------------------------------------------------
Path 1189: VIOLATED (-0.063 ns) Setup Check with Pin mem_addr_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.237
              Slack:=   -0.063

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.022    0.229  
  mem_addr_reg[6]/SE     -      SE      R     SDFFR_X2       10  0.014   0.000    0.229  
#--------------------------------------------------------------------------------------
Path 1190: VIOLATED (-0.063 ns) Setup Check with Pin mem_addr_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.008
          Data Path:+    0.237
              Slack:=   -0.063

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.022    0.229  
  mem_addr_reg[5]/SE     -      SE      R     SDFFR_X2       10  0.014   0.000    0.229  
#--------------------------------------------------------------------------------------
Path 1191: VIOLATED (-0.063 ns) Setup Check with Pin count_instr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.217
       Launch Clock:=   -0.005
          Data Path:+    0.285
              Slack:=   -0.063

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.028    0.247  
  g164749/ZN                  -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.280  
  count_instr_reg[12]/D       -      D       R     DFF_X1          1  0.016   0.000    0.280  
#-------------------------------------------------------------------------------------------
Path 1192: VIOLATED (-0.062 ns) Setup Check with Pin mem_addr_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.237
              Slack:=   -0.062

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.022    0.229  
  mem_addr_reg[16]/SE    -      SE      R     SDFFR_X2       10  0.014   0.000    0.229  
#--------------------------------------------------------------------------------------
Path 1193: VIOLATED (-0.062 ns) Setup Check with Pin mem_addr_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.237
              Slack:=   -0.062

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.022    0.229  
  mem_addr_reg[29]/SE    -      SE      R     SDFFR_X2       10  0.014   0.000    0.229  
#--------------------------------------------------------------------------------------
Path 1194: VIOLATED (-0.062 ns) Setup Check with Pin mem_addr_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.008
          Data Path:+    0.237
              Slack:=   -0.062

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.022    0.229  
  mem_addr_reg[26]/SE    -      SE      R     SDFFR_X2       10  0.014   0.000    0.229  
#--------------------------------------------------------------------------------------
Path 1195: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[8][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.004
          Data Path:+    0.396
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  add_1312_30_g185941/ZN  -      A2->ZN  R     NOR2_X4         2  0.009   0.030    0.213  
  FE_RC_1255_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.017   0.026    0.239  
  add_1312_30_g7039/ZN    -      A1->ZN  R     NOR2_X4         1  0.015   0.027    0.266  
  add_1312_30_g184886/ZN  -      A->ZN   R     XNOR2_X2        1  0.017   0.043    0.309  
  g184884/ZN              -      B1->ZN  F     AOI21_X4        3  0.026   0.032    0.341  
  fopt184883/ZN           -      A->ZN   R     INV_X8         17  0.018   0.026    0.367  
  g160962/ZN              -      A1->ZN  F     NAND2_X2        1  0.014   0.012    0.379  
  FE_RC_352_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.392  
  cpuregs_reg[8][19]/D    -      D       R     DFF_X1          1  0.009   0.000    0.392  
#---------------------------------------------------------------------------------------
Path 1196: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[6][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.398
              Slack:=   -0.062

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.029    0.335  
  FE_OCPC1610_FE_RN_124/Z    -      A->Z    R     BUF_X4          5  0.017   0.026    0.361  
  g195182/ZN                 -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.373  
  g159872/ZN                 -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.391  
  cpuregs_reg[6][8]/D        -      D       R     DFF_X1          1  0.017   0.000    0.391  
#------------------------------------------------------------------------------------------
Path 1197: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[24][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.366
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.043    0.328  
  g160798/ZN              -      A1->ZN  F     NAND2_X4        1  0.032   0.013    0.341  
  g159837/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.360  
  cpuregs_reg[24][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 1198: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[1][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.029
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g195054/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.304  
  g195053/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.029    0.333  
  fopt195060/ZN           -      A->ZN   F     INV_X4          6  0.020   0.014    0.347  
  g194102/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.368  
  cpuregs_reg[1][10]/D    -      D       R     DFF_X1          1  0.014   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1199: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[17][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.390
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1611_n_5482/Z    -      A->Z    F     BUF_X4          6  0.005   0.026    0.357  
  g159946/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.385  
  cpuregs_reg[17][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1200: VIOLATED (-0.062 ns) Setup Check with Pin decoded_imm_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.031
      Required Time:=    0.215
       Launch Clock:=   -0.009
          Data Path:+    0.286
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.168  
  g186583/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.019    0.187  
  g190221/ZN              -      A2->ZN  R     NAND2_X4        2  0.010   0.019    0.205  
  FE_OCPC982_n_32837/Z    -      A->Z    R     BUF_X2          4  0.010   0.033    0.238  
  g164999/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.256  
  g187172/ZN              -      A->ZN   R     OAI211_X1       1  0.010   0.021    0.277  
  decoded_imm_reg[1]/D    -      D       R     DFF_X1          1  0.019   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1201: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[17][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.005
          Data Path:+    0.401
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1612_n_5482/Z    -      A->Z    F     BUF_X4          8  0.005   0.032    0.363  
  g160208/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.378  
  g159151/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.396  
  cpuregs_reg[17][15]/D   -      D       F     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1202: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[20][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.365
              Slack:=   -0.062

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                       -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                       -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN           -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN           -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN           -      A->ZN   F     INV_X8          9  0.015   0.020    0.299  
  FE_OCPC812_FE_DBTN26_n_37678/ZN  -      A->ZN   R     INV_X16        28  0.013   0.028    0.328  
  g182729/ZN                       -      A1->ZN  F     NAND2_X2        1  0.021   0.013    0.341  
  g182728/ZN                       -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.360  
  cpuregs_reg[20][5]/D             -      D       R     DFF_X1          1  0.017   0.000    0.360  
#------------------------------------------------------------------------------------------------
Path 1203: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[12][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.007
          Data Path:+    0.379
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.030    0.336  
  g195188/ZN              -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.352  
  g159662/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[12][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 1204: VIOLATED (-0.062 ns) Setup Check with Pin reg_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.097 (P)
            Arrival:=    0.243       -0.010

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.010
          Data Path:+    0.284
              Slack:=   -0.062

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.021    0.207  
  g179611/ZN               -      A1->ZN  F     NAND2_X4        3  0.012   0.016    0.223  
  g171578/ZN               -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.251  
  g171577/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.274  
  reg_pc_reg[19]/D         -      D       R     DFF_X1          1  0.016   0.000    0.274  
#----------------------------------------------------------------------------------------
Path 1205: VIOLATED (-0.062 ns) Setup Check with Pin cpuregs_reg[15][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.366
              Slack:=   -0.062

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.029    0.327  
  g172788/ZN            -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.360  
  cpuregs_reg[15][1]/D  -      D       R     DFF_X1          1  0.017   0.000    0.360  
#-------------------------------------------------------------------------------------
Path 1206: VIOLATED (-0.062 ns) Setup Check with Pin mem_instr_reg/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_instr_reg/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.085
      Required Time:=    0.160
       Launch Clock:=   -0.009
          Data Path:+    0.230
              Slack:=   -0.062

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  mem_do_prefetch_reg/Q   -      CK->Q   R     DFF_X1          3  0.068   0.136    0.127  
  g82038__194923/ZN       -      A1->ZN  F     NOR2_X4         3  0.041   0.014    0.141  
  g81828__194191/ZN       -      A1->ZN  R     NAND2_X2        3  0.012   0.025    0.167  
  g194190/ZN              -      A1->ZN  F     NAND3_X4        3  0.018   0.026    0.193  
  g192613/ZN              -      A2->ZN  R     NAND2_X1        2  0.015   0.029    0.221  
  mem_instr_reg/SE        -      SE      R     SDFF_X1         2  0.018   0.000    0.221  
#---------------------------------------------------------------------------------------
Path 1207: VIOLATED (-0.061 ns) Setup Check with Pin mem_do_wdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_wdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.097 (P)
            Arrival:=    0.241       -0.010

              Setup:-    0.030
      Required Time:=    0.211
       Launch Clock:=   -0.010
          Data Path:+    0.283
              Slack:=   -0.061

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g180063/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.194  
  g187813/ZN                  -      A->ZN   F     INV_X4          4  0.014   0.011    0.205  
  g180061/ZN                  -      A1->ZN  R     NOR2_X2         3  0.006   0.028    0.233  
  g161730/ZN                  -      A->ZN   F     INV_X1          2  0.021   0.015    0.248  
  g192492/ZN                  -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.272  
  mem_do_wdata_reg/D          -      D       R     DFF_X1          1  0.017   0.000    0.272  
#-------------------------------------------------------------------------------------------
Path 1208: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[12][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.006
          Data Path:+    0.394
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.032    0.355  
  g194546/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.369  
  g159660/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.388  
  cpuregs_reg[12][7]/D    -      D       R     DFF_X1          1  0.016   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1209: VIOLATED (-0.061 ns) Setup Check with Pin mem_do_rdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.097 (P)
            Arrival:=    0.241       -0.010

              Setup:-    0.030
      Required Time:=    0.211
       Launch Clock:=   -0.010
          Data Path:+    0.283
              Slack:=   -0.061

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK         -      CK      R     (arrival)      64  0.068       -   -0.010  
  mem_state_reg[0]/Q          -      CK->Q   F     DFF_X1          2  0.068   0.102    0.092  
  FE_OCPC1194_mem_state_0/ZN  -      A->ZN   R     INV_X2          3  0.009   0.021    0.113  
  g82019__174046/ZN           -      A1->ZN  F     NAND2_X4        2  0.014   0.019    0.133  
  g179077/ZN                  -      A2->ZN  R     NAND3_X4        2  0.010   0.021    0.154  
  g189418/ZN                  -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.175  
  g180063/ZN                  -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.194  
  g187813/ZN                  -      A->ZN   F     INV_X4          4  0.014   0.011    0.205  
  g180061/ZN                  -      A1->ZN  R     NOR2_X2         3  0.006   0.028    0.233  
  g161730/ZN                  -      A->ZN   F     INV_X1          2  0.021   0.015    0.248  
  g182656/ZN                  -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.272  
  mem_do_rdata_reg/D          -      D       R     DFF_X1          1  0.017   0.000    0.272  
#-------------------------------------------------------------------------------------------
Path 1210: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[20][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.102 (P)
            Arrival:=    0.337       -0.005

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.061

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                       -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                       -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN           -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN           -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN           -      A->ZN   F     INV_X8          9  0.015   0.020    0.299  
  FE_OCPC812_FE_DBTN26_n_37678/ZN  -      A->ZN   R     INV_X16        28  0.013   0.036    0.335  
  g195059/ZN                       -      A2->ZN  F     NAND2_X2        1  0.023   0.014    0.350  
  g182742/ZN                       -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.368  
  cpuregs_reg[20][10]/D            -      D       R     DFF_X1          1  0.017   0.000    0.368  
#------------------------------------------------------------------------------------------------
Path 1211: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[19][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.025
      Required Time:=    0.338
       Launch Clock:=   -0.006
          Data Path:+    0.405
              Slack:=   -0.061

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.018    0.309  
  FE_OCPC781_n_33414/Z  -      A->Z    F     BUF_X32        42  0.010   0.050    0.359  
  g160231/ZN            -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.381  
  g186063/ZN            -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.399  
  cpuregs_reg[19][7]/D  -      D       F     DFF_X1          1  0.011   0.000    0.399  
#-------------------------------------------------------------------------------------
Path 1212: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[23][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.033
      Required Time:=    0.323
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.061

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN           -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                   -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                       -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                       -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN            -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1198_FE_OFN30_n_37912/ZN  -      A->ZN   F     INV_X2          1  0.018   0.015    0.349  
  g194322/ZN                       -      B1->ZN  R     OAI22_X1        1  0.008   0.035    0.384  
  cpuregs_reg[23][8]/D             -      D       R     DFF_X1          1  0.027   0.000    0.384  
#------------------------------------------------------------------------------------------------
Path 1213: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[12][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.032    0.355  
  g172713/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.369  
  g159659/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.387  
  cpuregs_reg[12][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1214: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[4][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.398
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1616_n_1002/Z    -      A->Z    R     BUF_X2          4  0.023   0.033    0.364  
  g191052/ZN              -      A2->ZN  F     NAND2_X1        1  0.013   0.015    0.379  
  g191051/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.391  
  cpuregs_reg[4][14]/D    -      D       R     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1215: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[8][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.398
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1616_n_1002/Z    -      A->Z    R     BUF_X2          4  0.023   0.033    0.364  
  g160957/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.378  
  FE_RC_288_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.391  
  cpuregs_reg[8][14]/D    -      D       R     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1216: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[17][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.029
      Required Time:=    0.308
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.061

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g195054/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.304  
  g195053/ZN              -      A1->ZN  R     NAND2_X4        5  0.012   0.029    0.333  
  fopt195060/ZN           -      A->ZN   F     INV_X4          6  0.020   0.014    0.347  
  g159146/ZN              -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.368  
  cpuregs_reg[17][10]/D   -      D       R     DFF_X1          1  0.014   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1217: VIOLATED (-0.061 ns) Setup Check with Pin cpuregs_reg[15][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.025
      Required Time:=    0.303
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.061

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.029    0.327  
  g160165/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.346  
  g159110/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.364  
  cpuregs_reg[15][4]/D  -      D       F     DFF_X1          1  0.011   0.000    0.364  
#-------------------------------------------------------------------------------------
Path 1218: VIOLATED (-0.061 ns) Setup Check with Pin mem_addr_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.099 (P)
            Arrival:=    0.248       -0.008

              Setup:-    0.079
      Required Time:=    0.169
       Launch Clock:=   -0.008
          Data Path:+    0.238
              Slack:=   -0.061

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  g81828__194191/ZN      -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.166  
  g194190/ZN             -      A1->ZN  R     NAND3_X4        3  0.014   0.023    0.190  
  g182827_dup189055/ZN   -      A1->ZN  F     NAND2_X4        1  0.016   0.018    0.207  
  fopt186379/ZN          -      A->ZN   R     INV_X8         10  0.009   0.023    0.230  
  mem_addr_reg[9]/SE     -      SE      R     SDFFR_X2       10  0.014   0.000    0.230  
#--------------------------------------------------------------------------------------
Path 1219: VIOLATED (-0.060 ns) Setup Check with Pin mem_wdata_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.077
      Required Time:=    0.169
       Launch Clock:=   -0.005
          Data Path:+    0.235
              Slack:=   -0.060

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.187  
  g81827__2900/ZN                    -      A1->ZN  R     NAND2_X2        2  0.010   0.018    0.204  
  g81714__7675/ZN                    -      A1->ZN  F     NAND2_X1        2  0.012   0.025    0.229  
  mem_wdata_reg[15]/D                -      D       F     SDFFS_X1        2  0.015   0.000    0.229  
#--------------------------------------------------------------------------------------------------
Path 1220: VIOLATED (-0.060 ns) Setup Check with Pin cpuregs_reg[17][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.024
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.060

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1612_n_5482/Z    -      A->Z    F     BUF_X4          8  0.005   0.030    0.361  
  g160205/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.376  
  g159149/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.394  
  cpuregs_reg[17][12]/D   -      D       F     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 1221: VIOLATED (-0.060 ns) Setup Check with Pin cpuregs_reg[28][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.338       -0.007

              Setup:-    0.023
      Required Time:=    0.314
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.060

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1776_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.266  
  FE_RC_1775_0/ZN         -      A->ZN   F     OAI21_X4        2  0.013   0.024    0.290  
  g192176/ZN              -      A1->ZN  R     NAND2_X4        3  0.015   0.025    0.316  
  g192175_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.016   0.026    0.342  
  g193985/ZN              -      A2->ZN  R     NAND2_X1        1  0.016   0.021    0.362  
  FE_RC_621_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.374  
  cpuregs_reg[28][10]/D   -      D       F     DFF_X1          1  0.007   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1222: VIOLATED (-0.060 ns) Setup Check with Pin instr_ori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_ori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.095 (P)    0.098 (P)
            Arrival:=    0.238       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.278
              Slack:=   -0.060

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.238  
  g193049/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.269  
  instr_ori_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.269  
#---------------------------------------------------------------------------------------
Path 1223: VIOLATED (-0.060 ns) Setup Check with Pin cpuregs_reg[7][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.373
              Slack:=   -0.060

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK          -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q           -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN    -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN            -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN      -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN           -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN                -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175_dup1/ZN           -      A1->ZN  R     NAND2_X4        1  0.014   0.017    0.325  
  FE_OCPC1621_FE_RN_128/ZN  -      A->ZN   F     INV_X4          4  0.010   0.012    0.338  
  g159385/ZN                -      B2->ZN  R     OAI21_X1        1  0.007   0.028    0.366  
  cpuregs_reg[7][10]/D      -      D       R     DFF_X1          1  0.016   0.000    0.366  
#-----------------------------------------------------------------------------------------
Path 1224: VIOLATED (-0.060 ns) Setup Check with Pin cpuregs_reg[30][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.007
          Data Path:+    0.398
              Slack:=   -0.060

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1617_n_1002/Z    -      A->Z    R     BUF_X4          5  0.023   0.031    0.362  
  g160928/ZN              -      A2->ZN  F     NAND2_X1        1  0.011   0.014    0.376  
  FE_RC_384_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.391  
  cpuregs_reg[30][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 1225: VIOLATED (-0.059 ns) Setup Check with Pin count_instr_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.248       -0.005

              Setup:-    0.032
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.059

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.246  
  g187896/ZN                  -      A1->ZN  R     OAI22_X1        1  0.017   0.029    0.275  
  count_instr_reg[1]/D        -      D       R     DFF_X1          1  0.028   0.000    0.275  
#-------------------------------------------------------------------------------------------
Path 1226: VIOLATED (-0.059 ns) Setup Check with Pin cpuregs_reg[20][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.033
      Required Time:=    0.295
       Launch Clock:=   -0.005
          Data Path:+    0.359
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN  -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN  -      A->ZN   F     INV_X8          9  0.015   0.016    0.296  
  FE_OCPC1189_n_37678/Z   -      A->Z    F     BUF_X8          8  0.012   0.033    0.329  
  g185844/ZN              -      A1->ZN  R     OAI22_X1        1  0.010   0.026    0.355  
  cpuregs_reg[20][1]/D    -      D       R     DFF_X1          1  0.028   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1227: VIOLATED (-0.059 ns) Setup Check with Pin cpuregs_reg[11][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.194 (P)    0.100 (P)
            Arrival:=    0.337       -0.007

              Setup:-    0.030
      Required Time:=    0.307
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  add_1312_30_g7102/ZN    -      A->ZN   F     INV_X2          2  0.013   0.011    0.181  
  add_1312_30_g7073/ZN    -      A1->ZN  R     NOR2_X2         1  0.006   0.029    0.210  
  FE_RC_2232_0/ZN         -      A3->ZN  F     NAND4_X4        1  0.022   0.033    0.243  
  add_1312_30_g7010/ZN    -      A->ZN   R     XNOR2_X2        1  0.016   0.043    0.286  
  g165485/ZN              -      B1->ZN  F     AOI21_X4        2  0.031   0.022    0.309  
  FE_OCPC1564_n_1916/Z    -      A->Z    F     BUF_X4          6  0.013   0.032    0.341  
  g159033/ZN              -      B2->ZN  R     OAI21_X2        1  0.008   0.026    0.367  
  cpuregs_reg[11][17]/D   -      D       R     DFF_X1          1  0.014   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1228: VIOLATED (-0.059 ns) Setup Check with Pin cpuregs_reg[18][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.395
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.026    0.357  
  g160674/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.369  
  g159728/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.388  
  cpuregs_reg[18][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1229: VIOLATED (-0.059 ns) Setup Check with Pin reg_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.102 (P)
            Arrival:=    0.251       -0.005

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.005
          Data Path:+    0.285
              Slack:=   -0.059

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1336_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X4          2  0.015   0.014    0.136  
  FE_OCPC1341_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          8  0.008   0.028    0.164  
  g81266__169391/ZN                 -      A1->ZN  F     NAND2_X1        1  0.020   0.025    0.189  
  g171531/ZN                        -      A2->ZN  R     NAND2_X4        3  0.014   0.022    0.212  
  g174234/ZN                        -      A1->ZN  F     NAND2_X4        3  0.012   0.016    0.227  
  FE_RC_1858_0/ZN                   -      A2->ZN  F     AND2_X2         1  0.009   0.030    0.257  
  g165429/ZN                        -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.280  
  reg_pc_reg[21]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.280  
#-------------------------------------------------------------------------------------------------
Path 1230: VIOLATED (-0.059 ns) Setup Check with Pin count_instr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.248       -0.005

              Setup:-    0.032
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.059

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.246  
  g176361/ZN                  -      A1->ZN  R     OAI22_X1        1  0.017   0.029    0.275  
  count_instr_reg[4]/D        -      D       R     DFF_X1          1  0.028   0.000    0.275  
#-------------------------------------------------------------------------------------------
Path 1231: VIOLATED (-0.059 ns) Setup Check with Pin cpuregs_reg[21][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.026
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g160075/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.345  
  g159539/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.362  
  cpuregs_reg[21][5]/D    -      D       F     DFF_X1          1  0.012   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 1232: VIOLATED (-0.059 ns) Setup Check with Pin mem_wdata_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.054
      Required Time:=    0.192
       Launch Clock:=   -0.005
          Data Path:+    0.257
              Slack:=   -0.059

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  g82034__186786/ZN                  -      A2->ZN  F     NAND2_X2        3  0.037   0.025    0.134  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   R     INV_X2          7  0.013   0.034    0.168  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    R     BUF_X4          8  0.024   0.039    0.207  
  g81824__2683/ZN                    -      A1->ZN  F     NAND2_X2        2  0.019   0.018    0.225  
  g81712__2900/ZN                    -      A1->ZN  R     NAND2_X1        2  0.012   0.026    0.251  
  mem_wdata_reg[11]/D                -      D       R     SDFFS_X1        2  0.018   0.000    0.251  
#--------------------------------------------------------------------------------------------------
Path 1233: VIOLATED (-0.059 ns) Setup Check with Pin cpuregs_reg[21][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.026
      Required Time:=    0.303
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g160076/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.345  
  g159540/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.362  
  cpuregs_reg[21][6]/D    -      D       F     DFF_X1          1  0.012   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 1234: VIOLATED (-0.059 ns) Setup Check with Pin count_instr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.248       -0.005

              Setup:-    0.032
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.279
              Slack:=   -0.059

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.246  
  FE_RC_1595_0/ZN             -      A1->ZN  R     OAI22_X1        1  0.017   0.028    0.274  
  count_instr_reg[3]/D        -      D       R     DFF_X1          1  0.027   0.000    0.274  
#-------------------------------------------------------------------------------------------
Path 1235: VIOLATED (-0.059 ns) Setup Check with Pin decoded_imm_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.009
          Data Path:+    0.284
              Slack:=   -0.059

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.168  
  g186583/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.019    0.187  
  g190221/ZN              -      A2->ZN  R     NAND2_X4        2  0.010   0.019    0.205  
  FE_OCPC982_n_32837/Z    -      A->Z    R     BUF_X2          4  0.010   0.033    0.238  
  g164998/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.017    0.255  
  FE_RC_1591_0/ZN         -      A3->ZN  R     NAND3_X1        1  0.009   0.020    0.275  
  decoded_imm_reg[2]/D    -      D       R     DFF_X1          1  0.011   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1236: VIOLATED (-0.058 ns) Setup Check with Pin mem_wdata_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.076
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.234
              Slack:=   -0.058

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.187  
  g81889__5795/ZN                    -      A1->ZN  R     NAND2_X1        2  0.010   0.020    0.206  
  g81711__6877/ZN                    -      A1->ZN  F     NAND2_X1        2  0.013   0.022    0.228  
  mem_wdata_reg[9]/D                 -      D       F     SDFFS_X1        2  0.013   0.000    0.228  
#--------------------------------------------------------------------------------------------------
Path 1237: VIOLATED (-0.058 ns) Setup Check with Pin reg_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.030
      Required Time:=    0.213
       Launch Clock:=   -0.005
          Data Path:+    0.276
              Slack:=   -0.058

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  R     DFF_X1          1  0.070   0.094    0.089  
  FE_RC_739_0/ZN                 -      A->ZN   F     INV_X4          2  0.021   0.021    0.110  
  FE_OCPC563_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X4         12  0.011   0.040    0.151  
  g81269__170286/ZN              -      A1->ZN  F     NAND2_X1        1  0.031   0.027    0.177  
  g190526/ZN                     -      A1->ZN  R     NAND2_X2        2  0.015   0.025    0.203  
  g190525/ZN                     -      A2->ZN  F     NAND2_X4        2  0.016   0.015    0.218  
  g195668/ZN                     -      A1->ZN  R     NAND2_X2        2  0.007   0.020    0.238  
  fopt175430/ZN                  -      A->ZN   F     INV_X1          1  0.015   0.009    0.248  
  g165384/ZN                     -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.271  
  reg_pc_reg[27]/D               -      D       R     DFF_X1          1  0.017   0.000    0.271  
#----------------------------------------------------------------------------------------------
Path 1238: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[5][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.250  
  g194016/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.020    0.270  
  g194015/ZN              -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.289  
  FE_OCPC904_n_36795/ZN   -      A->ZN   F     INV_X4          3  0.013   0.019    0.308  
  FE_OCPC908_n_36795/ZN   -      A->ZN   R     INV_X4          5  0.011   0.021    0.329  
  FE_OCPC911_n_36795/ZN   -      A->ZN   F     INV_X2          3  0.012   0.010    0.339  
  g186065/ZN              -      B2->ZN  R     OAI21_X1        1  0.006   0.029    0.368  
  cpuregs_reg[5][7]/D     -      D       R     DFF_X1          1  0.018   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1239: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[8][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.058

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.043    0.349  
  g160955/ZN            -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.367  
  g159636/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.387  
  cpuregs_reg[8][12]/D  -      D       R     DFF_X1          1  0.017   0.000    0.387  
#-------------------------------------------------------------------------------------
Path 1240: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[22][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.395
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1617_n_1002/Z    -      A->Z    R     BUF_X4          5  0.023   0.031    0.362  
  g160757/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.375  
  FE_RC_358_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[22][14]/D   -      D       R     DFF_X1          1  0.008   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1241: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[2][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.031
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.390
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.049    0.346  
  g160698/ZN              -      A2->ZN  F     NAND2_X1        1  0.040   0.019    0.365  
  g159606/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.385  
  cpuregs_reg[2][12]/D    -      D       R     DFF_X1          1  0.019   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1242: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[24][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.395
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1617_n_1002/Z    -      A->Z    R     BUF_X4          5  0.023   0.031    0.362  
  g160809/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.375  
  FE_RC_408_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.388  
  cpuregs_reg[24][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1243: VIOLATED (-0.058 ns) Setup Check with Pin count_cycle_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[13]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.031
      Required Time:=    0.216
       Launch Clock:=   -0.003
          Data Path:+    0.277
              Slack:=   -0.058

#------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  count_cycle_reg[13]/CK                 -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_cycle_reg[13]/Q                  -      CK->Q   R     DFF_X1          4  0.065   0.113    0.109  
  inc_add_1428_40_g1206/ZN               -      A2->ZN  R     AND2_X2         2  0.019   0.035    0.144  
  FE_OCPC37155_inc_add_1428_40_n_1016/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.172  
  inc_add_1428_40_g1132/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.185  
  inc_add_1428_40_g1114/ZN               -      A2->ZN  R     NOR2_X1         2  0.007   0.037    0.222  
  g174921/ZN                             -      A2->ZN  F     NAND3_X1        1  0.024   0.026    0.248  
  FE_RC_1544_0/ZN                        -      B1->ZN  R     AOI21_X1        1  0.013   0.026    0.274  
  count_cycle_reg[15]/D                  -      D       R     DFF_X1          1  0.021   0.000    0.274  
#------------------------------------------------------------------------------------------------------
Path 1244: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[8][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.006
          Data Path:+    0.390
              Slack:=   -0.058

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.041    0.348  
  g194553/ZN           -      A2->ZN  F     NAND2_X1        1  0.030   0.018    0.365  
  g159631/ZN           -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.384  
  cpuregs_reg[8][7]/D  -      D       R     DFF_X1          1  0.017   0.000    0.384  
#------------------------------------------------------------------------------------
Path 1245: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[27][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  FE_OCPC1592_n_37498/Z   -      A->Z    F     BUF_X8         20  0.015   0.038    0.356  
  FE_RC_334_0/ZN          -      B2->ZN  R     OAI21_X1        1  0.011   0.031    0.387  
  cpuregs_reg[27][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1246: VIOLATED (-0.058 ns) Setup Check with Pin decoded_imm_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.027
      Required Time:=    0.219
       Launch Clock:=   -0.009
          Data Path:+    0.285
              Slack:=   -0.058

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN    -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN       -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  g186582/ZN              -      A1->ZN  R     NAND2_X1        2  0.007   0.028    0.175  
  g190158/ZN              -      A1->ZN  F     NAND3_X4        4  0.023   0.031    0.206  
  FE_OCPC965_n_32775/Z    -      A->Z    F     BUF_X2          2  0.017   0.031    0.237  
  g177466/ZN              -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.258  
  g177465/ZN              -      A1->ZN  F     NAND3_X1        1  0.015   0.018    0.276  
  decoded_imm_reg[11]/D   -      D       F     DFF_X2          1  0.010   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1247: VIOLATED (-0.058 ns) Setup Check with Pin cpuregs_reg[11][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.025
      Required Time:=    0.303
       Launch Clock:=   -0.006
          Data Path:+    0.367
              Slack:=   -0.058

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161192/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.051    0.300  
  g190736/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.328  
  g160482/ZN            -      A1->ZN  R     NAND2_X2        1  0.018   0.016    0.344  
  g159534/ZN            -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.361  
  cpuregs_reg[11][4]/D  -      D       F     DFF_X1          1  0.011   0.000    0.361  
#-------------------------------------------------------------------------------------
Path 1248: VIOLATED (-0.058 ns) Setup Check with Pin reg_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.028
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.277
              Slack:=   -0.058

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC566_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X8          2  0.015   0.016    0.161  
  g188163/ZN                     -      A1->ZN  F     NAND2_X4        2  0.008   0.014    0.176  
  g188161_dup/ZN                 -      A2->ZN  R     NAND2_X4        1  0.009   0.020    0.195  
  g81293__188164/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.016    0.212  
  g81286__171383/ZN              -      A1->ZN  R     NAND2_X4        2  0.010   0.016    0.228  
  FE_OCPC37197_n_12870/Z         -      A->Z    R     BUF_X4          2  0.010   0.020    0.247  
  g192485/ZN                     -      A1->ZN  F     NAND2_X1        1  0.006   0.012    0.259  
  g177258/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.272  
  reg_pc_reg[6]/D                -      D       R     DFF_X1          1  0.009   0.000    0.272  
#----------------------------------------------------------------------------------------------
Path 1249: VIOLATED (-0.058 ns) Setup Check with Pin count_instr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.058

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.247  
  g179590/ZN                  -      B2->ZN  R     OAI21_X2        1  0.017   0.029    0.276  
  count_instr_reg[5]/D        -      D       R     DFF_X1          1  0.014   0.000    0.276  
#-------------------------------------------------------------------------------------------
Path 1250: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[28][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.395
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1617_n_1002/Z    -      A->Z    R     BUF_X4          5  0.023   0.031    0.362  
  g193951/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.375  
  FE_RC_247_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.388  
  cpuregs_reg[28][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1251: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[18][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.108 (P)
            Arrival:=    0.356        0.001

              Setup:-    0.023
      Required Time:=    0.333
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.027    0.360  
  g178681/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.378  
  FE_RC_1765_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.390  
  cpuregs_reg[18][28]/D   -      D       F     DFF_X1          1  0.006   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1252: VIOLATED (-0.057 ns) Setup Check with Pin count_instr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.057

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.247  
  g164767/ZN                  -      B2->ZN  R     OAI21_X2        1  0.017   0.029    0.276  
  count_instr_reg[7]/D        -      D       R     DFF_X1          1  0.013   0.000    0.276  
#-------------------------------------------------------------------------------------------
Path 1253: VIOLATED (-0.057 ns) Setup Check with Pin decoded_imm_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.029
      Required Time:=    0.216
       Launch Clock:=   -0.009
          Data Path:+    0.283
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.168  
  g186583/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.019    0.187  
  g190221/ZN              -      A2->ZN  R     NAND2_X4        2  0.010   0.019    0.205  
  FE_OCPC982_n_32837/Z    -      A->Z    R     BUF_X2          4  0.010   0.033    0.238  
  g190947/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.256  
  g190944/ZN              -      A2->ZN  R     NAND3_X1        1  0.010   0.018    0.274  
  decoded_imm_reg[3]/D    -      D       R     DFF_X1          1  0.011   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1254: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[28][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.361
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1276_n_36713/ZN  -      A->ZN   F     INV_X4          2  0.018   0.020    0.306  
  FE_OCPC1286_n_36713/ZN  -      A->ZN   R     INV_X4          4  0.012   0.019    0.325  
  g193961/ZN              -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.336  
  g193960/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.355  
  cpuregs_reg[28][1]/D    -      D       R     DFF_X1          1  0.019   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1255: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[27][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.392
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  FE_OCPC1592_n_37498/Z   -      A->Z    F     BUF_X8         20  0.015   0.038    0.356  
  g159361/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.386  
  cpuregs_reg[27][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1256: VIOLATED (-0.057 ns) Setup Check with Pin reg_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.097 (P)
            Arrival:=    0.242       -0.010

              Setup:-    0.030
      Required Time:=    0.212
       Launch Clock:=   -0.010
          Data Path:+    0.279
              Slack:=   -0.057

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.017    0.203  
  g81253__168895/ZN        -      A1->ZN  F     NAND2_X4        1  0.011   0.013    0.216  
  g201/ZN                  -      A1->ZN  R     NAND2_X4        3  0.007   0.017    0.233  
  g171231/ZN               -      A->ZN   F     INV_X2          2  0.013   0.012    0.246  
  g165433/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.269  
  reg_pc_reg[16]/D         -      D       R     DFF_X1          1  0.017   0.000    0.269  
#----------------------------------------------------------------------------------------
Path 1257: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[17][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.005
          Data Path:+    0.400
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1612_n_5482/Z    -      A->Z    F     BUF_X4          8  0.005   0.032    0.363  
  g160200/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.378  
  g186052/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.396  
  cpuregs_reg[17][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 1258: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[16][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.100 (P)
            Arrival:=    0.356       -0.007

              Setup:-    0.028
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.025    0.357  
  g160648/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.369  
  FE_RC_1336_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.385  
  cpuregs_reg[16][14]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1259: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[17][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.024
      Required Time:=    0.331
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161202/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.044    0.291  
  g161119/ZN              -      A->ZN   F     INV_X8          4  0.013   0.015    0.305  
  FE_OCPC1154_n_5482/ZN   -      A->ZN   R     INV_X4          2  0.008   0.015    0.320  
  FE_OCPC1161_n_5482/ZN   -      A->ZN   F     INV_X2          2  0.009   0.010    0.330  
  FE_OCPC1611_n_5482/Z    -      A->Z    F     BUF_X4          6  0.005   0.026    0.357  
  g160196/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.370  
  g189279/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.388  
  cpuregs_reg[17][3]/D    -      D       F     DFF_X1          1  0.009   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1260: VIOLATED (-0.057 ns) Setup Check with Pin cpuregs_reg[3][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.024
      Required Time:=    0.316
       Launch Clock:=   -0.004
          Data Path:+    0.377
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.028    0.325  
  FE_OCPC909_n_36795/ZN   -      A->ZN   F     INV_X4          6  0.020   0.016    0.341  
  g194549/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.355  
  g182311/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.373  
  cpuregs_reg[3][7]/D     -      D       F     DFF_X1          1  0.009   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1261: VIOLATED (-0.057 ns) Setup Check with Pin mem_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_prefetch_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.275
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  mem_do_prefetch_reg/Q   -      CK->Q   R     DFF_X1          3  0.068   0.136    0.127  
  g82038__194923/ZN       -      A1->ZN  F     NOR2_X4         3  0.041   0.014    0.141  
  g81828__194191/ZN       -      A1->ZN  R     NAND2_X2        3  0.012   0.025    0.167  
  g194190/ZN              -      A1->ZN  F     NAND3_X4        3  0.018   0.026    0.193  
  g189057_dup/ZN          -      A2->ZN  R     NAND2_X4        2  0.015   0.031    0.223  
  fopt192615/ZN           -      A->ZN   F     INV_X8         13  0.019   0.015    0.239  
  g182832/ZN              -      C1->ZN  R     OAI211_X1       1  0.009   0.027    0.266  
  mem_state_reg[0]/D      -      D       R     DFF_X1          1  0.019   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1262: VIOLATED (-0.057 ns) Setup Check with Pin is_sll_srl_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) is_sll_srl_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.004
          Data Path:+    0.273
              Slack:=   -0.057

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  FE_OCPC37179_n_37228/Z  -      A->Z    R     BUF_X4          2  0.011   0.027    0.173  
  g194428/ZN              -      A2->ZN  F     NAND3_X4        2  0.011   0.023    0.196  
  g173750/ZN              -      A->ZN   R     INV_X2          1  0.013   0.014    0.210  
  g173948/ZN              -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.226  
  g173947/ZN              -      A1->ZN  R     NAND2_X2        2  0.010   0.015    0.241  
  g161840/ZN              -      A1->ZN  F     AOI22_X1        1  0.010   0.014    0.256  
  g161723/ZN              -      A->ZN   R     INV_X1          1  0.013   0.013    0.269  
  is_sll_srl_sra_reg/D    -      D       R     DFF_X1          1  0.007   0.000    0.269  
#---------------------------------------------------------------------------------------
Path 1263: VIOLATED (-0.057 ns) Setup Check with Pin count_cycle_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.004

              Setup:-    0.031
      Required Time:=    0.215
       Launch Clock:=   -0.004
          Data Path:+    0.276
              Slack:=   -0.057

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[11]/CK      -      CK      R     (arrival)      59  0.065       -   -0.004  
  count_cycle_reg[11]/Q       -      CK->Q   R     DFF_X1          3  0.065   0.108    0.104  
  inc_add_1428_40_g182041/ZN  -      A1->ZN  R     AND2_X2         2  0.014   0.033    0.138  
  FE_OCPC37144_n_24433/Z      -      A->Z    R     BUF_X1          1  0.010   0.027    0.165  
  inc_add_1428_40_g1155/ZN    -      A2->ZN  F     NAND2_X2        4  0.011   0.019    0.184  
  inc_add_1428_40_g1102/ZN    -      A1->ZN  R     NOR2_X1         2  0.011   0.033    0.217  
  g174945/ZN                  -      A2->ZN  F     NAND3_X1        1  0.024   0.025    0.242  
  FE_RC_1537_0/ZN             -      B1->ZN  R     AOI21_X1        1  0.012   0.029    0.272  
  count_cycle_reg[13]/D       -      D       R     DFF_X1          1  0.024   0.000    0.272  
#-------------------------------------------------------------------------------------------
Path 1264: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[21][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.184 (P)    0.102 (P)
            Arrival:=    0.327       -0.005

              Setup:-    0.030
      Required Time:=    0.297
       Launch Clock:=   -0.005
          Data Path:+    0.359
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g178304/ZN              -      B1->ZN  R     OAI21_X1        1  0.018   0.028    0.354  
  cpuregs_reg[21][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 1265: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[8][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.390
              Slack:=   -0.056

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN            -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN   -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN            -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN            -      A->ZN   R     INV_X16        54  0.022   0.040    0.347  
  g160958/ZN            -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.364  
  g159639/ZN            -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.384  
  cpuregs_reg[8][15]/D  -      D       R     DFF_X1          1  0.018   0.000    0.384  
#-------------------------------------------------------------------------------------
Path 1266: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[12][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.390
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.029    0.352  
  g160577/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.365  
  g159657/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.384  
  cpuregs_reg[12][3]/D    -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1267: VIOLATED (-0.056 ns) Setup Check with Pin count_instr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.280
              Slack:=   -0.056

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.026    0.246  
  g164765/ZN                  -      B2->ZN  R     OAI21_X2        1  0.017   0.029    0.275  
  count_instr_reg[6]/D        -      D       R     DFF_X1          1  0.013   0.000    0.275  
#-------------------------------------------------------------------------------------------
Path 1268: VIOLATED (-0.056 ns) Setup Check with Pin instr_and_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_and_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.274
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.239  
  g194765/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.265  
  instr_and_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1269: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[28][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.360
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1279_n_36713/Z   -      A->Z    R     BUF_X8          9  0.018   0.035    0.321  
  g193957/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.335  
  g193956/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.354  
  cpuregs_reg[28][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 1270: VIOLATED (-0.056 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.064
      Required Time:=    0.181
       Launch Clock:=   -0.004
          Data Path:+    0.241
              Slack:=   -0.056

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN      -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z     -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g173148/ZN               -      A1->ZN  F     NAND2_X2        1  0.027   0.019    0.210  
  g173147/ZN               -      A->ZN   R     OAI21_X2        3  0.011   0.027    0.237  
  decoded_imm_j_reg[12]/D  -      D       R     SDFF_X1         3  0.030   0.000    0.237  
#----------------------------------------------------------------------------------------
Path 1271: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[15][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  g159121/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.383  
  cpuregs_reg[15][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1272: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[7][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  FE_RC_1774_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.383  
  cpuregs_reg[7][15]/D    -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1273: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[5][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  g159272/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.384  
  cpuregs_reg[5][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1274: VIOLATED (-0.056 ns) Setup Check with Pin count_instr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.031
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.276
              Slack:=   -0.056

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.027    0.246  
  FE_RC_1597_0/ZN             -      A1->ZN  R     OAI22_X2        1  0.017   0.025    0.272  
  count_instr_reg[2]/D        -      D       R     DFF_X1          1  0.024   0.000    0.272  
#-------------------------------------------------------------------------------------------
Path 1275: VIOLATED (-0.056 ns) Setup Check with Pin cpuregs_reg[14][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.108 (P)
            Arrival:=    0.357        0.001

              Setup:-    0.023
      Required Time:=    0.334
       Launch Clock:=    0.001
          Data Path:+    0.389
              Slack:=   -0.056

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040/ZN              -      A1->ZN  F     NAND2_X4        6  0.020   0.026    0.359  
  g172565/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.377  
  FE_RC_1752_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[14][28]/D   -      D       F     DFF_X1          1  0.007   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1276: VIOLATED (-0.056 ns) Setup Check with Pin mem_wdata_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.076
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.231
              Slack:=   -0.056

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.186  
  g81823__187176/ZN                  -      A1->ZN  R     NAND2_X2        2  0.010   0.020    0.206  
  g81717__1786/ZN                    -      A1->ZN  F     NAND2_X2        2  0.013   0.019    0.225  
  mem_wdata_reg[12]/D                -      D       F     SDFFS_X1        2  0.010   0.000    0.225  
#--------------------------------------------------------------------------------------------------
Path 1277: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[28][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=    0.001
          Data Path:+    0.384
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192171/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.020    0.289  
  g192168/ZN              -      A2->ZN  F     NAND3_X4        2  0.014   0.033    0.322  
  g190040/ZN              -      A1->ZN  R     NAND2_X4        6  0.020   0.033    0.355  
  g193941/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.372  
  FE_RC_563_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.385  
  cpuregs_reg[28][28]/D   -      D       R     DFF_X1          1  0.009   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1278: VIOLATED (-0.055 ns) Setup Check with Pin instr_xor_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xor_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.274
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.239  
  g162624/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.265  
  instr_xor_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1279: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[8][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.388
              Slack:=   -0.055

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.041    0.348  
  g172718/ZN           -      A1->ZN  F     NAND2_X2        1  0.030   0.014    0.362  
  g159629/ZN           -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.382  
  cpuregs_reg[8][5]/D  -      D       R     DFF_X1          1  0.018   0.000    0.382  
#------------------------------------------------------------------------------------
Path 1280: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[6][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g160870/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.017    0.364  
  g159879/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[6][15]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1281: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[25][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.031
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.055

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN   -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN         -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN         -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN             -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN             -      A->ZN   F     INV_X16        62  0.020   0.042    0.344  
  g159289/ZN             -      B2->ZN  R     OAI21_X1        1  0.032   0.040    0.384  
  cpuregs_reg[25][14]/D  -      D       R     DFF_X1          1  0.020   0.000    0.384  
#--------------------------------------------------------------------------------------
Path 1282: VIOLATED (-0.055 ns) Setup Check with Pin instr_slti_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slti_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.273
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.238  
  g194691/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.264  
  instr_slti_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.264  
#---------------------------------------------------------------------------------------
Path 1283: VIOLATED (-0.055 ns) Setup Check with Pin instr_xori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.274
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.238  
  FE_RC_1596_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.265  
  instr_xori_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1284: VIOLATED (-0.055 ns) Setup Check with Pin instr_or_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_or_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.095 (P)    0.098 (P)
            Arrival:=    0.238       -0.009

              Setup:-    0.030
      Required Time:=    0.208
       Launch Clock:=   -0.009
          Data Path:+    0.273
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.239  
  g190492/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.264  
  instr_or_reg/D          -      D       R     DFF_X1          1  0.016   0.000    0.264  
#---------------------------------------------------------------------------------------
Path 1285: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[15][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.193 (P)    0.100 (P)
            Arrival:=    0.336       -0.007

              Setup:-    0.030
      Required Time:=    0.306
       Launch Clock:=   -0.007
          Data Path:+    0.368
              Slack:=   -0.055

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK          -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q           -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN    -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN            -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN      -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN           -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN                -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175_dup1/ZN           -      A1->ZN  R     NAND2_X4        1  0.014   0.017    0.325  
  FE_OCPC1621_FE_RN_128/ZN  -      A->ZN   F     INV_X4          4  0.010   0.012    0.338  
  g159116/ZN                -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.361  
  cpuregs_reg[15][10]/D     -      D       R     DFF_X1          1  0.016   0.000    0.361  
#-----------------------------------------------------------------------------------------
Path 1286: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[8][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.389
              Slack:=   -0.055

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.043    0.350  
  g161008/ZN           -      A1->ZN  F     NAND2_X2        1  0.030   0.014    0.364  
  g159953/ZN           -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.383  
  cpuregs_reg[8][2]/D  -      D       R     DFF_X1          1  0.017   0.000    0.383  
#------------------------------------------------------------------------------------
Path 1287: VIOLATED (-0.055 ns) Setup Check with Pin cpuregs_reg[12][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.390
              Slack:=   -0.055

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.029    0.352  
  g160586/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.366  
  g159667/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.384  
  cpuregs_reg[12][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1288: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[4][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.034    0.350  
  g160755/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.364  
  g159791/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.382  
  cpuregs_reg[4][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1289: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[11][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  g159031/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.383  
  cpuregs_reg[11][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1290: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[15][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.103 (P)
            Arrival:=    0.340       -0.004

              Setup:-    0.026
      Required Time:=    0.315
       Launch Clock:=   -0.004
          Data Path:+    0.373
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC911_n_36795/ZN   -      A->ZN   R     INV_X2          3  0.009   0.016    0.356  
  g186061/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.013    0.369  
  cpuregs_reg[15][7]/D    -      D       F     DFF_X1          1  0.012   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1291: VIOLATED (-0.054 ns) Setup Check with Pin instr_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.272
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.238  
  g162745/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.263  
  instr_slt_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1292: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[6][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.028
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.025    0.357  
  g160869/ZN              -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.370  
  FE_RC_340_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.384  
  cpuregs_reg[6][14]/D    -      D       R     DFF_X1          1  0.009   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1293: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[6][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.023
      Required Time:=    0.335
       Launch Clock:=    0.001
          Data Path:+    0.388
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.025    0.358  
  g172567/ZN              -      A2->ZN  R     NAND2_X1        1  0.014   0.019    0.377  
  FE_RC_1750_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.389  
  cpuregs_reg[6][28]/D    -      D       F     DFF_X1          1  0.006   0.000    0.389  
#---------------------------------------------------------------------------------------
Path 1294: VIOLATED (-0.054 ns) Setup Check with Pin instr_addi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_addi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.273
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.237  
  g164772/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.264  
  instr_addi_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.264  
#---------------------------------------------------------------------------------------
Path 1295: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[10][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.042    0.343  
  g160556/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.019    0.362  
  g159512/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.383  
  cpuregs_reg[10][12]/D   -      D       R     DFF_X1          1  0.018   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1296: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[10][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g189688/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.018    0.364  
  g159510/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.383  
  cpuregs_reg[10][10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1297: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[6][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.036    0.345  
  g161002/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.362  
  g159979/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.381  
  cpuregs_reg[6][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1298: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[14][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.026    0.357  
  g160618/ZN              -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.370  
  FE_RC_429_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.385  
  cpuregs_reg[14][14]/D   -      D       R     DFF_X1          1  0.008   0.000    0.385  
#---------------------------------------------------------------------------------------
Path 1299: VIOLATED (-0.054 ns) Setup Check with Pin instr_add_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_add_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.272
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.238  
  g162749/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.263  
  instr_add_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1300: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[10][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.007
          Data Path:+    0.392
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.026    0.357  
  g160558/ZN              -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.370  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.384  
  cpuregs_reg[10][14]/D   -      D       R     DFF_X1          1  0.008   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1301: VIOLATED (-0.054 ns) Setup Check with Pin cpuregs_reg[4][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.033    0.349  
  g160786/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.363  
  g186118/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.381  
  cpuregs_reg[4][15]/D    -      D       R     DFF_X1          1  0.016   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1302: VIOLATED (-0.054 ns) Setup Check with Pin instr_sll_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sll_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.272
              Slack:=   -0.054

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.017    0.238  
  g162744/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.263  
  instr_sll_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1303: VIOLATED (-0.053 ns) Setup Check with Pin mem_wdata_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.063
      Required Time:=    0.183
       Launch Clock:=   -0.005
          Data Path:+    0.242
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN  -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  FE_RC_2310_0/ZN         -      A1->ZN  R     AND2_X4         4  0.037   0.050    0.158  
  FE_OCPC918_n_31751/Z    -      A->Z    R     BUF_X4          8  0.017   0.035    0.193  
  g190965/ZN              -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.212  
  g190964/ZN              -      A->ZN   R     OAI21_X1        2  0.010   0.025    0.237  
  mem_wdata_reg[18]/D     -      D       R     SDFF_X1         2  0.026   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1304: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[29][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  g158901__7114/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.383  
  cpuregs_reg[29][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1305: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[21][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.015    0.359  
  g159549/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.383  
  cpuregs_reg[21][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1306: VIOLATED (-0.053 ns) Setup Check with Pin instr_sltiu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltiu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.272
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.237  
  g164796/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.263  
  instr_sltiu_reg/D       -      D       R     DFF_X1          1  0.016   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1307: VIOLATED (-0.053 ns) Setup Check with Pin count_instr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.276
              Slack:=   -0.053

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1012_n_35175/ZN      -      A->ZN   R     INV_X4          2  0.013   0.023    0.219  
  FE_OCPC1040_n_35175_dup/ZN  -      A->ZN   F     INV_X8         34  0.013   0.028    0.247  
  g164768/ZN                  -      B1->ZN  R     OAI21_X2        1  0.017   0.024    0.271  
  count_instr_reg[8]/D        -      D       R     DFF_X1          1  0.014   0.000    0.271  
#-------------------------------------------------------------------------------------------
Path 1308: VIOLATED (-0.053 ns) Setup Check with Pin instr_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.272
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.238  
  g162746/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.263  
  instr_sltu_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1309: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[20][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.100 (P)
            Arrival:=    0.357       -0.007

              Setup:-    0.028
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.389
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.033    0.331  
  FE_OCPC1618_n_1002/Z    -      A->Z    R     BUF_X8          6  0.023   0.025    0.357  
  g182725/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.369  
  FE_RC_231_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.382  
  cpuregs_reg[20][14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1310: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[10][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.053

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.345  
  g160559/ZN              -      A2->ZN  F     NAND2_X1        1  0.029   0.017    0.363  
  g159515/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.382  
  cpuregs_reg[10][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1311: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[8][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.030
      Required Time:=    0.334
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.053

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.042    0.349  
  g160924/ZN           -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.367  
  g159627/ZN           -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.387  
  cpuregs_reg[8][1]/D  -      D       R     DFF_X1          1  0.018   0.000    0.387  
#------------------------------------------------------------------------------------
Path 1312: VIOLATED (-0.053 ns) Setup Check with Pin count_cycle_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.102 (P)
            Arrival:=    0.242       -0.005

              Setup:-    0.024
      Required Time:=    0.218
       Launch Clock:=   -0.005
          Data Path:+    0.276
              Slack:=   -0.053

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      59  0.065       -   -0.005  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.065   0.105    0.100  
  FE_OCPC1041_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.011   0.038    0.138  
  inc_add_1428_40_g187000/ZN   -      A1->ZN  R     AND2_X1         2  0.020   0.049    0.187  
  inc_add_1428_40_g184215/ZN   -      A2->ZN  F     NAND2_X2        3  0.020   0.021    0.207  
  inc_add_1428_40_g184214/ZN   -      A->ZN   F     XNOR2_X1        1  0.010   0.038    0.246  
  g179880/ZN                   -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.271  
  count_cycle_reg[4]/D         -      D       F     DFF_X1          1  0.008   0.000    0.271  
#--------------------------------------------------------------------------------------------
Path 1313: VIOLATED (-0.053 ns) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.029
      Required Time:=    0.211
       Launch Clock:=   -0.004
          Data Path:+    0.268
              Slack:=   -0.053

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.020    0.212  
  FE_RC_1831_0/ZN        -      A->ZN   R     INV_X2          1  0.013   0.015    0.227  
  FE_RC_1830_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.008   0.015    0.242  
  FE_RC_1829_0/ZN        -      A2->ZN  R     NAND2_X2        3  0.010   0.021    0.264  
  mem_rdata_q_reg[6]/D   -      D       R     DFF_X1          3  0.013   0.000    0.264  
#--------------------------------------------------------------------------------------
Path 1314: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[3][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.053

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z   -      A->Z    F     BUF_X16        16  0.018   0.034    0.313  
  FE_OFC288_n_5485/ZN  -      A->ZN   R     INV_X8         13  0.009   0.019    0.332  
  g172703/ZN           -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.345  
  g182310/ZN           -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.363  
  cpuregs_reg[3][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.363  
#------------------------------------------------------------------------------------
Path 1315: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[1][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.100 (P)
            Arrival:=    0.340       -0.007

              Setup:-    0.028
      Required Time:=    0.312
       Launch Clock:=   -0.007
          Data Path:+    0.372
              Slack:=   -0.053

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK           -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q            -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN     -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN             -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                 -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN       -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                 -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912_dup/ZN  -      A->ZN   R     INV_X4          5  0.018   0.030    0.335  
  g195074/ZN                 -      A1->ZN  F     NAND2_X1        1  0.017   0.015    0.350  
  FE_RC_617_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.364  
  cpuregs_reg[1][8]/D        -      D       R     DFF_X1          1  0.009   0.000    0.364  
#------------------------------------------------------------------------------------------
Path 1316: VIOLATED (-0.053 ns) Setup Check with Pin cpuregs_reg[31][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.205 (P)    0.102 (P)
            Arrival:=    0.348       -0.005

              Setup:-    0.031
      Required Time:=    0.318
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.053

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.031    0.333  
  g193293/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.350  
  g193292/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.020    0.370  
  cpuregs_reg[31][0]/D              -      D       R     DFF_X1          1  0.020   0.000    0.370  
#-------------------------------------------------------------------------------------------------
Path 1317: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[30][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.205 (P)    0.102 (P)
            Arrival:=    0.348       -0.005

              Setup:-    0.030
      Required Time:=    0.318
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.052

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.020    0.179  
  g179294/ZN                        -      A2->ZN  F     NOR2_X2         4  0.014   0.016    0.195  
  FE_OCPC1594_n_21452/Z             -      A->Z    F     BUF_X2          1  0.010   0.029    0.224  
  FE_OCPC37370_n_1572/Z             -      A->Z    F     BUF_X8          4  0.007   0.029    0.253  
  FE_RC_1816_0/ZN                   -      A1->ZN  R     NOR2_X2         1  0.008   0.030    0.282  
  FE_RC_1815_0/ZN                   -      A1->ZN  F     NAND2_X4        2  0.022   0.020    0.303  
  FE_RC_2266_0/ZN                   -      A2->ZN  R     NAND2_X4        9  0.011   0.032    0.335  
  g182556/ZN                        -      A2->ZN  F     NAND2_X1        1  0.023   0.016    0.351  
  g159950/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.371  
  cpuregs_reg[30][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.371  
#-------------------------------------------------------------------------------------------------
Path 1318: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[10][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.108 (P)
            Arrival:=    0.358        0.001

              Setup:-    0.023
      Required Time:=    0.335
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.025    0.358  
  g172563/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_1748_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.387  
  cpuregs_reg[10][28]/D   -      D       F     DFF_X1          1  0.007   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1319: VIOLATED (-0.052 ns) Setup Check with Pin reg_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.005
          Data Path:+    0.274
              Slack:=   -0.052

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1336_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X4          2  0.009   0.020    0.144  
  FE_OCPC1341_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          8  0.013   0.018    0.162  
  g81332__195689/ZN                 -      B1->ZN  R     OAI21_X4        3  0.010   0.035    0.197  
  g195688/ZN                        -      A1->ZN  F     NAND2_X4        4  0.025   0.022    0.219  
  g170757/ZN                        -      A1->ZN  F     AND2_X2         1  0.012   0.029    0.248  
  g170756/ZN                        -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.269  
  reg_pc_reg[15]/D                  -      D       R     DFF_X1          1  0.015   0.000    0.269  
#-------------------------------------------------------------------------------------------------
Path 1320: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[12][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.221 (P)    0.101 (P)
            Arrival:=    0.364       -0.006

              Setup:-    0.030
      Required Time:=    0.334
       Launch Clock:=   -0.006
          Data Path:+    0.392
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.031    0.354  
  g160576/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.368  
  g159656/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.386  
  cpuregs_reg[12][1]/D    -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1321: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[19][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g182031/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[19][8]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1322: VIOLATED (-0.052 ns) Setup Check with Pin instr_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.032
      Required Time:=    0.209
       Launch Clock:=   -0.004
          Data Path:+    0.266
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  FE_OCPC37179_n_37228/Z  -      A->Z    R     BUF_X4          2  0.011   0.027    0.173  
  g194428/ZN              -      A2->ZN  F     NAND3_X4        2  0.011   0.023    0.196  
  g173750/ZN              -      A->ZN   R     INV_X2          1  0.013   0.014    0.210  
  g173948/ZN              -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.226  
  g195047/ZN              -      B1->ZN  R     OAI22_X1        1  0.010   0.035    0.261  
  instr_sra_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.261  
#---------------------------------------------------------------------------------------
Path 1323: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[21][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g194327/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[21][8]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1324: VIOLATED (-0.052 ns) Setup Check with Pin reg_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.108 (P)    0.097 (P)
            Arrival:=    0.251       -0.010

              Setup:-    0.030
      Required Time:=    0.221
       Launch Clock:=   -0.010
          Data Path:+    0.283
              Slack:=   -0.052

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_store_reg/CK     -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q      -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN               -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z     -      A->Z    F     BUF_X16         4  0.023   0.041    0.186  
  FE_OFC40_n_13406_dup/ZN  -      A->ZN   R     INV_X32        18  0.010   0.022    0.209  
  g180152/ZN               -      A1->ZN  F     NAND2_X4        2  0.012   0.015    0.224  
  g171246/ZN               -      A1->ZN  R     NAND2_X4        2  0.011   0.017    0.241  
  g171245/ZN               -      A->ZN   F     INV_X1          1  0.011   0.008    0.249  
  g171244/ZN               -      B1->ZN  R     OAI21_X1        1  0.004   0.024    0.273  
  reg_pc_reg[20]/D         -      D       R     DFF_X1          1  0.018   0.000    0.273  
#----------------------------------------------------------------------------------------
Path 1325: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[22][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.048    0.345  
  g160759/ZN              -      A1->ZN  F     NAND2_X2        1  0.036   0.015    0.360  
  g159792/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.381  
  cpuregs_reg[22][15]/D   -      D       R     DFF_X1          1  0.019   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1326: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[26][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.033
      Required Time:=    0.331
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.047    0.340  
  FE_RC_1357_0/ZN         -      A2->ZN  F     NAND2_X4        1  0.048   0.016    0.357  
  FE_RC_1356_0/ZN         -      A->ZN   R     OAI21_X2        1  0.010   0.026    0.382  
  cpuregs_reg[26][7]/D    -      D       R     DFF_X1          1  0.027   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1327: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[6][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g172715/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.013    0.361  
  g159869/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.379  
  cpuregs_reg[6][5]/D     -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1328: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[27][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC566_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X8          2  0.015   0.016    0.161  
  g188163/ZN                     -      A1->ZN  F     NAND2_X4        2  0.008   0.014    0.176  
  FE_OCPC1162_n_30667/Z          -      A->Z    F     BUF_X2          1  0.009   0.025    0.201  
  g188161/ZN                     -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.223  
  g185521/ZN                     -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.242  
  g185519/ZN                     -      A2->ZN  R     NAND2_X4        3  0.010   0.029    0.272  
  FE_OCPC1225_n_27974/Z          -      A->Z    R     BUF_X16        17  0.019   0.037    0.309  
  FE_OFC89_n_27974/ZN            -      A->ZN   F     INV_X8         13  0.016   0.014    0.322  
  g159352/ZN                     -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.351  
  cpuregs_reg[27][6]/D           -      D       R     DFF_X1          1  0.016   0.000    0.351  
#----------------------------------------------------------------------------------------------
Path 1329: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[25][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.100 (P)
            Arrival:=    0.356       -0.007

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g190298/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[25][8]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1330: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[6][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g160839/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.013    0.361  
  g159868/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.380  
  cpuregs_reg[6][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1331: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[12][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.006
          Data Path:+    0.393
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.031    0.354  
  g160578/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.368  
  g159658/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.387  
  cpuregs_reg[12][4]/D    -      D       R     DFF_X1          1  0.018   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1332: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[27][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.186 (P)    0.101 (P)
            Arrival:=    0.329       -0.006

              Setup:-    0.030
      Required Time:=    0.299
       Launch Clock:=   -0.006
          Data Path:+    0.356
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  g185852/ZN              -      B2->ZN  R     OAI21_X1        1  0.015   0.033    0.350  
  cpuregs_reg[27][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 1333: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[27][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g82142__169113/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g81377__183583/ZN              -      A->ZN   R     OAI21_X4        3  0.007   0.024    0.197  
  FE_OCPC37187_n_26069/Z         -      A->Z    R     BUF_X1          1  0.025   0.034    0.231  
  g165664/ZN                     -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.248  
  g165476/ZN                     -      A2->ZN  R     NAND2_X4        2  0.009   0.024    0.272  
  FE_OCPC1431_n_1931/ZN          -      A->ZN   F     INV_X4         10  0.014   0.019    0.291  
  FE_OCPC1440_n_1931/Z           -      A->Z    F     BUF_X8         13  0.010   0.030    0.321  
  g159350/ZN                     -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.350  
  cpuregs_reg[27][4]/D           -      D       R     DFF_X1          1  0.016   0.000    0.350  
#----------------------------------------------------------------------------------------------
Path 1334: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[29][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.052

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g158912__194324/ZN                   -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[29][8]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1335: VIOLATED (-0.052 ns) Setup Check with Pin cpuregs_reg[30][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=    0.001
          Data Path:+    0.387
              Slack:=   -0.052

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.025    0.358  
  g178680/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_589_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.388  
  cpuregs_reg[30][28]/D   -      D       F     DFF_X1          1  0.007   0.000    0.388  
#---------------------------------------------------------------------------------------
Path 1336: VIOLATED (-0.051 ns) Setup Check with Pin mem_wdata_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.075
      Required Time:=    0.171
       Launch Clock:=   -0.005
          Data Path:+    0.228
              Slack:=   -0.051

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  F     DFF_X1          6  0.072   0.106    0.101  
  g82034__186786/ZN                  -      A2->ZN  R     NAND2_X2        3  0.024   0.031    0.131  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   F     INV_X2          7  0.016   0.021    0.152  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    F     BUF_X4          8  0.011   0.034    0.187  
  g81822__4547/ZN                    -      A1->ZN  R     NAND2_X2        2  0.010   0.020    0.206  
  g81715__7118/ZN                    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.223  
  mem_wdata_reg[14]/D                -      D       F     SDFFS_X1        2  0.009   0.000    0.223  
#--------------------------------------------------------------------------------------------------
Path 1337: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[21][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.386
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  FE_RC_222_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.379  
  cpuregs_reg[21][14]/D   -      D       R     DFF_X1          1  0.018   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1338: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[31][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.100 (P)
            Arrival:=    0.356       -0.007

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.051

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g194326/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[31][8]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1339: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[10][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.042    0.343  
  g160997/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.360  
  g159941/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.380  
  cpuregs_reg[10][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1340: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[22][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.025    0.358  
  g178683/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_593_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.387  
  cpuregs_reg[22][28]/D   -      D       F     DFF_X1          1  0.007   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1341: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[16][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.032
      Required Time:=    0.322
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN  -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN  -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1580_n_26624/Z   -      A->Z    F     BUF_X8          8  0.010   0.032    0.345  
  g181939/ZN              -      A2->ZN  R     OAI22_X2        1  0.009   0.028    0.373  
  cpuregs_reg[16][0]/D    -      D       R     DFF_X1          1  0.025   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1342: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[22][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.047    0.344  
  g194018/ZN              -      A1->ZN  F     NAND2_X2        1  0.035   0.015    0.359  
  g159781/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.380  
  cpuregs_reg[22][7]/D    -      D       R     DFF_X1          1  0.018   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1343: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[14][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.007
          Data Path:+    0.391
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.284  
  g192091/ZN              -      A1->ZN  R     NAND2_X2        3  0.011   0.035    0.318  
  g192090/ZN              -      A1->ZN  F     NAND2_X4        8  0.027   0.029    0.347  
  g160619/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.366  
  g159091/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.384  
  cpuregs_reg[14][15]/D   -      D       F     DFF_X1          1  0.011   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1344: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[27][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.100 (P)
            Arrival:=    0.356       -0.007

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.051

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g194317/ZN                           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.377  
  cpuregs_reg[27][8]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.377  
#----------------------------------------------------------------------------------------------------
Path 1345: VIOLATED (-0.051 ns) Setup Check with Pin instr_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.033
      Required Time:=    0.207
       Launch Clock:=   -0.009
          Data Path:+    0.267
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  FE_OFC198_n_29079/Z     -      A->Z    F     BUF_X1          5  0.018   0.045    0.230  
  g187308/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.028    0.258  
  instr_lw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1346: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[24][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.108 (P)
            Arrival:=    0.359        0.001

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=    0.001
          Data Path:+    0.386
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[23]/CK       -      CK      R     (arrival)      60  0.069       -    0.001  
  reg_pc_reg[23]/Q        -      CK->Q   R     DFF_X1          7  0.069   0.141    0.141  
  FE_RC_1099_0/ZN         -      A2->ZN  F     NAND2_X2        1  0.045   0.023    0.165  
  FE_RC_1097_0/ZN         -      A1->ZN  R     NOR2_X4         1  0.015   0.026    0.191  
  add_1312_30_g180490/ZN  -      A2->ZN  F     NAND2_X4        8  0.015   0.025    0.215  
  add_1312_30_g7044/ZN    -      A1->ZN  R     NOR2_X1         1  0.014   0.035    0.250  
  add_1312_30_g175016/ZN  -      A2->ZN  F     NAND2_X2        2  0.024   0.019    0.269  
  g192170/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.282  
  g192169/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.022    0.304  
  g192168/ZN              -      A1->ZN  R     NAND3_X4        2  0.015   0.029    0.333  
  g190040_dup/ZN          -      A1->ZN  F     NAND2_X4        9  0.020   0.025    0.358  
  g178682/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.375  
  FE_RC_559_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.387  
  cpuregs_reg[24][28]/D   -      D       F     DFF_X1          1  0.006   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1347: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[12][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.006
          Data Path:+    0.392
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.023    0.323  
  FE_OCPC1177_n_22308/Z   -      A->Z    R     BUF_X8         11  0.013   0.031    0.354  
  g185530/ZN              -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.368  
  g159661/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.386  
  cpuregs_reg[12][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1348: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[17][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.100 (P)
            Arrival:=    0.357       -0.007

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  FE_RC_414_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[17][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1349: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[25][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.027
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.389
              Slack:=   -0.051

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK    -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q     -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN   -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN         -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN         -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN        -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN             -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN             -      A->ZN   F     INV_X16        62  0.020   0.040    0.342  
  g160322/ZN             -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.365  
  g159290/ZN             -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.384  
  cpuregs_reg[25][15]/D  -      D       F     DFF_X1          1  0.015   0.000    0.384  
#--------------------------------------------------------------------------------------
Path 1350: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[18][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.039    0.340  
  g195180/ZN              -      A2->ZN  F     NAND2_X1        1  0.026   0.017    0.357  
  g159722/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.376  
  cpuregs_reg[18][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1351: VIOLATED (-0.051 ns) Setup Check with Pin count_instr_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.087
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.216
              Slack:=   -0.051

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g186884/ZN                  -      A2->ZN  F     NAND2_X1        1  0.020   0.020    0.129  
  FE_OCPC1499_n_29390/Z       -      A->Z    F     BUF_X4          1  0.010   0.033    0.162  
  g173667/ZN                  -      A1->ZN  R     NAND2_X4        4  0.009   0.022    0.185  
  FE_OFC110_n_15594/ZN        -      A->ZN   F     INV_X4         22  0.032   0.027    0.212  
  count_instr_reg[0]/SI       -      SI      F     SDFF_X2        22  0.018   0.000    0.212  
#-------------------------------------------------------------------------------------------
Path 1352: VIOLATED (-0.051 ns) Setup Check with Pin instr_lbu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lbu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.032
      Required Time:=    0.207
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  FE_OFC198_n_29079/Z     -      A->Z    F     BUF_X1          5  0.018   0.045    0.230  
  g164783/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.257  
  instr_lbu_reg/D         -      D       R     DFF_X1          1  0.028   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1353: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[8][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.006
          Data Path:+    0.392
              Slack:=   -0.051

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.042    0.349  
  g185534/ZN           -      A1->ZN  F     NAND2_X1        1  0.030   0.017    0.366  
  g159630/ZN           -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.386  
  cpuregs_reg[8][6]/D  -      D       R     DFF_X1          1  0.017   0.000    0.386  
#------------------------------------------------------------------------------------
Path 1354: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[18][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.037    0.338  
  g160661/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.355  
  g159717/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[18][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1355: VIOLATED (-0.051 ns) Setup Check with Pin cpuregs_reg[31][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.029
      Required Time:=    0.330
       Launch Clock:=   -0.007
          Data Path:+    0.388
              Slack:=   -0.051

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090_dup/ZN          -      A1->ZN  R     NAND2_X4        4  0.020   0.032    0.343  
  fopt186643/ZN           -      A->ZN   F     INV_X4          8  0.019   0.016    0.359  
  g159455/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.380  
  cpuregs_reg[31][15]/D   -      D       R     DFF_X1          1  0.014   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1356: VIOLATED (-0.050 ns) Setup Check with Pin instr_bltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.030
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN    -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN       -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  FE_OCPC1468_n_29073/ZN  -      A->ZN   R     INV_X2          4  0.007   0.034    0.181  
  g186497_dup195049/ZN    -      A1->ZN  F     NAND2_X4        3  0.026   0.023    0.204  
  fopt195050/ZN           -      A->ZN   R     INV_X8         17  0.014   0.023    0.227  
  g186511/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.241  
  g164676/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.260  
  instr_bltu_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1357: VIOLATED (-0.050 ns) Setup Check with Pin mem_wdata_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.052
      Required Time:=    0.194
       Launch Clock:=   -0.005
          Data Path:+    0.250
              Slack:=   -0.050

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK             -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_wordsize_reg[0]/QN             -      CK->QN  R     DFF_X1          6  0.072   0.114    0.109  
  g82034__186786/ZN                  -      A2->ZN  F     NAND2_X2        3  0.037   0.025    0.134  
  FE_OCPC1311_n_29296/ZN             -      A->ZN   R     INV_X2          7  0.013   0.034    0.168  
  FE_OCPC37169_FE_OFN30154_n_8471/Z  -      A->Z    R     BUF_X4          8  0.024   0.039    0.207  
  g81826__6877/ZN                    -      A1->ZN  F     NAND2_X2        2  0.019   0.018    0.225  
  g81718__5953/ZN                    -      A2->ZN  R     NAND2_X1        2  0.010   0.020    0.245  
  mem_wdata_reg[8]/D                 -      D       R     SDFFS_X1        2  0.011   0.000    0.245  
#--------------------------------------------------------------------------------------------------
Path 1358: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[27][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.364       -0.006

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.006
          Data Path:+    0.396
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1590_n_37498/ZN  -      A->ZN   F     INV_X2          7  0.016   0.026    0.318  
  FE_OCPC1592_n_37498/Z   -      A->Z    F     BUF_X8         20  0.015   0.038    0.356  
  g160358/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.372  
  g159351/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.390  
  cpuregs_reg[27][5]/D    -      D       F     DFF_X1          1  0.009   0.000    0.390  
#---------------------------------------------------------------------------------------
Path 1359: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[26][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.031
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.050

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g177936/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.352  
  g159948/ZN                        -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.374  
  cpuregs_reg[26][0]/D              -      D       R     DFF_X1          1  0.019   0.000    0.374  
#-------------------------------------------------------------------------------------------------
Path 1360: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[30][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.051    0.344  
  g160930/ZN              -      A1->ZN  F     NAND2_X2        1  0.036   0.015    0.359  
  g159579/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.379  
  cpuregs_reg[30][15]/D   -      D       R     DFF_X1          1  0.018   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1361: VIOLATED (-0.050 ns) Setup Check with Pin instr_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.032
      Required Time:=    0.207
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  FE_OFC198_n_29079/Z     -      A->Z    F     BUF_X1          5  0.018   0.045    0.230  
  g164782/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.257  
  instr_lb_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1362: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[1][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.099 (P)
            Arrival:=    0.328       -0.008

              Setup:-    0.024
      Required Time:=    0.304
       Launch Clock:=   -0.008
          Data Path:+    0.362
              Slack:=   -0.050

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  F     DFF_X1          1  0.068   0.084    0.076  
  FE_OCPC848_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.014   0.022    0.098  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    R     BUF_X2          4  0.013   0.032    0.130  
  FE_OCPC851_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.015   0.014    0.144  
  FE_RC_2258_0/ZN                -      A2->ZN  R     NAND2_X4        3  0.008   0.033    0.177  
  g166081/ZN                     -      A->ZN   F     INV_X8         10  0.023   0.016    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    F     BUF_X8         13  0.010   0.029    0.223  
  g185839/ZN                     -      A2->ZN  R     NAND2_X1        2  0.008   0.042    0.265  
  g191354_dup/ZN                 -      A1->ZN  F     NAND2_X4       10  0.034   0.045    0.310  
  g173029/ZN                     -      A2->ZN  R     NAND2_X1        1  0.028   0.026    0.336  
  g173028/ZN                     -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.354  
  cpuregs_reg[1][1]/D            -      D       F     DFF_X1          1  0.009   0.000    0.354  
#----------------------------------------------------------------------------------------------
Path 1363: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[6][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.036    0.346  
  g160866/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.014    0.360  
  g159876/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.379  
  cpuregs_reg[6][12]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1364: VIOLATED (-0.050 ns) Setup Check with Pin instr_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.032
      Required Time:=    0.207
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  FE_OFC198_n_29079/Z     -      A->Z    F     BUF_X1          5  0.018   0.045    0.230  
  g190990/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.257  
  instr_lhu_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1365: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[23][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.386
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  FE_RC_1404_0/ZN         -      A2->ZN  F     NAND2_X1        1  0.023   0.027    0.305  
  FE_RC_1403_0/ZN         -      A1->ZN  R     NAND2_X4        6  0.015   0.035    0.340  
  FE_OCPC923_n_32745/ZN   -      A->ZN   F     INV_X4          6  0.024   0.015    0.355  
  g159241/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.379  
  cpuregs_reg[23][15]/D   -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1366: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[18][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1183_n_5446/ZN   -      A->ZN   R     INV_X4         16  0.017   0.036    0.337  
  g172121/ZN              -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.354  
  g159965/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.374  
  cpuregs_reg[18][0]/D    -      D       R     DFF_X1          1  0.016   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1367: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[10][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g194548/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.017    0.363  
  g159507/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.383  
  cpuregs_reg[10][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1368: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[13][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_OCPC1556_n_31766/ZN  -      A->ZN   F     INV_X1          1  0.013   0.015    0.262  
  g189198/ZN              -      A1->ZN  R     NOR2_X4         2  0.008   0.032    0.293  
  g161194/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.343  
  g188532/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.015    0.358  
  g159961/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[13][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1369: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[15][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  g159120/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[15][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1370: VIOLATED (-0.050 ns) Setup Check with Pin instr_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.032
      Required Time:=    0.207
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   R     INV_X4          5  0.011   0.019    0.159  
  g186582/ZN              -      A1->ZN  F     NAND2_X1        2  0.011   0.026    0.185  
  FE_OFC198_n_29079/Z     -      A->Z    F     BUF_X1          5  0.018   0.045    0.230  
  g164784/ZN              -      A1->ZN  R     OAI22_X1        1  0.014   0.027    0.257  
  instr_lh_reg/D          -      D       R     DFF_X1          1  0.027   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1371: VIOLATED (-0.050 ns) Setup Check with Pin instr_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.098 (P)
            Arrival:=    0.246       -0.009

              Setup:-    0.031
      Required Time:=    0.215
       Launch Clock:=   -0.009
          Data Path:+    0.274
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g165965/ZN              -      A1->ZN  F     NAND2_X4        6  0.009   0.016    0.238  
  g164684/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.265  
  instr_andi_reg/D        -      D       R     DFF_X1          1  0.018   0.000    0.265  
#---------------------------------------------------------------------------------------
Path 1372: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[23][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  FE_RC_392_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[23][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1373: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[7][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  g159391/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[7][14]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1374: VIOLATED (-0.050 ns) Setup Check with Pin instr_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.241       -0.009

              Setup:-    0.033
      Required Time:=    0.208
       Launch Clock:=   -0.009
          Data Path:+    0.267
              Slack:=   -0.050

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.028    0.168  
  g186584/ZN              -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.185  
  g166005/ZN              -      A->ZN   R     INV_X2          2  0.011   0.026    0.212  
  g165964/ZN              -      A1->ZN  F     NAND2_X4        6  0.018   0.018    0.230  
  g192208/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.028    0.258  
  instr_bgeu_reg/D        -      D       R     DFF_X1          1  0.029   0.000    0.258  
#---------------------------------------------------------------------------------------
Path 1375: VIOLATED (-0.050 ns) Setup Check with Pin cpuregs_reg[24][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.050

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.020    0.179  
  g179294/ZN                        -      A2->ZN  F     NOR2_X2         4  0.014   0.016    0.195  
  FE_OCPC1594_n_21452/Z             -      A->Z    F     BUF_X2          1  0.010   0.029    0.224  
  FE_OCPC37370_n_1572/Z             -      A->Z    F     BUF_X8          4  0.007   0.029    0.253  
  FE_RC_1816_0/ZN                   -      A1->ZN  R     NOR2_X2         1  0.008   0.030    0.282  
  FE_RC_1815_0/ZN                   -      A1->ZN  F     NAND2_X4        2  0.022   0.020    0.303  
  FE_RC_2266_0/ZN                   -      A2->ZN  R     NAND2_X4        9  0.011   0.034    0.336  
  g188526/ZN                        -      A2->ZN  F     NAND2_X1        1  0.023   0.016    0.353  
  g159975/ZN                        -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.373  
  cpuregs_reg[24][0]/D              -      D       R     DFF_X1          1  0.018   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1376: VIOLATED (-0.049 ns) Setup Check with Pin instr_srl_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srl_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.029
      Required Time:=    0.210
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164816/ZN              -      A1->ZN  F     NAND2_X4        8  0.008   0.018    0.238  
  g162752/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.260  
  instr_srl_reg/D         -      D       R     DFF_X1          1  0.014   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1377: VIOLATED (-0.049 ns) Setup Check with Pin instr_blt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_blt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.241       -0.009

              Setup:-    0.030
      Required Time:=    0.211
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN    -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN       -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  FE_OCPC1468_n_29073/ZN  -      A->ZN   R     INV_X2          4  0.007   0.034    0.181  
  g186497_dup195049/ZN    -      A1->ZN  F     NAND2_X4        3  0.026   0.023    0.204  
  fopt195050/ZN           -      A->ZN   R     INV_X8         17  0.014   0.024    0.228  
  g186502/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.242  
  g164680/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.260  
  instr_blt_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1378: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[5][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.384
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  g180576/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.377  
  cpuregs_reg[5][14]/D    -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1379: VIOLATED (-0.049 ns) Setup Check with Pin instr_bne_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bne_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.241       -0.009

              Setup:-    0.030
      Required Time:=    0.211
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN    -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN       -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN  -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  FE_OCPC1468_n_29073/ZN  -      A->ZN   R     INV_X2          4  0.007   0.034    0.181  
  g186497_dup195049/ZN    -      A1->ZN  F     NAND2_X4        3  0.026   0.023    0.204  
  fopt195050/ZN           -      A->ZN   R     INV_X8         17  0.014   0.024    0.228  
  g186515/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.242  
  g164780/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.260  
  instr_bne_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1380: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[5][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.386
              Slack:=   -0.049

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN           -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                   -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                       -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN             -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                       -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN            -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912/ZN  -      A->ZN   F     INV_X2          5  0.018   0.019    0.353  
  g194314/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.378  
  cpuregs_reg[5][8]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#------------------------------------------------------------------------------------------------
Path 1381: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[1][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.101 (P)
            Arrival:=    0.328       -0.006

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.006
          Data Path:+    0.353
              Slack:=   -0.049

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN             -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC1607_n_31600/Z  -      A->Z    R     BUF_X4          2  0.015   0.026    0.261  
  g191422/ZN             -      A1->ZN  F     NAND2_X2        2  0.010   0.023    0.284  
  g191424/ZN             -      A->ZN   R     INV_X8         18  0.015   0.029    0.314  
  g173033/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.329  
  g173032/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.347  
  cpuregs_reg[1][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#--------------------------------------------------------------------------------------
Path 1382: VIOLATED (-0.049 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.086
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.215
              Slack:=   -0.049

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g192611/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.021    0.172  
  FE_OFC325_n_35355/Z   -      A->Z    R     BUF_X2          5  0.015   0.038    0.210  
  mem_wdata_reg[13]/SE  -      SE      R     SDFFS_X1        5  0.020   0.000    0.210  
#-------------------------------------------------------------------------------------
Path 1383: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[2][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.049

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.020    0.179  
  g179294/ZN                        -      A2->ZN  F     NOR2_X2         4  0.014   0.016    0.195  
  FE_OCPC1594_n_21452/Z             -      A->Z    F     BUF_X2          1  0.010   0.029    0.224  
  FE_OCPC37370_n_1572/Z             -      A->Z    F     BUF_X8          4  0.007   0.029    0.253  
  FE_RC_1816_0/ZN                   -      A1->ZN  R     NOR2_X2         1  0.008   0.030    0.282  
  FE_RC_1815_0/ZN                   -      A1->ZN  F     NAND2_X4        2  0.022   0.020    0.303  
  FE_RC_2266_0/ZN                   -      A2->ZN  R     NAND2_X4        9  0.011   0.034    0.337  
  g188533/ZN                        -      A2->ZN  F     NAND2_X1        1  0.023   0.017    0.354  
  g159954/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.373  
  cpuregs_reg[2][0]/D               -      D       R     DFF_X1          1  0.016   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1384: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[29][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.022    0.353  
  g158902__5266/ZN        -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[29][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1385: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[11][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.021    0.352  
  g159030/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.378  
  cpuregs_reg[11][14]/D   -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1386: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[10][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.042    0.343  
  g160547/ZN              -      A1->ZN  F     NAND2_X2        1  0.029   0.014    0.357  
  g159503/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.377  
  cpuregs_reg[10][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1387: VIOLATED (-0.049 ns) Setup Check with Pin decoded_imm_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.098 (P)
            Arrival:=    0.245       -0.009

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.009
          Data Path:+    0.273
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.168  
  g186583/ZN              -      A1->ZN  F     NAND2_X4        3  0.019   0.019    0.187  
  FE_OCPC1019_n_29080/ZN  -      A->ZN   R     INV_X1          2  0.010   0.028    0.215  
  FE_RC_1845_0/ZN         -      B1->ZN  F     AOI22_X1        1  0.020   0.024    0.239  
  g187170/ZN              -      A->ZN   R     OAI21_X1        1  0.020   0.025    0.264  
  decoded_imm_reg[0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.264  
#---------------------------------------------------------------------------------------
Path 1388: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[20][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.033
      Required Time:=    0.322
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.049

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.027    0.302  
  g172117_dup_dup195476/ZN          -      A2->ZN  R     NAND2_X4        2  0.017   0.028    0.330  
  g182558/ZN                        -      A->ZN   F     INV_X4          8  0.014   0.016    0.346  
  FE_RC_1828_0/ZN                   -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.371  
  cpuregs_reg[20][0]/D              -      D       R     DFF_X1          1  0.028   0.000    0.371  
#-------------------------------------------------------------------------------------------------
Path 1389: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[24][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.025
      Required Time:=    0.334
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.284  
  g192091/ZN              -      A1->ZN  R     NAND2_X2        3  0.011   0.035    0.318  
  g192090_dup/ZN          -      A1->ZN  F     NAND2_X4        4  0.027   0.029    0.347  
  g160810/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.365  
  g159849/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.383  
  cpuregs_reg[24][15]/D   -      D       F     DFF_X1          1  0.012   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1390: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[3][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.024
      Required Time:=    0.333
       Launch Clock:=   -0.007
          Data Path:+    0.389
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC337_n_1006/ZN     -      A->ZN   F     INV_X2          8  0.027   0.026    0.344  
  g160022/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.021    0.365  
  g182324/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.382  
  cpuregs_reg[3][12]/D    -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1391: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[10][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.038    0.339  
  g177931/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.018    0.357  
  g159951/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.377  
  cpuregs_reg[10][0]/D    -      D       R     DFF_X1          1  0.016   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1392: VIOLATED (-0.049 ns) Setup Check with Pin cpuregs_reg[31][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.049

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.022    0.353  
  g159454/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.378  
  cpuregs_reg[31][14]/D   -      D       R     DFF_X1          1  0.016   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1393: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[10][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g172716/ZN              -      A1->ZN  F     NAND2_X4        1  0.029   0.012    0.358  
  g159505/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[10][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1394: VIOLATED (-0.048 ns) Setup Check with Pin instr_beq_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_beq_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.032
      Required Time:=    0.208
       Launch Clock:=   -0.009
          Data Path:+    0.265
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.028    0.168  
  g186584/ZN              -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.185  
  g166005/ZN              -      A->ZN   R     INV_X2          2  0.011   0.026    0.212  
  g165964/ZN              -      A1->ZN  F     NAND2_X4        6  0.018   0.018    0.230  
  g192209/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.026    0.256  
  instr_beq_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1395: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[6][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.034    0.344  
  g188531/ZN              -      A1->ZN  F     NAND2_X2        1  0.021   0.013    0.357  
  g159978/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[6][0]/D     -      D       R     DFF_X1          1  0.016   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1396: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[29][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.329       -0.005

              Setup:-    0.025
      Required Time:=    0.304
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.048

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2343_0/ZN       -      A1->ZN  R     NOR2_X4         3  0.024   0.042    0.264  
  g161094/ZN            -      A->ZN   F     INV_X8         11  0.027   0.025    0.289  
  FE_OCPC1148_n_5504/Z  -      A->Z    F     BUF_X16        25  0.014   0.031    0.320  
  g160399/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.335  
  g185851/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.352  
  cpuregs_reg[29][1]/D  -      D       F     DFF_X1          1  0.010   0.000    0.352  
#-------------------------------------------------------------------------------------
Path 1397: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[22][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.048

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.020    0.179  
  g179294/ZN                        -      A2->ZN  F     NOR2_X2         4  0.014   0.016    0.195  
  FE_OCPC1594_n_21452/Z             -      A->Z    F     BUF_X2          1  0.010   0.029    0.224  
  FE_OCPC37370_n_1572/Z             -      A->Z    F     BUF_X8          4  0.007   0.029    0.253  
  FE_RC_1816_0/ZN                   -      A1->ZN  R     NOR2_X2         1  0.008   0.030    0.282  
  FE_RC_1815_0/ZN                   -      A1->ZN  F     NAND2_X4        2  0.022   0.020    0.303  
  FE_RC_2266_0/ZN                   -      A2->ZN  R     NAND2_X4        9  0.011   0.034    0.337  
  g182557/ZN                        -      A2->ZN  F     NAND2_X1        1  0.023   0.016    0.353  
  g159971/ZN                        -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.373  
  cpuregs_reg[22][0]/D              -      D       R     DFF_X1          1  0.016   0.000    0.373  
#-------------------------------------------------------------------------------------------------
Path 1398: VIOLATED (-0.048 ns) Setup Check with Pin instr_bge_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bge_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.241       -0.009

              Setup:-    0.032
      Required Time:=    0.208
       Launch Clock:=   -0.009
          Data Path:+    0.265
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.028    0.168  
  g186584/ZN              -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.185  
  g166005/ZN              -      A->ZN   R     INV_X2          2  0.011   0.026    0.212  
  g165964/ZN              -      A1->ZN  F     NAND2_X4        6  0.018   0.018    0.230  
  g192206/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.026    0.256  
  instr_bge_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1399: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[17][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.029
      Required Time:=    0.326
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.048

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                     -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q                      -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN               -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN                       -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                           -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN                 -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN                           -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN                -      A->ZN   R     INV_X8         12  0.018   0.029    0.334  
  FE_OCPC1197_FE_OFN30_n_37912_dup/ZN  -      A->ZN   F     INV_X4          7  0.018   0.018    0.352  
  g178413/ZN                           -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.374  
  cpuregs_reg[17][8]/D                 -      D       R     DFF_X1          1  0.013   0.000    0.374  
#----------------------------------------------------------------------------------------------------
Path 1400: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[10][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.219 (P)    0.102 (P)
            Arrival:=    0.362       -0.005

              Setup:-    0.030
      Required Time:=    0.332
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g160548/ZN              -      A1->ZN  F     NAND2_X2        1  0.029   0.014    0.360  
  g159504/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.380  
  cpuregs_reg[10][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1401: VIOLATED (-0.048 ns) Setup Check with Pin instr_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.242       -0.009

              Setup:-    0.032
      Required Time:=    0.209
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_RC_2341_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.009   0.013    0.207  
  g165746/ZN              -      A->ZN   R     INV_X4          2  0.007   0.013    0.220  
  g164988/ZN              -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.233  
  g195156/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.257  
  instr_sub_reg/D         -      D       R     DFF_X1          1  0.028   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1402: VIOLATED (-0.048 ns) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.037
      Required Time:=    0.205
       Launch Clock:=   -0.004
          Data Path:+    0.257
              Slack:=   -0.048

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g173153/ZN             -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.210  
  g173152/ZN             -      A->ZN   R     OAI21_X1        3  0.011   0.043    0.253  
  mem_rdata_q_reg[14]/D  -      D       R     DFF_X2          3  0.058   0.000    0.253  
#--------------------------------------------------------------------------------------
Path 1403: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[18][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.025
      Required Time:=    0.335
       Launch Clock:=   -0.007
          Data Path:+    0.390
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.284  
  FE_RC_1404_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.029    0.313  
  FE_RC_1403_0/ZN         -      A1->ZN  F     NAND2_X4        6  0.020   0.031    0.343  
  g160676/ZN              -      A2->ZN  R     NAND2_X1        1  0.018   0.022    0.365  
  g159729/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.382  
  cpuregs_reg[18][15]/D   -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1404: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[18][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1182_n_5446/ZN   -      A->ZN   R     INV_X16        48  0.017   0.039    0.340  
  g195056/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.017    0.357  
  g159724/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.377  
  cpuregs_reg[18][10]/D   -      D       R     DFF_X1          1  0.017   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1405: VIOLATED (-0.048 ns) Setup Check with Pin cpuregs_reg[22][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.380
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.338  
  g195076/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.354  
  g159783/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.373  
  cpuregs_reg[22][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1406: VIOLATED (-0.048 ns) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.037
      Required Time:=    0.204
       Launch Clock:=   -0.004
          Data Path:+    0.256
              Slack:=   -0.048

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g33/ZN                 -      A1->ZN  F     NAND2_X1        1  0.027   0.017    0.209  
  g173143/ZN             -      A->ZN   R     OAI21_X1        3  0.011   0.043    0.252  
  mem_rdata_q_reg[13]/D  -      D       R     DFF_X1          3  0.060   0.000    0.252  
#--------------------------------------------------------------------------------------
Path 1407: VIOLATED (-0.048 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.073
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.218
              Slack:=   -0.048

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z    -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN   -      A->ZN   F     INV_X8         13  0.027   0.022    0.214  
  mem_rdata_q_reg[10]/SE  -      SE      F     SDFF_X1        13  0.013   0.000    0.214  
#---------------------------------------------------------------------------------------
Path 1408: VIOLATED (-0.047 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.073
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.218
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN     -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z    -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN   -      A->ZN   F     INV_X8         13  0.027   0.022    0.214  
  mem_rdata_q_reg[11]/SE  -      SE      F     SDFF_X1        13  0.013   0.000    0.214  
#---------------------------------------------------------------------------------------
Path 1409: VIOLATED (-0.047 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.073
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.218
              Slack:=   -0.047

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.022    0.214  
  mem_rdata_q_reg[8]/SE  -      SE      F     SDFF_X1        13  0.013   0.000    0.214  
#--------------------------------------------------------------------------------------
Path 1410: VIOLATED (-0.047 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.073
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.218
              Slack:=   -0.047

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.021    0.214  
  mem_rdata_q_reg[9]/SE  -      SE      F     SDFF_X1        13  0.013   0.000    0.214  
#--------------------------------------------------------------------------------------
Path 1411: VIOLATED (-0.047 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.073
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.218
              Slack:=   -0.047

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.022    0.214  
  mem_rdata_q_reg[7]/SE  -      SE      F     SDFF_X1        13  0.013   0.000    0.214  
#--------------------------------------------------------------------------------------
Path 1412: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[8][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.006
          Data Path:+    0.389
              Slack:=   -0.047

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.043    0.349  
  g160929/ZN           -      A1->ZN  F     NAND2_X2        1  0.030   0.014    0.363  
  g159626/ZN           -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.383  
  cpuregs_reg[8][3]/D  -      D       R     DFF_X1          1  0.018   0.000    0.383  
#------------------------------------------------------------------------------------
Path 1413: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[6][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.102 (P)
            Arrival:=    0.365       -0.005

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g194540/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  g159871/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.382  
  cpuregs_reg[6][7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1414: VIOLATED (-0.047 ns) Setup Check with Pin count_cycle_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.030
      Required Time:=    0.215
       Launch Clock:=   -0.005
          Data Path:+    0.266
              Slack:=   -0.047

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      59  0.065       -   -0.005  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.065   0.105    0.100  
  FE_OCPC1041_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.011   0.038    0.138  
  inc_add_1428_40_g187000/ZN   -      A1->ZN  R     AND2_X1         2  0.020   0.049    0.187  
  inc_add_1428_40_g184215/ZN   -      A2->ZN  F     NAND2_X2        3  0.020   0.021    0.207  
  g190630/ZN                   -      A->ZN   R     INV_X2          3  0.010   0.019    0.226  
  g190629/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.239  
  g191430/ZN                   -      B1->ZN  R     AOI21_X1        1  0.007   0.023    0.262  
  count_cycle_reg[6]/D         -      D       R     DFF_X1          1  0.020   0.000    0.262  
#--------------------------------------------------------------------------------------------
Path 1415: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[23][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.383
              Slack:=   -0.047

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.013    0.243  
  g161205/ZN               -      A1->ZN  F     AND2_X4         3  0.007   0.029    0.273  
  g191297/ZN               -      A->ZN   R     INV_X4          9  0.007   0.034    0.307  
  FE_OCPC1134_n_33944/Z    -      A->Z    R     BUF_X16        26  0.025   0.035    0.342  
  g160262/ZN               -      A1->ZN  F     NAND2_X1        1  0.015   0.015    0.357  
  g186066/ZN               -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.376  
  cpuregs_reg[23][7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.376  
#----------------------------------------------------------------------------------------
Path 1416: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[14][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.099 (P)
            Arrival:=    0.358       -0.008

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.008
          Data Path:+    0.382
              Slack:=   -0.047

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  R     DFF_X1          1  0.068   0.085    0.077  
  FE_OCPC848_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.014   0.013    0.090  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    F     BUF_X2          4  0.007   0.030    0.120  
  FE_OCPC851_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.009   0.021    0.141  
  FE_RC_2258_0/ZN                -      A2->ZN  F     NAND2_X4        3  0.014   0.029    0.169  
  g166081/ZN                     -      A->ZN   R     INV_X8         10  0.016   0.024    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    R     BUF_X8         13  0.014   0.030    0.224  
  g172700/ZN                     -      A2->ZN  F     NAND2_X1        1  0.013   0.024    0.247  
  g172698/ZN                     -      A1->ZN  R     NAND2_X4        1  0.014   0.020    0.268  
  FE_OCPC1208_n_14461/ZN         -      A->ZN   F     INV_X8          3  0.012   0.016    0.284  
  FE_OCPC1219_n_14461/ZN         -      A->ZN   R     INV_X8          8  0.010   0.022    0.306  
  FE_OCPC1624_n_14461/ZN         -      A->ZN   F     INV_X4          3  0.014   0.014    0.320  
  FE_OCPC1625_n_14461/ZN         -      A->ZN   R     INV_X4          6  0.007   0.022    0.342  
  g172710/ZN                     -      A2->ZN  F     NAND2_X2        1  0.015   0.013    0.355  
  g159081/ZN                     -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.375  
  cpuregs_reg[14][5]/D           -      D       R     DFF_X1          1  0.017   0.000    0.375  
#----------------------------------------------------------------------------------------------
Path 1417: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[10][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g160546/ZN              -      A1->ZN  F     NAND2_X2        1  0.029   0.014    0.360  
  g159502/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.380  
  cpuregs_reg[10][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1418: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[4][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.102 (P)
            Arrival:=    0.365       -0.005

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.033    0.350  
  g194020/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.364  
  g159798/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.018    0.382  
  cpuregs_reg[4][7]/D     -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1419: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[29][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.102 (P)
            Arrival:=    0.352       -0.005

              Setup:-    0.030
      Required Time:=    0.322
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.047

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.031    0.333  
  g177933/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.349  
  g159956/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.369  
  cpuregs_reg[29][0]/D              -      D       R     DFF_X1          1  0.016   0.000    0.369  
#-------------------------------------------------------------------------------------------------
Path 1420: VIOLATED (-0.047 ns) Setup Check with Pin instr_sh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) instr_sh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.026
      Required Time:=    0.213
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_OCPC963_n_29073/Z    -      A->Z    R     BUF_X2         10  0.009   0.044    0.237  
  g164792/ZN              -      B1->ZN  F     OAI22_X1        1  0.026   0.023    0.260  
  instr_sh_reg/D          -      D       F     DFF_X1          1  0.013   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1421: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[25][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.209 (P)    0.102 (P)
            Arrival:=    0.352       -0.005

              Setup:-    0.030
      Required Time:=    0.322
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.047

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.032    0.334  
  g177937/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.350  
  g159977/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[25][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.369  
#-------------------------------------------------------------------------------------------------
Path 1422: VIOLATED (-0.047 ns) Setup Check with Pin count_cycle_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.267
              Slack:=   -0.047

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      59  0.065       -   -0.005  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.065   0.105    0.100  
  FE_OCPC1041_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.011   0.038    0.138  
  inc_add_1428_40_g187000/ZN   -      A1->ZN  R     AND2_X1         2  0.020   0.049    0.187  
  inc_add_1428_40_g184215/ZN   -      A2->ZN  F     NAND2_X2        3  0.020   0.021    0.207  
  g190630/ZN                   -      A->ZN   R     INV_X2          3  0.010   0.019    0.226  
  g184221/ZN                   -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.240  
  FE_RC_1574_0/ZN              -      B1->ZN  R     AOI21_X1        1  0.007   0.023    0.262  
  count_cycle_reg[5]/D         -      D       R     DFF_X1          1  0.020   0.000    0.262  
#--------------------------------------------------------------------------------------------
Path 1423: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[10][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161197/ZN              -      A1->ZN  F     NAND2_X4        2  0.011   0.029    0.301  
  g161103_dup/ZN          -      A->ZN   R     INV_X16        60  0.022   0.045    0.346  
  g185528/ZN              -      A1->ZN  F     NAND2_X2        1  0.029   0.014    0.360  
  g159506/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.380  
  cpuregs_reg[10][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1424: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[14][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.383
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  g165475_dup/ZN          -      B1->ZN  F     AOI21_X4        2  0.012   0.017    0.303  
  FE_OFC337_n_1006/ZN     -      A->ZN   R     INV_X2          8  0.010   0.037    0.340  
  g160616/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.017    0.356  
  g159088/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.376  
  cpuregs_reg[14][12]/D   -      D       R     DFF_X1          1  0.016   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1425: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[15][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.047

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g177940/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.351  
  g159962/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[15][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.371  
#-------------------------------------------------------------------------------------------------
Path 1426: VIOLATED (-0.047 ns) Setup Check with Pin cpuregs_reg[6][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.047

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g160842/ZN              -      A2->ZN  F     NAND2_X1        1  0.022   0.016    0.364  
  g159866/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.382  
  cpuregs_reg[6][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1427: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[19][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.046

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.032    0.334  
  g177939/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.351  
  g159967/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.370  
  cpuregs_reg[19][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-------------------------------------------------------------------------------------------------
Path 1428: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[23][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.030
      Required Time:=    0.298
       Launch Clock:=   -0.005
          Data Path:+    0.350
              Slack:=   -0.046

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g82142__169113/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g81377__183583/ZN              -      A->ZN   R     OAI21_X4        3  0.007   0.024    0.197  
  FE_OCPC37187_n_26069/Z         -      A->Z    R     BUF_X1          1  0.025   0.034    0.231  
  g165664/ZN                     -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.248  
  g165476/ZN                     -      A2->ZN  R     NAND2_X4        2  0.009   0.024    0.272  
  FE_OCPC1431_n_1931/ZN          -      A->ZN   F     INV_X4         10  0.014   0.019    0.291  
  FE_OCPC1440_n_1931/Z           -      A->Z    F     BUF_X8         13  0.010   0.029    0.320  
  g159230/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.344  
  cpuregs_reg[23][4]/D           -      D       R     DFF_X1          1  0.017   0.000    0.344  
#----------------------------------------------------------------------------------------------
Path 1429: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[14][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.046

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.044    0.339  
  g189691/ZN              -      A2->ZN  F     NAND2_X1        1  0.032   0.018    0.356  
  g159086/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.375  
  cpuregs_reg[14][10]/D   -      D       R     DFF_X1          1  0.016   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1430: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[23][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.046

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g177938/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.016    0.351  
  g159955/ZN                        -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.370  
  cpuregs_reg[23][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-------------------------------------------------------------------------------------------------
Path 1431: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[28][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.099 (P)
            Arrival:=    0.359       -0.008

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.008
          Data Path:+    0.383
              Slack:=   -0.046

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  R     DFF_X1          1  0.068   0.085    0.077  
  FE_OCPC848_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.014   0.013    0.090  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    F     BUF_X2          4  0.007   0.030    0.120  
  FE_OCPC851_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.009   0.021    0.141  
  FE_RC_2258_0/ZN                -      A2->ZN  F     NAND2_X4        3  0.014   0.029    0.169  
  g166081/ZN                     -      A->ZN   R     INV_X8         10  0.016   0.024    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    R     BUF_X8         13  0.014   0.030    0.224  
  g172700/ZN                     -      A2->ZN  F     NAND2_X1        1  0.013   0.024    0.247  
  g172698/ZN                     -      A1->ZN  R     NAND2_X4        1  0.014   0.020    0.268  
  FE_OCPC1208_n_14461/ZN         -      A->ZN   F     INV_X8          3  0.012   0.016    0.284  
  FE_OCPC1219_n_14461/ZN         -      A->ZN   R     INV_X8          8  0.010   0.022    0.306  
  FE_OCPC1624_n_14461/ZN         -      A->ZN   F     INV_X4          3  0.014   0.014    0.320  
  FE_OCPC1625_n_14461/ZN         -      A->ZN   R     INV_X4          6  0.007   0.021    0.341  
  g193963/ZN                     -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.356  
  g193962/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.375  
  cpuregs_reg[28][5]/D           -      D       R     DFF_X1          1  0.018   0.000    0.375  
#----------------------------------------------------------------------------------------------
Path 1432: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[20][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.004
          Data Path:+    0.385
              Slack:=   -0.046

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC907_n_36795/ZN   -      A->ZN   F     INV_X4         10  0.020   0.020    0.345  
  g194022/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.363  
  g182710/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.381  
  cpuregs_reg[20][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1433: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[4][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.033
      Required Time:=    0.326
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.046

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.027    0.302  
  g172117_dup_dup195476/ZN          -      A2->ZN  R     NAND2_X4        2  0.017   0.028    0.330  
  g182558/ZN                        -      A->ZN   F     INV_X4          8  0.014   0.017    0.346  
  g194984/ZN                        -      A1->ZN  R     OAI22_X1        1  0.009   0.025    0.372  
  cpuregs_reg[4][0]/D               -      D       R     DFF_X1          1  0.028   0.000    0.372  
#-------------------------------------------------------------------------------------------------
Path 1434: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[27][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.046

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g194709/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.352  
  g194708/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.371  
  cpuregs_reg[27][0]/D              -      D       R     DFF_X1          1  0.017   0.000    0.371  
#-------------------------------------------------------------------------------------------------
Path 1435: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[4][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.046

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.034    0.350  
  g160758/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.364  
  g159788/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.382  
  cpuregs_reg[4][4]/D     -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1436: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[8][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.221 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.030
      Required Time:=    0.334
       Launch Clock:=   -0.006
          Data Path:+    0.386
              Slack:=   -0.046

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN           -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0_dup/ZN  -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180080/ZN           -      A1->ZN  F     NAND2_X4        3  0.015   0.031    0.306  
  g177538/ZN           -      A->ZN   R     INV_X16        54  0.022   0.042    0.349  
  g160932/ZN           -      A1->ZN  F     NAND2_X4        1  0.030   0.012    0.361  
  g159628/ZN           -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.380  
  cpuregs_reg[8][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.380  
#------------------------------------------------------------------------------------
Path 1437: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[4][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.046

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.034    0.350  
  g185529/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.363  
  g159796/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.382  
  cpuregs_reg[4][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1438: VIOLATED (-0.046 ns) Setup Check with Pin latched_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.102 (P)
            Arrival:=    0.241       -0.005

              Setup:-    0.032
      Required Time:=    0.209
       Launch Clock:=   -0.005
          Data Path:+    0.260
              Slack:=   -0.046

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN                -      CK->QN  R     DFF_X1          1  0.070   0.085    0.080  
  FE_OCPC1471_cpu_state_6/ZN         -      A->ZN   F     INV_X2          3  0.013   0.018    0.098  
  g192473/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.117  
  FE_OCPC1327_n_35173/ZN             -      A->ZN   F     INV_X4          3  0.013   0.011    0.128  
  FE_OCPC1485_FE_OFN36796_n_35173/Z  -      A->Z    F     CLKBUF_X3       4  0.006   0.046    0.174  
  FE_OCPC1507_n_35173/ZN             -      A->ZN   R     INV_X2          7  0.018   0.030    0.205  
  g180222/ZN                         -      A2->ZN  F     NAND2_X1        3  0.018   0.024    0.229  
  g180221/ZN                         -      A1->ZN  R     OAI22_X1        1  0.013   0.026    0.255  
  latched_rd_reg[1]/D                -      D       R     DFF_X1          1  0.027   0.000    0.255  
#--------------------------------------------------------------------------------------------------
Path 1439: VIOLATED (-0.046 ns) Setup Check with Pin cpuregs_reg[21][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.046

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.027    0.302  
  g172117_dup_dup195476/ZN          -      A2->ZN  R     NAND2_X4        2  0.017   0.028    0.330  
  g182558/ZN                        -      A->ZN   F     INV_X4          8  0.014   0.016    0.346  
  g159949/ZN                        -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.370  
  cpuregs_reg[21][0]/D              -      D       R     DFF_X1          1  0.016   0.000    0.370  
#-------------------------------------------------------------------------------------------------
Path 1440: VIOLATED (-0.045 ns) Setup Check with Pin latched_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.102 (P)
            Arrival:=    0.241       -0.005

              Setup:-    0.033
      Required Time:=    0.209
       Launch Clock:=   -0.005
          Data Path:+    0.259
              Slack:=   -0.045

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN                -      CK->QN  R     DFF_X1          1  0.070   0.085    0.080  
  FE_OCPC1471_cpu_state_6/ZN         -      A->ZN   F     INV_X2          3  0.013   0.018    0.098  
  g192473/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.117  
  FE_OCPC1327_n_35173/ZN             -      A->ZN   F     INV_X4          3  0.013   0.011    0.128  
  FE_OCPC1485_FE_OFN36796_n_35173/Z  -      A->Z    F     CLKBUF_X3       4  0.006   0.046    0.174  
  FE_OCPC1507_n_35173/ZN             -      A->ZN   R     INV_X2          7  0.018   0.030    0.205  
  g165068_dup/ZN                     -      A1->ZN  F     NAND2_X1        2  0.018   0.021    0.225  
  g187833/ZN                         -      A1->ZN  R     OAI22_X1        1  0.011   0.029    0.254  
  latched_rd_reg[0]/D                -      D       R     DFF_X1          1  0.030   0.000    0.254  
#--------------------------------------------------------------------------------------------------
Path 1441: VIOLATED (-0.045 ns) Setup Check with Pin instr_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) instr_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.096 (P)    0.098 (P)
            Arrival:=    0.239       -0.009

              Setup:-    0.025
      Required Time:=    0.214
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_OCPC963_n_29073/Z    -      A->Z    R     BUF_X2         10  0.009   0.044    0.238  
  g164759/ZN              -      B1->ZN  F     OAI22_X1        1  0.026   0.022    0.260  
  instr_sw_reg/D          -      D       F     DFF_X1          1  0.011   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1442: VIOLATED (-0.045 ns) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.033
      Required Time:=    0.207
       Launch Clock:=   -0.004
          Data Path:+    0.257
              Slack:=   -0.045

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190051/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.041    0.253  
  mem_rdata_q_reg[0]/D   -      D       R     DFF_X1          3  0.031   0.000    0.253  
#--------------------------------------------------------------------------------------
Path 1443: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[21][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.103 (P)
            Arrival:=    0.359       -0.004

              Setup:-    0.026
      Required Time:=    0.333
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC910_n_36795/ZN   -      A->ZN   R     INV_X4          9  0.009   0.022    0.362  
  g186054/ZN              -      B2->ZN  F     OAI21_X1        1  0.014   0.017    0.379  
  cpuregs_reg[21][7]/D    -      D       F     DFF_X1          1  0.012   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1444: VIOLATED (-0.045 ns) Setup Check with Pin latched_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.032
      Required Time:=    0.211
       Launch Clock:=   -0.005
          Data Path:+    0.261
              Slack:=   -0.045

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN                -      CK->QN  R     DFF_X1          1  0.070   0.085    0.080  
  FE_OCPC1471_cpu_state_6/ZN         -      A->ZN   F     INV_X2          3  0.013   0.018    0.098  
  g192473/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.117  
  FE_OCPC1327_n_35173/ZN             -      A->ZN   F     INV_X4          3  0.013   0.011    0.128  
  FE_OCPC1485_FE_OFN36796_n_35173/Z  -      A->Z    F     CLKBUF_X3       4  0.006   0.046    0.174  
  FE_OCPC1507_n_35173/ZN             -      A->ZN   R     INV_X2          7  0.018   0.030    0.205  
  g180222/ZN                         -      A2->ZN  F     NAND2_X1        3  0.018   0.024    0.229  
  g180223/ZN                         -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.256  
  latched_rd_reg[3]/D                -      D       R     DFF_X1          1  0.028   0.000    0.256  
#--------------------------------------------------------------------------------------------------
Path 1445: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[28][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=   -0.007
          Data Path:+    0.388
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.284  
  g192091/ZN              -      A1->ZN  R     NAND2_X2        3  0.011   0.035    0.318  
  g192090/ZN              -      A1->ZN  F     NAND2_X4        8  0.027   0.030    0.348  
  g193969/ZN              -      A2->ZN  R     NAND2_X1        1  0.017   0.021    0.369  
  FE_RC_611_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.381  
  cpuregs_reg[28][15]/D   -      D       F     DFF_X1          1  0.006   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1446: VIOLATED (-0.045 ns) Setup Check with Pin instr_slli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.009
          Data Path:+    0.266
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  FE_RC_701_0/ZN          -      A3->ZN  F     NAND3_X1        1  0.009   0.021    0.242  
  g176681/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.257  
  instr_slli_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1447: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[29][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN              -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175/ZN              -      A1->ZN  R     NAND2_X4        5  0.014   0.032    0.340  
  fopt189701/ZN           -      A->ZN   F     INV_X4          4  0.022   0.010    0.351  
  g158908__1840/ZN        -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.374  
  cpuregs_reg[29][10]/D   -      D       R     DFF_X1          1  0.016   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1448: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[1][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.029
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  g173850/ZN              -      A2->ZN  F     NAND2_X1        1  0.014   0.020    0.244  
  add_1312_30_g7009/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.036    0.281  
  g165482/ZN              -      B1->ZN  F     AOI21_X4        1  0.026   0.018    0.299  
  FE_OCPC1614_n_1002/ZN   -      A->ZN   R     INV_X4          6  0.011   0.032    0.331  
  FE_OCPC1615_n_1002/ZN   -      A->ZN   F     INV_X4         14  0.023   0.020    0.351  
  g194114/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.022    0.374  
  cpuregs_reg[1][14]/D    -      D       R     DFF_X1          1  0.014   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1449: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[22][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161207/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161135/ZN              -      A->ZN   R     INV_X16        64  0.014   0.036    0.333  
  g160745/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.017    0.350  
  g159777/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.370  
  cpuregs_reg[22][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1450: VIOLATED (-0.045 ns) Setup Check with Pin latched_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.032
      Required Time:=    0.210
       Launch Clock:=   -0.005
          Data Path:+    0.260
              Slack:=   -0.045

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN                -      CK->QN  R     DFF_X1          1  0.070   0.085    0.080  
  FE_OCPC1471_cpu_state_6/ZN         -      A->ZN   F     INV_X2          3  0.013   0.018    0.098  
  g192473/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.117  
  FE_OCPC1327_n_35173/ZN             -      A->ZN   F     INV_X4          3  0.013   0.011    0.128  
  FE_OCPC1485_FE_OFN36796_n_35173/Z  -      A->Z    F     CLKBUF_X3       4  0.006   0.046    0.174  
  FE_OCPC1507_n_35173/ZN             -      A->ZN   R     INV_X2          7  0.018   0.030    0.205  
  g180222/ZN                         -      A2->ZN  F     NAND2_X1        3  0.018   0.024    0.229  
  g180224/ZN                         -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.255  
  latched_rd_reg[2]/D                -      D       R     DFF_X1          1  0.028   0.000    0.255  
#--------------------------------------------------------------------------------------------------
Path 1451: VIOLATED (-0.045 ns) Setup Check with Pin count_cycle_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.030
      Required Time:=    0.216
       Launch Clock:=   -0.005
          Data Path:+    0.265
              Slack:=   -0.045

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      59  0.065       -   -0.005  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.065   0.105    0.100  
  FE_OCPC1041_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.011   0.038    0.138  
  inc_add_1428_40_g187000/ZN   -      A1->ZN  R     AND2_X1         2  0.020   0.049    0.187  
  FE_RC_1847_0/ZN              -      A2->ZN  F     NAND3_X2        2  0.020   0.023    0.210  
  FE_RC_1589_0/ZN              -      A->ZN   R     INV_X1          1  0.011   0.014    0.224  
  FE_RC_1587_0/ZN              -      A2->ZN  F     NAND2_X1        1  0.008   0.016    0.239  
  FE_RC_1585_0/ZN              -      B1->ZN  R     AOI21_X2        1  0.009   0.021    0.261  
  count_cycle_reg[7]/D         -      D       R     DFF_X1          1  0.018   0.000    0.261  
#--------------------------------------------------------------------------------------------
Path 1452: VIOLATED (-0.045 ns) Setup Check with Pin cpuregs_reg[31][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.381
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN         -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN              -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175/ZN              -      A1->ZN  R     NAND2_X4        5  0.014   0.032    0.340  
  fopt189701/ZN           -      A->ZN   F     INV_X4          4  0.022   0.010    0.351  
  g159450/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.374  
  cpuregs_reg[31][10]/D   -      D       R     DFF_X1          1  0.016   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1453: VIOLATED (-0.045 ns) Setup Check with Pin instr_sb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) instr_sb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.025
      Required Time:=    0.215
       Launch Clock:=   -0.009
          Data Path:+    0.269
              Slack:=   -0.045

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1464_n_29073/Z   -      A->Z    R     BUF_X4          3  0.019   0.026    0.194  
  FE_OCPC963_n_29073/Z    -      A->Z    R     BUF_X2         10  0.009   0.044    0.237  
  g164791/ZN              -      B1->ZN  F     OAI22_X1        1  0.026   0.022    0.260  
  instr_sb_reg/D          -      D       F     DFF_X1          1  0.011   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1454: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[30][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.049    0.342  
  g172706/ZN              -      A1->ZN  F     NAND2_X2        1  0.036   0.015    0.357  
  g159569/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.377  
  cpuregs_reg[30][5]/D    -      D       R     DFF_X1          1  0.018   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1455: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[16][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN  -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN  -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624/ZN  -      A->ZN   R     INV_X8         14  0.010   0.031    0.344  
  FE_RC_607_0/ZN          -      A1->ZN  R     OR2_X2          1  0.021   0.025    0.369  
  FE_RC_606_0/ZN          -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.380  
  cpuregs_reg[16][10]/D   -      D       F     DFF_X1          1  0.006   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1456: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[26][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.031
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161204/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161121/ZN              -      A->ZN   R     INV_X16        64  0.014   0.040    0.333  
  g160828/ZN              -      A1->ZN  F     NAND2_X2        1  0.044   0.015    0.348  
  g159318/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.369  
  cpuregs_reg[26][3]/D    -      D       R     DFF_X1          1  0.019   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1457: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[11][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.044

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g177930/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.352  
  g159985/ZN                        -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.372  
  cpuregs_reg[11][0]/D              -      D       R     DFF_X1          1  0.018   0.000    0.372  
#-------------------------------------------------------------------------------------------------
Path 1458: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[6][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.102 (P)
            Arrival:=    0.365       -0.005

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161181/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.035    0.310  
  g161076_dup/ZN          -      A->ZN   R     INV_X16        37  0.025   0.037    0.347  
  g185531/ZN              -      A1->ZN  F     NAND2_X2        1  0.022   0.013    0.360  
  g159870/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.379  
  cpuregs_reg[6][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1459: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[16][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.028
      Required Time:=    0.331
       Launch Clock:=   -0.007
          Data Path:+    0.382
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   R     XNOR2_X2        2  0.011   0.032    0.277  
  g192091/ZN              -      A1->ZN  F     NAND2_X2        3  0.023   0.034    0.311  
  g192090/ZN              -      A1->ZN  R     NAND2_X4        8  0.020   0.033    0.344  
  g181911/ZN              -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.360  
  FE_RC_1392_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.375  
  cpuregs_reg[16][15]/D   -      D       R     DFF_X1          1  0.008   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1460: VIOLATED (-0.044 ns) Setup Check with Pin reg_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.010
          Data Path:+    0.272
              Slack:=   -0.044

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q    -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN             -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z     -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  g171457/ZN             -      A1->ZN  F     NAND2_X4        3  0.015   0.018    0.193  
  FE_OCPC1130_n_12966/Z  -      A->Z    F     BUF_X1          1  0.010   0.028    0.221  
  g188236/ZN             -      A2->ZN  R     NAND2_X1        1  0.006   0.015    0.236  
  g182944/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.250  
  g180623/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.262  
  reg_pc_reg[2]/D        -      D       R     DFF_X1          1  0.009   0.000    0.262  
#--------------------------------------------------------------------------------------
Path 1461: VIOLATED (-0.044 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.080
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.215
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g192611/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.021    0.172  
  FE_OFC325_n_35355/Z   -      A->Z    R     BUF_X2          5  0.015   0.038    0.210  
  mem_wdata_reg[28]/SE  -      SE      R     SDFFR_X2        5  0.020   0.000    0.210  
#-------------------------------------------------------------------------------------
Path 1462: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[25][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.026
      Required Time:=    0.337
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.037    0.339  
  g160307/ZN            -      A1->ZN  R     NAND2_X1        1  0.032   0.024    0.363  
  g159275/ZN            -      A->ZN   F     OAI21_X1        1  0.013   0.018    0.381  
  cpuregs_reg[25][5]/D  -      D       F     DFF_X1          1  0.013   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 1463: VIOLATED (-0.044 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.080
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.214
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g192611/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.021    0.172  
  FE_OFC325_n_35355/Z   -      A->Z    R     BUF_X2          5  0.015   0.038    0.210  
  mem_wdata_reg[31]/SE  -      SE      R     SDFFR_X2        5  0.020   0.000    0.210  
#-------------------------------------------------------------------------------------
Path 1464: VIOLATED (-0.044 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.080
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.215
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g192611/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.021    0.172  
  FE_OFC325_n_35355/Z   -      A->Z    R     BUF_X2          5  0.015   0.038    0.210  
  mem_wdata_reg[27]/SE  -      SE      R     SDFFR_X2        5  0.020   0.000    0.210  
#-------------------------------------------------------------------------------------
Path 1465: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[7][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.044

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.026    0.302  
  FE_RC_2286_0/ZN                   -      A1->ZN  R     NAND2_X4       11  0.017   0.033    0.335  
  g193300/ZN                        -      A2->ZN  F     NAND2_X1        1  0.021   0.017    0.352  
  g193299/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.372  
  cpuregs_reg[7][0]/D               -      D       R     DFF_X1          1  0.016   0.000    0.372  
#-------------------------------------------------------------------------------------------------
Path 1466: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[30][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.031
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.044

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.049    0.342  
  g194544/ZN              -      A2->ZN  F     NAND2_X2        1  0.036   0.016    0.357  
  g159571/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.377  
  cpuregs_reg[30][7]/D    -      D       R     DFF_X1          1  0.019   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1467: VIOLATED (-0.044 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.080
      Required Time:=    0.166
       Launch Clock:=   -0.005
          Data Path:+    0.215
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g192611/ZN            -      A1->ZN  R     NAND2_X4        4  0.009   0.021    0.172  
  FE_OFC325_n_35355/Z   -      A->Z    R     BUF_X2          5  0.015   0.038    0.210  
  mem_wdata_reg[29]/SE  -      SE      R     SDFFR_X2        5  0.020   0.000    0.210  
#-------------------------------------------------------------------------------------
Path 1468: VIOLATED (-0.044 ns) Setup Check with Pin cpuregs_reg[25][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.026
      Required Time:=    0.337
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.044

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.036    0.338  
  g160310/ZN            -      A1->ZN  R     NAND2_X1        1  0.031   0.025    0.362  
  g186055/ZN            -      A->ZN   F     OAI21_X1        1  0.014   0.019    0.381  
  cpuregs_reg[25][7]/D  -      D       F     DFF_X1          1  0.013   0.000    0.381  
#-------------------------------------------------------------------------------------
Path 1469: VIOLATED (-0.043 ns) Setup Check with Pin mem_valid_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_valid_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.265
              Slack:=   -0.043

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  trap_reg/CK            -      CK      R     (arrival)      69  0.072       -   -0.004  
  trap_reg/QN            -      CK->QN  F     DFF_X1          1  0.072   0.081    0.077  
  g166217/ZN             -      A1->ZN  F     AND2_X2         3  0.012   0.033    0.109  
  FE_OCPC1497_n_1379/ZN  -      A->ZN   R     INV_X1          1  0.008   0.017    0.126  
  FE_OCPC1498_n_1379/ZN  -      A->ZN   F     INV_X2          2  0.010   0.013    0.139  
  g175058/ZN             -      A3->ZN  R     NAND3_X1        2  0.007   0.025    0.164  
  g180239/ZN             -      A1->ZN  R     AND2_X2         3  0.017   0.035    0.199  
  FE_RC_1584_0/ZN        -      A2->ZN  R     AND2_X2         1  0.010   0.029    0.228  
  g180242/ZN             -      A1->ZN  F     NAND3_X1        1  0.007   0.016    0.244  
  g182830/ZN             -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.261  
  mem_valid_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.261  
#--------------------------------------------------------------------------------------
Path 1470: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[30][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.043

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.271  
  g161196/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.022    0.293  
  g161102/ZN              -      A->ZN   R     INV_X16        64  0.014   0.037    0.330  
  g160916/ZN              -      A1->ZN  F     NAND2_X1        1  0.033   0.018    0.348  
  g159567/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.369  
  cpuregs_reg[30][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1471: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[12][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.006
          Data Path:+    0.384
              Slack:=   -0.043

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.024    0.324  
  FE_OCPC1176_n_22308/ZN  -      A->ZN   F     INV_X4          2  0.013   0.014    0.338  
  FE_OCPC846_n_22308/ZN   -      A->ZN   R     INV_X4          9  0.007   0.023    0.362  
  g159959/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.016    0.378  
  cpuregs_reg[12][0]/D    -      D       F     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1472: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[14][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.043

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   R     DFF_X1          1  0.070   0.113    0.107  
  FE_RC_792_0/ZN                    -      A->ZN   F     INV_X4          3  0.018   0.016    0.124  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          4  0.009   0.021    0.145  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          3  0.013   0.013    0.159  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   R     INV_X8          8  0.007   0.020    0.179  
  g179294/ZN                        -      A2->ZN  F     NOR2_X2         4  0.014   0.016    0.195  
  FE_OCPC1594_n_21452/Z             -      A->Z    F     BUF_X2          1  0.010   0.029    0.224  
  FE_OCPC37370_n_1572/Z             -      A->Z    F     BUF_X8          4  0.007   0.029    0.253  
  FE_RC_1816_0/ZN                   -      A1->ZN  R     NOR2_X2         1  0.008   0.030    0.282  
  FE_RC_1815_0/ZN                   -      A1->ZN  F     NAND2_X4        2  0.022   0.020    0.303  
  FE_RC_2266_0/ZN                   -      A2->ZN  R     NAND2_X4        9  0.011   0.035    0.337  
  g188528/ZN                        -      A2->ZN  F     NAND2_X2        1  0.023   0.014    0.351  
  g159945/ZN                        -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.371  
  cpuregs_reg[14][0]/D              -      D       R     DFF_X1          1  0.016   0.000    0.371  
#-------------------------------------------------------------------------------------------------
Path 1473: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[29][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.185 (P)    0.102 (P)
            Arrival:=    0.328       -0.005

              Setup:-    0.029
      Required Time:=    0.299
       Launch Clock:=   -0.005
          Data Path:+    0.347
              Slack:=   -0.043

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC565_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X16         4  0.015   0.017    0.162  
  g82142__169113/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.173  
  g81377__183583/ZN              -      A->ZN   R     OAI21_X4        3  0.007   0.024    0.197  
  FE_OCPC37187_n_26069/Z         -      A->Z    R     BUF_X1          1  0.025   0.034    0.231  
  g165664/ZN                     -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.248  
  g165476/ZN                     -      A2->ZN  R     NAND2_X4        2  0.009   0.024    0.272  
  FE_OCPC1431_n_1931/ZN          -      A->ZN   F     INV_X4         10  0.014   0.019    0.291  
  FE_OCPC1440_n_1931/Z           -      A->Z    F     BUF_X8         13  0.010   0.030    0.321  
  g158986/ZN                     -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.342  
  cpuregs_reg[29][4]/D           -      D       R     DFF_X1          1  0.014   0.000    0.342  
#----------------------------------------------------------------------------------------------
Path 1474: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[2][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.031
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.043

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.043    0.340  
  g194550/ZN              -      A2->ZN  F     NAND2_X1        1  0.039   0.019    0.359  
  g159601/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.379  
  cpuregs_reg[2][7]/D     -      D       R     DFF_X1          1  0.019   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1475: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[14][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.043

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.043    0.338  
  g192082/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.355  
  g159083/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.020    0.376  
  cpuregs_reg[14][7]/D    -      D       R     DFF_X1          1  0.016   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1476: VIOLATED (-0.043 ns) Setup Check with Pin cpuregs_reg[12][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.006
          Data Path:+    0.383
              Slack:=   -0.043

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1239_0/ZN         -      A2->ZN  R     AND2_X2         1  0.015   0.041    0.276  
  g180079/ZN              -      A1->ZN  F     NAND2_X4        3  0.015   0.024    0.300  
  FE_OCPC1172_n_22308/ZN  -      A->ZN   R     INV_X8          6  0.015   0.024    0.324  
  FE_OCPC1176_n_22308/ZN  -      A->ZN   F     INV_X4          2  0.013   0.014    0.338  
  FE_OCPC846_n_22308/ZN   -      A->ZN   R     INV_X4          9  0.007   0.023    0.362  
  g159960/ZN              -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.377  
  cpuregs_reg[12][2]/D    -      D       F     DFF_X1          1  0.009   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1477: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[20][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.023
      Required Time:=    0.336
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7031/ZN    -      A2->ZN  F     NAND2_X1        1  0.014   0.021    0.245  
  add_1312_30_g190131/ZN  -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.284  
  g192091/ZN              -      A1->ZN  R     NAND2_X2        3  0.011   0.035    0.318  
  g192090/ZN              -      A1->ZN  F     NAND2_X4        8  0.027   0.030    0.348  
  g182735/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.018    0.366  
  FE_RC_1810_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.378  
  cpuregs_reg[20][15]/D   -      D       F     DFF_X1          1  0.007   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1478: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[14][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.041    0.336  
  g161004/ZN              -      A1->ZN  F     NAND2_X2        1  0.032   0.014    0.350  
  g159927/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.370  
  cpuregs_reg[14][2]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1479: VIOLATED (-0.042 ns) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.026
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.262
              Slack:=   -0.042

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.021    0.214  
  g165867/ZN             -      A1->ZN  R     NAND2_X2        1  0.013   0.022    0.235  
  g165461/ZN             -      A->ZN   F     OAI21_X4        6  0.014   0.023    0.258  
  mem_rdata_q_reg[5]/D   -      D       F     DFF_X1          6  0.014   0.000    0.258  
#--------------------------------------------------------------------------------------
Path 1480: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[16][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN  -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN  -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624/ZN  -      A->ZN   R     INV_X8         14  0.010   0.027    0.340  
  g194021/ZN              -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.356  
  g181935/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.375  
  cpuregs_reg[16][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1481: VIOLATED (-0.042 ns) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoder_pseudo_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.028
      Required Time:=    0.214
       Launch Clock:=   -0.004
          Data Path:+    0.261
              Slack:=   -0.042

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK              -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q               -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN                    -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN           -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  g179077/ZN                    -      A1->ZN  F     NAND3_X4        2  0.012   0.021    0.169  
  g189418/ZN                    -      A1->ZN  R     NAND2_X2        2  0.013   0.024    0.193  
  g180063/ZN                    -      A1->ZN  F     NAND2_X2        1  0.016   0.018    0.211  
  g187813/ZN                    -      A->ZN   R     INV_X4          4  0.014   0.018    0.229  
  g187814/ZN                    -      A1->ZN  R     AND2_X2         1  0.010   0.028    0.257  
  decoder_pseudo_trigger_reg/D  -      D       R     DFF_X1          1  0.007   0.000    0.257  
#---------------------------------------------------------------------------------------------
Path 1482: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[18][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.102 (P)
            Arrival:=    0.359       -0.005

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1182_n_5446/ZN   -      A->ZN   R     INV_X16        48  0.017   0.039    0.340  
  g194545/ZN              -      A2->ZN  F     NAND2_X4        1  0.025   0.013    0.353  
  g159721/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.371  
  cpuregs_reg[18][7]/D    -      D       R     DFF_X1          1  0.016   0.000    0.371  
#---------------------------------------------------------------------------------------
Path 1483: VIOLATED (-0.042 ns) Setup Check with Pin instr_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) instr_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.032
      Required Time:=    0.209
       Launch Clock:=   -0.004
          Data Path:+    0.256
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK      R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/QN  -      CK->QN  R     SDFF_X1         2  0.066   0.113    0.109  
  g194427/ZN              -      A2->ZN  R     AND2_X4         2  0.018   0.037    0.146  
  FE_OCPC37179_n_37228/Z  -      A->Z    R     BUF_X4          2  0.011   0.027    0.173  
  g194428/ZN              -      A2->ZN  F     NAND3_X4        2  0.011   0.023    0.196  
  g173750/ZN              -      A->ZN   R     INV_X2          1  0.013   0.014    0.210  
  g173948/ZN              -      A1->ZN  F     NAND2_X2        3  0.008   0.016    0.226  
  g190162/ZN              -      A1->ZN  R     OAI22_X1        1  0.010   0.025    0.251  
  instr_srai_reg/D        -      D       R     DFF_X1          1  0.028   0.000    0.251  
#---------------------------------------------------------------------------------------
Path 1484: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[24][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.028
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.339  
  g195175/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.354  
  FE_RC_1790_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.369  
  cpuregs_reg[24][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1485: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[4][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.024
      Required Time:=    0.335
       Launch Clock:=   -0.007
          Data Path:+    0.385
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC337_n_1006/ZN     -      A->ZN   F     INV_X2          8  0.027   0.027    0.344  
  g191119/ZN              -      A2->ZN  R     NAND2_X1        1  0.015   0.020    0.364  
  g191118/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.378  
  cpuregs_reg[4][12]/D    -      D       F     DFF_X1          1  0.007   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1486: VIOLATED (-0.042 ns) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.026
      Required Time:=    0.216
       Launch Clock:=   -0.004
          Data Path:+    0.262
              Slack:=   -0.042

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.193  
  FE_OCPC887_n_14973/ZN  -      A->ZN   F     INV_X8         13  0.027   0.022    0.215  
  g165798/ZN             -      A2->ZN  R     NAND2_X2        1  0.013   0.022    0.237  
  g165445/ZN             -      A->ZN   F     OAI21_X4        3  0.013   0.021    0.258  
  mem_rdata_q_reg[3]/D   -      D       F     DFF_X1          3  0.013   0.000    0.258  
#--------------------------------------------------------------------------------------
Path 1487: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[3][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.032
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.042

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.027    0.302  
  g172117_dup_dup195476/ZN          -      A2->ZN  R     NAND2_X4        2  0.017   0.028    0.330  
  g182558/ZN                        -      A->ZN   F     INV_X4          8  0.014   0.017    0.347  
  FE_RC_1377_0/ZN                   -      A1->ZN  R     OAI22_X2        1  0.009   0.022    0.368  
  cpuregs_reg[3][0]/D               -      D       R     DFF_X1          1  0.025   0.000    0.368  
#-------------------------------------------------------------------------------------------------
Path 1488: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[2][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.033    0.330  
  g160675/ZN              -      A1->ZN  F     NAND2_X1        1  0.033   0.019    0.349  
  g159599/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.370  
  cpuregs_reg[2][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1489: VIOLATED (-0.042 ns) Setup Check with Pin cpuregs_reg[27][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.103 (P)
            Arrival:=    0.363       -0.004

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.004
          Data Path:+    0.384
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC907_n_36795/ZN   -      A->ZN   F     INV_X4         10  0.020   0.020    0.345  
  g194705/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.363  
  g194704/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.380  
  cpuregs_reg[27][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1490: VIOLATED (-0.042 ns) Setup Check with Pin instr_srli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.098 (P)
            Arrival:=    0.240       -0.009

              Setup:-    0.028
      Required Time:=    0.212
       Launch Clock:=   -0.009
          Data Path:+    0.262
              Slack:=   -0.042

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          2  0.068   0.095    0.086  
  FE_OCPC951_n_7871/ZN    -      A->ZN   R     INV_X1          1  0.019   0.032    0.118  
  g82000__186577/ZN       -      A2->ZN  F     NAND2_X4        2  0.019   0.023    0.141  
  FE_OCPC1459_n_29073/ZN  -      A->ZN   R     INV_X8         12  0.011   0.027    0.167  
  FE_OCPC1462_n_29073/Z   -      A->Z    R     BUF_X4          2  0.019   0.025    0.193  
  g186578_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.008   0.013    0.205  
  g190161/ZN              -      A->ZN   R     INV_X4          4  0.008   0.016    0.221  
  g177473/ZN              -      A1->ZN  F     NAND3_X1        1  0.009   0.018    0.239  
  g177472/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.253  
  instr_srli_reg/D        -      D       R     DFF_X1          1  0.009   0.000    0.253  
#---------------------------------------------------------------------------------------
Path 1491: VIOLATED (-0.041 ns) Setup Check with Pin reg_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.097 (P)
            Arrival:=    0.246       -0.010

              Setup:-    0.028
      Required Time:=    0.218
       Launch Clock:=   -0.010
          Data Path:+    0.269
              Slack:=   -0.041

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  latched_store_reg/CK   -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q    -      CK->Q   F     DFF_X1          2  0.068   0.106    0.097  
  g171853/ZN             -      A1->ZN  R     NAND2_X4        5  0.012   0.042    0.138  
  FE_OFC39_n_13406/Z     -      A->Z    R     BUF_X8          8  0.034   0.037    0.175  
  g81802__169301/ZN      -      A1->ZN  F     NAND2_X4        3  0.015   0.016    0.191  
  FE_OCPC1143_n_10336/Z  -      A->Z    F     BUF_X1          1  0.009   0.027    0.218  
  g188153_dup/ZN         -      A2->ZN  R     NAND2_X1        1  0.006   0.015    0.234  
  g192479/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.247  
  g190222/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.259  
  reg_pc_reg[5]/D        -      D       R     DFF_X1          1  0.009   0.000    0.259  
#--------------------------------------------------------------------------------------
Path 1492: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[16][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.041

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q          -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN        -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                  -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                  -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN      -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g184154/ZN                  -      A1->ZN  F     NAND2_X2        1  0.013   0.023    0.262  
  FE_OCPC1575_n_26624/ZN      -      A->ZN   R     INV_X8         18  0.013   0.034    0.296  
  FE_OCPC1576_n_26624/ZN      -      A->ZN   F     INV_X8          5  0.024   0.017    0.313  
  FE_OCPC1579_n_26624_dup/ZN  -      A->ZN   R     INV_X8         12  0.010   0.021    0.334  
  g160637/ZN                  -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.348  
  g159687/ZN                  -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.366  
  cpuregs_reg[16][3]/D        -      D       R     DFF_X1          1  0.016   0.000    0.366  
#-------------------------------------------------------------------------------------------
Path 1493: VIOLATED (-0.041 ns) Setup Check with Pin latched_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) latched_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.100 (P)    0.102 (P)
            Arrival:=    0.243       -0.005

              Setup:-    0.032
      Required Time:=    0.210
       Launch Clock:=   -0.005
          Data Path:+    0.256
              Slack:=   -0.041

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK                -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN                -      CK->QN  R     DFF_X1          1  0.070   0.085    0.080  
  FE_OCPC1471_cpu_state_6/ZN         -      A->ZN   F     INV_X2          3  0.013   0.018    0.098  
  g192473/ZN                         -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.117  
  FE_OCPC1327_n_35173/ZN             -      A->ZN   F     INV_X4          3  0.013   0.011    0.128  
  FE_OCPC1485_FE_OFN36796_n_35173/Z  -      A->Z    F     CLKBUF_X3       4  0.006   0.046    0.174  
  FE_OCPC1507_n_35173/ZN             -      A->ZN   R     INV_X2          7  0.018   0.030    0.205  
  g165068_dup/ZN                     -      A1->ZN  F     NAND2_X1        2  0.018   0.021    0.225  
  g180226/ZN                         -      A1->ZN  R     OAI22_X1        1  0.011   0.026    0.252  
  latched_rd_reg[4]/D                -      D       R     DFF_X1          1  0.028   0.000    0.252  
#--------------------------------------------------------------------------------------------------
Path 1494: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[16][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.028
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.041

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.339  
  g195185/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.354  
  FE_RC_1786_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.368  
  cpuregs_reg[16][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1495: VIOLATED (-0.041 ns) Setup Check with Pin mem_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) trap_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.245       -0.004

              Setup:-    0.029
      Required Time:=    0.217
       Launch Clock:=   -0.004
          Data Path:+    0.262
              Slack:=   -0.041

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  trap_reg/CK            -      CK      R     (arrival)      69  0.072       -   -0.004  
  trap_reg/QN            -      CK->QN  R     DFF_X1          1  0.072   0.081    0.076  
  g166217/ZN             -      A1->ZN  R     AND2_X2         3  0.010   0.037    0.113  
  FE_OCPC1497_n_1379/ZN  -      A->ZN   F     INV_X1          1  0.014   0.011    0.124  
  FE_OCPC1498_n_1379/ZN  -      A->ZN   R     INV_X2          2  0.006   0.020    0.144  
  g175058/ZN             -      A3->ZN  F     NAND3_X1        2  0.014   0.028    0.172  
  g176317/ZN             -      A1->ZN  F     OR2_X2          2  0.015   0.045    0.217  
  g176321/ZN             -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.245  
  g180235/ZN             -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.258  
  mem_state_reg[1]/D     -      D       R     DFF_X1          1  0.010   0.000    0.258  
#--------------------------------------------------------------------------------------
Path 1496: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[20][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.028
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.041

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.339  
  g195178/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.354  
  FE_RC_1796_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.368  
  cpuregs_reg[20][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1497: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[20][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.007
          Data Path:+    0.376
              Slack:=   -0.041

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2251_0/ZN         -      A->ZN   R     INV_X2          1  0.009   0.013    0.253  
  FE_RC_2250_0/ZN         -      A1->ZN  F     NAND2_X2        1  0.007   0.015    0.268  
  FE_RC_2249_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.286  
  FE_RC_1387_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.012   0.024    0.309  
  FE_RC_1386_0_dup/ZN     -      A1->ZN  R     NAND2_X4        6  0.015   0.026    0.335  
  g182741/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.350  
  g182740/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.368  
  cpuregs_reg[20][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1498: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[28][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.100 (P)
            Arrival:=    0.355       -0.007

              Setup:-    0.028
      Required Time:=    0.327
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.041

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.014   0.052    0.276  
  g195072/ZN              -      B1->ZN  F     AOI21_X4        2  0.042   0.030    0.306  
  FE_OCPC813_n_37912/ZN   -      A->ZN   R     INV_X8         12  0.018   0.033    0.339  
  g195173/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.354  
  FE_RC_1780_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.368  
  cpuregs_reg[28][8]/D    -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1499: VIOLATED (-0.041 ns) Setup Check with Pin cpuregs_reg[14][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.041

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.042    0.336  
  g160607/ZN              -      A1->ZN  F     NAND2_X4        1  0.032   0.013    0.349  
  g159079/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.369  
  cpuregs_reg[14][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1500: VIOLATED (-0.041 ns) Setup Check with Pin reg_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.097 (P)
            Arrival:=    0.244       -0.010

              Setup:-    0.028
      Required Time:=    0.215
       Launch Clock:=   -0.010
          Data Path:+    0.266
              Slack:=   -0.041

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  latched_store_reg/CK  -      CK      R     (arrival)      59  0.068       -   -0.010  
  latched_store_reg/Q   -      CK->Q   R     DFF_X1          2  0.068   0.116    0.107  
  g171853/ZN            -      A1->ZN  F     NAND2_X4        5  0.022   0.039    0.145  
  FE_OCPC551_n_13406/Z  -      A->Z    F     BUF_X16         4  0.023   0.038    0.183  
  FE_OFC40_n_13406/ZN   -      A->ZN   R     INV_X16         7  0.009   0.015    0.199  
  g81261__168945/ZN     -      A1->ZN  F     NAND2_X4        3  0.008   0.014    0.213  
  g171497/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.227  
  g186615/ZN            -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.242  
  g176490/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.256  
  reg_pc_reg[8]/D       -      D       R     DFF_X1          1  0.010   0.000    0.256  
#-------------------------------------------------------------------------------------
Path 1501: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[5][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.029
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.040

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/Q               -      CK->Q   F     DFF_X1          1  0.070   0.104    0.099  
  FE_RC_792_0/ZN                    -      A->ZN   R     INV_X4          3  0.010   0.024    0.122  
  FE_OCPC1334_FE_DBTN21_n_10129/ZN  -      A->ZN   F     INV_X8          4  0.015   0.015    0.137  
  FE_OCPC1337_FE_DBTN21_n_10129/ZN  -      A->ZN   R     INV_X8          3  0.008   0.019    0.157  
  FE_OCPC1344_FE_OFN53_n_10129/ZN   -      A->ZN   F     INV_X8          8  0.012   0.013    0.170  
  g179294/ZN                        -      A2->ZN  R     NOR2_X2         4  0.008   0.045    0.215  
  FE_OCPC1594_n_21452/Z             -      A->Z    R     BUF_X2          1  0.030   0.032    0.247  
  FE_OCPC37370_n_1572/Z             -      A->Z    R     BUF_X8          4  0.011   0.029    0.276  
  g188525/ZN                        -      A1->ZN  F     NAND2_X4        5  0.012   0.027    0.302  
  g172117_dup_dup195476/ZN          -      A2->ZN  R     NAND2_X4        2  0.017   0.028    0.330  
  g182558/ZN                        -      A->ZN   F     INV_X4          8  0.014   0.017    0.346  
  g159947/ZN                        -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.368  
  cpuregs_reg[5][0]/D               -      D       R     DFF_X1          1  0.014   0.000    0.368  
#-------------------------------------------------------------------------------------------------
Path 1502: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[2][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.040

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.030    0.327  
  g160671/ZN              -      A1->ZN  F     NAND2_X1        1  0.030   0.018    0.345  
  g159598/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.366  
  cpuregs_reg[2][3]/D     -      D       R     DFF_X1          1  0.018   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1503: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[19][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.101 (P)
            Arrival:=    0.355       -0.006

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.006
          Data Path:+    0.371
              Slack:=   -0.040

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.021    0.254  
  g161193/ZN            -      A1->ZN  R     AND2_X4         3  0.013   0.037    0.291  
  g190746/ZN            -      A->ZN   F     INV_X8          5  0.013   0.015    0.307  
  FE_OCPC780_n_33414/Z  -      A->Z    F     BUF_X16        17  0.009   0.029    0.336  
  g189282/ZN            -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.365  
  cpuregs_reg[19][3]/D  -      D       R     DFF_X1          1  0.016   0.000    0.365  
#-------------------------------------------------------------------------------------
Path 1504: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[29][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.103 (P)
            Arrival:=    0.363       -0.004

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.004
          Data Path:+    0.383
              Slack:=   -0.040

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC910_n_36795/ZN   -      A->ZN   R     INV_X4          9  0.009   0.022    0.362  
  g158914__186064/ZN      -      B2->ZN  F     OAI21_X1        1  0.014   0.017    0.379  
  cpuregs_reg[29][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1505: VIOLATED (-0.040 ns) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.027
      Required Time:=    0.213
       Launch Clock:=   -0.004
          Data Path:+    0.257
              Slack:=   -0.040

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g165804/ZN             -      A2->ZN  R     NAND2_X2        1  0.011   0.022    0.233  
  g190052/ZN             -      A->ZN   F     OAI21_X4        3  0.013   0.020    0.253  
  mem_rdata_q_reg[1]/D   -      D       F     DFF_X1          3  0.016   0.000    0.253  
#--------------------------------------------------------------------------------------
Path 1506: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[14][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.219 (P)    0.102 (P)
            Arrival:=    0.362       -0.005

              Setup:-    0.030
      Required Time:=    0.332
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.040

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.043    0.338  
  g160606/ZN              -      A1->ZN  F     NAND2_X2        1  0.032   0.014    0.352  
  g159078/ZN              -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.372  
  cpuregs_reg[14][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1507: VIOLATED (-0.040 ns) Setup Check with Pin cpuregs_reg[18][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.040

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g161183/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.026    0.300  
  FE_OCPC1182_n_5446/ZN   -      A->ZN   R     INV_X16        48  0.017   0.034    0.335  
  g160672/ZN              -      A2->ZN  F     NAND2_X2        1  0.025   0.015    0.349  
  g159726/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.367  
  cpuregs_reg[18][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1508: VIOLATED (-0.040 ns) Setup Check with Pin count_instr_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.061
      Required Time:=    0.186
       Launch Clock:=   -0.005
          Data Path:+    0.231
              Slack:=   -0.040

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/QN         -      CK->QN  F     DFF_X1          1  0.070   0.084    0.079  
  FE_OCPC1471_cpu_state_6/ZN  -      A->ZN   R     INV_X2          3  0.013   0.030    0.109  
  g192473/ZN                  -      A1->ZN  F     NAND2_X4        2  0.020   0.020    0.129  
  FE_OCPC1327_n_35173/ZN      -      A->ZN   R     INV_X4          3  0.011   0.018    0.147  
  FE_OCPC1333_n_35173/Z       -      A->Z    R     BUF_X2          2  0.010   0.028    0.175  
  g192471/ZN                  -      A1->ZN  F     NAND2_X4        3  0.013   0.022    0.197  
  FE_OCPC1013_n_35175/ZN      -      A->ZN   R     INV_X8         12  0.013   0.029    0.226  
  count_instr_reg[0]/D        -      D       R     SDFF_X2        12  0.017   0.000    0.226  
#-------------------------------------------------------------------------------------------
Path 1509: VIOLATED (-0.039 ns) Setup Check with Pin count_cycle_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.024
      Required Time:=    0.221
       Launch Clock:=   -0.004
          Data Path:+    0.265
              Slack:=   -0.039

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      57  0.067       -   -0.004  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.108    0.104  
  inc_add_1428_40_g1171/ZN  -      A2->ZN  R     AND2_X2         1  0.013   0.036    0.140  
  inc_add_1428_40_g1154/ZN  -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.155  
  inc_add_1428_40_g1137/ZN  -      A->ZN   R     INV_X1          1  0.008   0.024    0.179  
  g174955/ZN                -      A2->ZN  F     NAND2_X4        3  0.017   0.019    0.198  
  g174954/ZN                -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.235  
  g166116/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.261  
  count_cycle_reg[8]/D      -      D       F     DFF_X1          1  0.008   0.000    0.261  
#-----------------------------------------------------------------------------------------
Path 1510: VIOLATED (-0.039 ns) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.103 (P)
            Arrival:=    0.240       -0.004

              Setup:-    0.032
      Required Time:=    0.208
       Launch Clock:=   -0.004
          Data Path:+    0.252
              Slack:=   -0.039

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.045    0.192  
  FE_OCPC888_n_14973/ZN  -      A->ZN   F     INV_X4          6  0.027   0.019    0.211  
  g190050/ZN             -      B1->ZN  R     OAI21_X2        3  0.011   0.036    0.248  
  mem_rdata_q_reg[2]/D   -      D       R     DFF_X1          3  0.026   0.000    0.248  
#--------------------------------------------------------------------------------------
Path 1511: VIOLATED (-0.039 ns) Setup Check with Pin cpuregs_reg[28][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.103 (P)
            Arrival:=    0.363       -0.004

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.004
          Data Path:+    0.382
              Slack:=   -0.039

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC907_n_36795/ZN   -      A->ZN   F     INV_X4         10  0.020   0.020    0.345  
  g193949/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.361  
  g193948/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.378  
  cpuregs_reg[28][7]/D    -      D       F     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1512: VIOLATED (-0.039 ns) Setup Check with Pin cpuregs_reg[1][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.197 (P)    0.101 (P)
            Arrival:=    0.340       -0.006

              Setup:-    0.030
      Required Time:=    0.310
       Launch Clock:=   -0.006
          Data Path:+    0.355
              Slack:=   -0.039

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN             -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC1607_n_31600/Z  -      A->Z    R     BUF_X4          2  0.015   0.026    0.261  
  g191422/ZN             -      A1->ZN  F     NAND2_X2        2  0.010   0.023    0.284  
  g191424/ZN             -      A->ZN   R     INV_X8         18  0.015   0.030    0.315  
  g173031/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.330  
  g173030/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.349  
  cpuregs_reg[1][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.349  
#--------------------------------------------------------------------------------------
Path 1513: VIOLATED (-0.038 ns) Setup Check with Pin cpuregs_reg[11][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.103 (P)
            Arrival:=    0.363       -0.004

              Setup:-    0.026
      Required Time:=    0.338
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.038

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC910_n_36795/ZN   -      A->ZN   R     INV_X4          9  0.009   0.021    0.362  
  g186058/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.376  
  cpuregs_reg[11][7]/D    -      D       F     DFF_X1          1  0.012   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1514: VIOLATED (-0.038 ns) Setup Check with Pin cpuregs_reg[2][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.031
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.038

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.040    0.338  
  g185535/ZN              -      A1->ZN  F     NAND2_X2        1  0.038   0.016    0.353  
  g159600/ZN              -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.374  
  cpuregs_reg[2][6]/D     -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1515: VIOLATED (-0.037 ns) Setup Check with Pin cpuregs_reg[24][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.037

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.039    0.325  
  g160797/ZN              -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.342  
  g159836/ZN              -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.363  
  cpuregs_reg[24][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1516: VIOLATED (-0.037 ns) Setup Check with Pin cpuregs_reg[31][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.103 (P)
            Arrival:=    0.363       -0.004

              Setup:-    0.025
      Required Time:=    0.339
       Launch Clock:=   -0.004
          Data Path:+    0.380
              Slack:=   -0.037

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC910_n_36795/ZN   -      A->ZN   R     INV_X4          9  0.009   0.022    0.362  
  g186067/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.376  
  cpuregs_reg[31][7]/D    -      D       F     DFF_X1          1  0.010   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1517: VIOLATED (-0.037 ns) Setup Check with Pin cpuregs_reg[24][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.006
          Data Path:+    0.376
              Slack:=   -0.037

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC37421_n_31600/Z  -      A->Z    R     BUF_X2          1  0.015   0.027    0.262  
  g189063/ZN              -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.285  
  g189062/ZN              -      A->ZN   R     INV_X16        60  0.015   0.047    0.333  
  g194543/ZN              -      A2->ZN  F     NAND2_X1        1  0.033   0.018    0.351  
  g159841/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.370  
  cpuregs_reg[24][7]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1518: VIOLATED (-0.037 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.037

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[20]/SE  -      SE      R     SDFF_X1        21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1519: VIOLATED (-0.037 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.037

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[16]/SE  -      SE      R     SDFF_X1        21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1520: VIOLATED (-0.037 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.037

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[7]/SE   -      SE      R     SDFF_X1        21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1521: VIOLATED (-0.037 ns) Setup Check with Pin cpuregs_reg[14][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.037

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1166_n_22071/ZN  -      A->ZN   R     INV_X2          1  0.019   0.022    0.235  
  g173869/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.017    0.252  
  g161290/ZN              -      A->ZN   R     INV_X8          4  0.009   0.020    0.272  
  g161201/ZN              -      A1->ZN  F     NAND2_X4        1  0.011   0.023    0.295  
  g161118/ZN              -      A->ZN   R     INV_X16        64  0.015   0.043    0.338  
  g185533/ZN              -      A1->ZN  F     NAND2_X4        1  0.032   0.012    0.350  
  g159082/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.369  
  cpuregs_reg[14][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1522: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[21]/SE  -      SE      R     SDFF_X1        21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1523: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[19]/SE  -      SE      R     SDFF_X1        21  0.035   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1524: VIOLATED (-0.036 ns) Setup Check with Pin cpuregs_reg[7][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.036

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.025    0.331  
  g178484/ZN           -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.364  
  cpuregs_reg[7][3]/D  -      D       R     DFF_X1          1  0.017   0.000    0.364  
#------------------------------------------------------------------------------------
Path 1525: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.195  
  mem_wdata_reg[18]/SE  -      SE      R     SDFF_X1        21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1526: VIOLATED (-0.036 ns) Setup Check with Pin cpuregs_reg[7][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.036

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.026    0.332  
  g185761/ZN           -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.364  
  cpuregs_reg[7][2]/D  -      D       R     DFF_X1          1  0.016   0.000    0.364  
#------------------------------------------------------------------------------------
Path 1527: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[4]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1528: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[1]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[1]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1529: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[3]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1530: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[2]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1531: VIOLATED (-0.036 ns) Setup Check with Pin cpuregs_reg[15][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.007
          Data Path:+    0.375
              Slack:=   -0.036

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.034    0.352  
  g159117/ZN              -      B2->ZN  F     OAI21_X1        1  0.014   0.016    0.368  
  cpuregs_reg[15][12]/D   -      D       F     DFF_X1          1  0.011   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1532: VIOLATED (-0.036 ns) Setup Check with Pin cpuregs_reg[7][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.101 (P)
            Arrival:=    0.359       -0.006

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.371
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN       -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN       -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN       -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN            -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN            -      A->ZN   F     INV_X16        61  0.025   0.026    0.332  
  g159388/ZN            -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.365  
  cpuregs_reg[7][12]/D  -      D       R     DFF_X1          1  0.017   0.000    0.365  
#-------------------------------------------------------------------------------------
Path 1533: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[23]/SE  -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1534: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[17]/SE  -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1535: VIOLATED (-0.036 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.199
              Slack:=   -0.036

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.043    0.194  
  mem_wdata_reg[22]/SE  -      SE      R     SDFF_X1        21  0.035   0.000    0.194  
#-------------------------------------------------------------------------------------
Path 1536: VIOLATED (-0.035 ns) Setup Check with Pin cpuregs_reg[31][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.024
      Required Time:=    0.332
       Launch Clock:=   -0.006
          Data Path:+    0.373
              Slack:=   -0.035

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC795_n_36052/ZN  -      A->ZN   F     INV_X4          2  0.012   0.014    0.302  
  FE_OCPC799_n_36052/ZN  -      A->ZN   R     INV_X8          6  0.008   0.021    0.323  
  FE_OCPC802_n_36052/ZN  -      A->ZN   F     INV_X4          8  0.013   0.013    0.337  
  g160450/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.350  
  g189273/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.367  
  cpuregs_reg[31][3]/D   -      D       F     DFF_X1          1  0.009   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 1537: VIOLATED (-0.035 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.198
              Slack:=   -0.035

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.042    0.193  
  mem_wdata_reg[5]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.193  
#-------------------------------------------------------------------------------------
Path 1538: VIOLATED (-0.035 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.198
              Slack:=   -0.035

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.042    0.193  
  mem_wdata_reg[6]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.193  
#-------------------------------------------------------------------------------------
Path 1539: VIOLATED (-0.035 ns) Setup Check with Pin cpuregs_reg[7][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.006
          Data Path:+    0.373
              Slack:=   -0.035

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.026    0.331  
  g160390/ZN           -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.350  
  g159381/ZN           -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.367  
  cpuregs_reg[7][5]/D  -      D       F     DFF_X1          1  0.011   0.000    0.367  
#------------------------------------------------------------------------------------
Path 1540: VIOLATED (-0.034 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.197
              Slack:=   -0.034

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.041    0.192  
  mem_wdata_reg[0]/SE   -      SE      R     SDFF_X1        21  0.035   0.000    0.192  
#-------------------------------------------------------------------------------------
Path 1541: VIOLATED (-0.034 ns) Setup Check with Pin count_cycle_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.104 (P)
            Arrival:=    0.246       -0.003

              Setup:-    0.028
      Required Time:=    0.217
       Launch Clock:=   -0.003
          Data Path:+    0.254
              Slack:=   -0.034

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_cycle_reg[0]/Q        -      CK->Q   R     DFF_X1          2  0.065   0.110    0.107  
  inc_add_1428_40_g186999/ZN  -      A2->ZN  R     AND2_X4         3  0.016   0.036    0.143  
  FE_OCPC1291_n_29502/Z       -      A->Z    R     BUF_X2          4  0.011   0.031    0.174  
  inc_add_1428_40_g1060/Z     -      A->Z    R     XOR2_X1         1  0.015   0.044    0.219  
  g174599/ZN                  -      A1->ZN  R     AND2_X1         1  0.018   0.033    0.251  
  count_cycle_reg[2]/D        -      D       R     DFF_X1          1  0.010   0.000    0.251  
#-------------------------------------------------------------------------------------------
Path 1542: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[15][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.006
          Data Path:+    0.366
              Slack:=   -0.034

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.327  
  g189283/ZN            -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.360  
  cpuregs_reg[15][3]/D  -      D       R     DFF_X1          1  0.017   0.000    0.360  
#-------------------------------------------------------------------------------------
Path 1543: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[20][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.102 (P)
            Arrival:=    0.354       -0.005

              Setup:-    0.030
      Required Time:=    0.324
       Launch Clock:=   -0.005
          Data Path:+    0.363
              Slack:=   -0.034

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK              -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q               -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN             -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN                       -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN                       -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN           -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g194863/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.257  
  FE_OCPC1184_n_37678/ZN           -      A->ZN   R     INV_X4          3  0.009   0.023    0.280  
  FE_OCPC1185_n_37678/ZN           -      A->ZN   F     INV_X8          9  0.015   0.020    0.299  
  FE_OCPC812_FE_DBTN26_n_37678/ZN  -      A->ZN   R     INV_X16        28  0.013   0.024    0.324  
  g182733/ZN                       -      A2->ZN  F     NAND2_X1        1  0.019   0.016    0.340  
  g182732/ZN                       -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.358  
  cpuregs_reg[20][3]/D             -      D       R     DFF_X1          1  0.017   0.000    0.358  
#------------------------------------------------------------------------------------------------
Path 1544: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[11][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.026
      Required Time:=    0.333
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.034

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.035    0.352  
  g159028/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.367  
  cpuregs_reg[11][12]/D   -      D       F     DFF_X1          1  0.013   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1545: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[1][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.103 (P)
            Arrival:=    0.366       -0.004

              Setup:-    0.025
      Required Time:=    0.341
       Launch Clock:=   -0.004
          Data Path:+    0.379
              Slack:=   -0.034

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.028    0.325  
  FE_OCPC909_n_36795/ZN   -      A->ZN   F     INV_X4          6  0.020   0.016    0.341  
  g194024/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.358  
  g173021/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.375  
  cpuregs_reg[1][7]/D     -      D       F     DFF_X1          1  0.011   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1546: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[21][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.034

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g159538/ZN              -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.359  
  cpuregs_reg[21][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 1547: VIOLATED (-0.034 ns) Setup Check with Pin cpuregs_reg[1][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.025
      Required Time:=    0.333
       Launch Clock:=   -0.007
          Data Path:+    0.373
              Slack:=   -0.034

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.035    0.352  
  g195131/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.366  
  cpuregs_reg[1][12]/D    -      D       F     DFF_X1          1  0.010   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1548: VIOLATED (-0.033 ns) Setup Check with Pin cpuregs_reg[5][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.026
      Required Time:=    0.333
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.033

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.035    0.352  
  g159268/ZN              -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.366  
  cpuregs_reg[5][12]/D    -      D       F     DFF_X1          1  0.012   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1549: VIOLATED (-0.033 ns) Setup Check with Pin cpuregs_reg[19][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.024
      Required Time:=    0.334
       Launch Clock:=   -0.007
          Data Path:+    0.374
              Slack:=   -0.033

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN  -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN          -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN              -      A->ZN   R     INV_X4          7  0.016   0.025    0.224  
  add_1312_30_g7022/ZN    -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.241  
  FE_RC_2253_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.009   0.026    0.267  
  FE_RC_2249_0/ZN         -      A2->ZN  F     NAND2_X4        2  0.020   0.019    0.286  
  g165475_dup/ZN          -      B1->ZN  R     AOI21_X4        2  0.009   0.032    0.318  
  FE_OFC336_n_1006/Z      -      A->Z    R     BUF_X8         14  0.027   0.034    0.352  
  g159178/ZN              -      B2->ZN  F     OAI21_X2        1  0.014   0.015    0.367  
  cpuregs_reg[19][12]/D   -      D       F     DFF_X1          1  0.008   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1550: VIOLATED (-0.033 ns) Setup Check with Pin cpuregs_reg[11][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.216 (P)    0.100 (P)
            Arrival:=    0.359       -0.007

              Setup:-    0.030
      Required Time:=    0.329
       Launch Clock:=   -0.007
          Data Path:+    0.369
              Slack:=   -0.033

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK          -      CK      R     (arrival)      60  0.070       -   -0.007  
  reg_pc_reg[6]/Q           -      CK->Q   R     DFF_X1          5  0.070   0.133    0.126  
  add_1312_30_g179583/ZN    -      A1->ZN  R     AND2_X2         2  0.038   0.045    0.170  
  FE_RC_205_0/ZN            -      A3->ZN  F     NAND3_X2        2  0.013   0.029    0.199  
  g179586/ZN                -      A->ZN   R     INV_X4          7  0.016   0.025    0.225  
  add_1312_30_g7023/ZN      -      A1->ZN  F     NAND2_X2        2  0.014   0.021    0.246  
  FE_RC_1775_0/ZN           -      B1->ZN  R     OAI21_X4        2  0.012   0.038    0.283  
  g192176/ZN                -      A1->ZN  F     NAND2_X4        3  0.026   0.025    0.308  
  g192175_dup1/ZN           -      A1->ZN  R     NAND2_X4        1  0.014   0.017    0.325  
  FE_OCPC1621_FE_RN_128/ZN  -      A->ZN   F     INV_X4          4  0.010   0.013    0.338  
  FE_RC_1351_0/ZN           -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.362  
  cpuregs_reg[11][10]/D     -      D       R     DFF_X1          1  0.017   0.000    0.362  
#-----------------------------------------------------------------------------------------
Path 1551: VIOLATED (-0.032 ns) Setup Check with Pin cpuregs_reg[21][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.102 (P)
            Arrival:=    0.355       -0.005

              Setup:-    0.025
      Required Time:=    0.329
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.032

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  g161195/ZN              -      A1->ZN  R     AND3_X4         1  0.013   0.053    0.300  
  g161101/ZN              -      A->ZN   F     INV_X16        64  0.020   0.026    0.326  
  g160073/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.345  
  g189272/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.362  
  cpuregs_reg[21][3]/D    -      D       F     DFF_X1          1  0.012   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 1552: VIOLATED (-0.032 ns) Setup Check with Pin count_cycle_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.104 (P)
            Arrival:=    0.245       -0.003

              Setup:-    0.025
      Required Time:=    0.221
       Launch Clock:=   -0.003
          Data Path:+    0.256
              Slack:=   -0.032

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK       -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_cycle_reg[0]/Q        -      CK->Q   R     DFF_X1          2  0.065   0.110    0.107  
  inc_add_1428_40_g186999/ZN  -      A2->ZN  R     AND2_X4         3  0.016   0.036    0.143  
  FE_OCPC1291_n_29502/Z       -      A->Z    R     BUF_X2          4  0.011   0.031    0.174  
  inc_add_1428_40_g1073/ZN    -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.190  
  inc_add_1428_40_g994/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.035    0.225  
  g166126/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.253  
  count_cycle_reg[3]/D        -      D       F     DFF_X1          1  0.009   0.000    0.253  
#-------------------------------------------------------------------------------------------
Path 1553: VIOLATED (-0.031 ns) Setup Check with Pin cpuregs_reg[15][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.327  
  g160166/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.346  
  g159111/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.363  
  cpuregs_reg[15][5]/D  -      D       F     DFF_X1          1  0.011   0.000    0.363  
#-------------------------------------------------------------------------------------
Path 1554: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.083
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.200
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.044    0.195  
  mem_wdata_reg[26]/SE  -      SE      R     SDFFR_X2       21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1555: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.083
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.200
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.044    0.195  
  mem_wdata_reg[30]/SE  -      SE      R     SDFFR_X2       21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1556: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.083
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.200
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.044    0.195  
  mem_wdata_reg[25]/SE  -      SE      R     SDFFR_X2       21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1557: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.083
      Required Time:=    0.164
       Launch Clock:=   -0.005
          Data Path:+    0.200
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.152  
  g175326/ZN            -      A1->ZN  R     NAND2_X4       21  0.009   0.044    0.195  
  mem_wdata_reg[24]/SE  -      SE      R     SDFFR_X2       21  0.036   0.000    0.195  
#-------------------------------------------------------------------------------------
Path 1558: VIOLATED (-0.031 ns) Setup Check with Pin cpuregs_reg[25][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.026
      Required Time:=    0.330
       Launch Clock:=   -0.005
          Data Path:+    0.366
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2346_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.024   0.033    0.254  
  g161179/ZN            -      A1->ZN  R     AND2_X4         3  0.019   0.047    0.302  
  g161074/ZN            -      A->ZN   F     INV_X16        62  0.020   0.021    0.323  
  g160303/ZN            -      A1->ZN  R     NAND2_X1        1  0.022   0.021    0.343  
  g189281/ZN            -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.361  
  cpuregs_reg[25][3]/D  -      D       F     DFF_X1          1  0.013   0.000    0.361  
#-------------------------------------------------------------------------------------
Path 1559: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.195
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.039    0.190  
  mem_wdata_reg[11]/SE  -      SE      R     SDFFS_X1        7  0.031   0.000    0.190  
#-------------------------------------------------------------------------------------
Path 1560: VIOLATED (-0.031 ns) Setup Check with Pin cpuregs_reg[11][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161192/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.051    0.300  
  g190736/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.327  
  g160483/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.346  
  g159535/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.363  
  cpuregs_reg[11][5]/D  -      D       F     DFF_X1          1  0.011   0.000    0.363  
#-------------------------------------------------------------------------------------
Path 1561: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.193
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.037    0.189  
  mem_wdata_reg[12]/SE  -      SE      R     SDFFS_X1        7  0.031   0.000    0.189  
#-------------------------------------------------------------------------------------
Path 1562: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.195
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.039    0.190  
  mem_wdata_reg[10]/SE  -      SE      R     SDFFS_X1        7  0.031   0.000    0.190  
#-------------------------------------------------------------------------------------
Path 1563: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.195
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.039    0.190  
  mem_wdata_reg[9]/SE   -      SE      R     SDFFS_X1        7  0.031   0.000    0.190  
#-------------------------------------------------------------------------------------
Path 1564: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.102 (P)
            Arrival:=    0.247       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.195
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.039    0.190  
  mem_wdata_reg[8]/SE   -      SE      R     SDFFS_X1        7  0.031   0.000    0.190  
#-------------------------------------------------------------------------------------
Path 1565: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.194
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.038    0.190  
  mem_wdata_reg[14]/SE  -      SE      R     SDFFS_X1        7  0.031   0.000    0.190  
#-------------------------------------------------------------------------------------
Path 1566: VIOLATED (-0.031 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.102 (P)
            Arrival:=    0.246       -0.005

              Setup:-    0.088
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.194
              Slack:=   -0.031

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_state_reg[1]/CK   -      CK      R     (arrival)      69  0.072       -   -0.005  
  mem_state_reg[1]/QN   -      CK->QN  F     DFF_X1          2  0.072   0.086    0.081  
  FE_OFC128_n_7888/Z    -      A->Z    F     BUF_X2          2  0.014   0.032    0.113  
  g82019__174046/ZN     -      A2->ZN  R     NAND2_X4        2  0.008   0.022    0.135  
  FE_DBTC11_n_15979/ZN  -      A->ZN   F     INV_X4          6  0.014   0.016    0.151  
  g186373_dup/ZN        -      A1->ZN  R     NAND2_X2        7  0.009   0.038    0.189  
  mem_wdata_reg[15]/SE  -      SE      R     SDFFS_X1        7  0.031   0.000    0.189  
#-------------------------------------------------------------------------------------
Path 1567: VIOLATED (-0.030 ns) Setup Check with Pin cpuregs_reg[11][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.006
          Data Path:+    0.362
              Slack:=   -0.030

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161192/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.051    0.300  
  g190736/ZN            -      A->ZN   F     INV_X16        62  0.021   0.024    0.324  
  g178477/ZN            -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.356  
  cpuregs_reg[11][3]/D  -      D       R     DFF_X1          1  0.016   0.000    0.356  
#-------------------------------------------------------------------------------------
Path 1568: VIOLATED (-0.029 ns) Setup Check with Pin cpuregs_reg[3][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.100 (P)
            Arrival:=    0.358       -0.007

              Setup:-    0.033
      Required Time:=    0.325
       Launch Clock:=   -0.007
          Data Path:+    0.361
              Slack:=   -0.029

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  latched_rd_reg[3]/CK     -      CK      R     (arrival)      59  0.068       -   -0.007  
  latched_rd_reg[3]/QN     -      CK->QN  R     DFF_X1          3  0.068   0.096    0.090  
  g166430/ZN               -      A1->ZN  F     NAND2_X2        2  0.023   0.018    0.108  
  g187836/ZN               -      A1->ZN  R     NOR2_X2         2  0.010   0.049    0.157  
  g189193_dup/ZN           -      B1->ZN  F     AOI21_X4        3  0.038   0.024    0.181  
  FE_OCPC37367_FE_RN_32/Z  -      A->Z    F     BUF_X2          1  0.015   0.032    0.213  
  FE_RC_2293_0/ZN          -      A2->ZN  R     NAND3_X4        1  0.007   0.017    0.230  
  FE_RC_2294_0/ZN          -      A->ZN   F     INV_X4          4  0.012   0.014    0.244  
  g161200/ZN               -      A1->ZN  R     NAND2_X2        1  0.007   0.027    0.271  
  FE_OFC287_n_5485/Z       -      A->Z    R     BUF_X16        16  0.022   0.036    0.307  
  FE_OFC289_n_5485/ZN      -      A->ZN   F     INV_X4          5  0.020   0.013    0.319  
  g189748/ZN               -      B1->ZN  R     OAI22_X1        1  0.008   0.035    0.354  
  cpuregs_reg[3][2]/D      -      D       R     DFF_X1          1  0.028   0.000    0.354  
#----------------------------------------------------------------------------------------
Path 1569: VIOLATED (-0.029 ns) Setup Check with Pin cpuregs_reg[7][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.103 (P)
            Arrival:=    0.365       -0.004

              Setup:-    0.025
      Required Time:=    0.340
       Launch Clock:=   -0.004
          Data Path:+    0.373
              Slack:=   -0.029

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          1  0.068   0.107    0.103  
  FE_OCPC766_reg_pc_4/Z   -      A->Z    R     BUF_X4          4  0.012   0.030    0.133  
  add_1312_30_g194756/ZN  -      A1->ZN  F     NAND2_X4        4  0.014   0.018    0.151  
  FE_OCPC1572_n_37550/Z   -      A->Z    F     BUF_X2          2  0.010   0.032    0.183  
  g174576/ZN              -      A1->ZN  R     NOR2_X1         1  0.009   0.023    0.206  
  g183877/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.222  
  add_1312_30_g7017/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.260  
  g194016/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.279  
  g194015/ZN              -      A1->ZN  F     NAND2_X2        1  0.013   0.017    0.296  
  FE_OCPC904_n_36795/ZN   -      A->ZN   R     INV_X4          3  0.009   0.029    0.325  
  FE_OCPC908_n_36795/ZN   -      A->ZN   F     INV_X4          5  0.020   0.015    0.340  
  FE_OCPC911_n_36795/ZN   -      A->ZN   R     INV_X2          3  0.009   0.016    0.356  
  g186062/ZN              -      B1->ZN  F     OAI21_X1        1  0.009   0.013    0.369  
  cpuregs_reg[7][7]/D     -      D       F     DFF_X1          1  0.012   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1570: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[7][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.030
      Required Time:=    0.335
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.028

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.025    0.331  
  g159380/ZN           -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.364  
  cpuregs_reg[7][4]/D  -      D       R     DFF_X1          1  0.017   0.000    0.364  
#------------------------------------------------------------------------------------
Path 1571: VIOLATED (-0.028 ns) Setup Check with Pin mem_instr_reg/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_instr_reg/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.084
      Required Time:=    0.161
       Launch Clock:=   -0.008
          Data Path:+    0.198
              Slack:=   -0.028

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      64  0.068       -   -0.008  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          2  0.068   0.093    0.084  
  FE_OCPC1316_n_7885/ZN  -      A->ZN   F     INV_X1          2  0.019   0.022    0.106  
  g82038__194923/ZN      -      A2->ZN  R     NOR2_X4         3  0.012   0.034    0.141  
  FE_OFC42_n_37737/ZN    -      A->ZN   F     INV_X2          3  0.020   0.018    0.159  
  g166110/ZN             -      A1->ZN  F     AND2_X1         1  0.010   0.030    0.189  
  mem_instr_reg/SI       -      SI      F     SDFF_X1         1  0.007   0.000    0.189  
#--------------------------------------------------------------------------------------
Path 1572: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[4][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.025
      Required Time:=    0.341
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.028

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.044    0.316  
  FE_OFC259_n_15794/Z     -      A->Z    R     BUF_X8         14  0.027   0.034    0.350  
  g194986/ZN              -      B1->ZN  F     OAI22_X1        1  0.013   0.019    0.369  
  cpuregs_reg[4][1]/D     -      D       F     DFF_X1          1  0.010   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1573: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[2][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.102 (P)
            Arrival:=    0.357       -0.005

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.028

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173868/ZN              -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.256  
  g173276/ZN              -      A->ZN   R     INV_X8          4  0.009   0.019    0.275  
  g173275/ZN              -      A1->ZN  F     NAND2_X4        1  0.010   0.022    0.297  
  g161091/ZN              -      A->ZN   R     INV_X16        64  0.017   0.025    0.322  
  g161005/ZN              -      A1->ZN  F     NAND2_X2        1  0.023   0.014    0.336  
  g159952/ZN              -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.355  
  cpuregs_reg[2][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1574: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[3][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.028

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z   -      A->Z    F     BUF_X16        16  0.018   0.034    0.313  
  FE_OFC288_n_5485/ZN  -      A->ZN   R     INV_X8         13  0.009   0.018    0.332  
  g160484/ZN           -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.345  
  g182318/ZN           -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.364  
  cpuregs_reg[3][4]/D  -      D       R     DFF_X1          1  0.018   0.000    0.364  
#------------------------------------------------------------------------------------
Path 1575: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[28][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.212 (P)    0.101 (P)
            Arrival:=    0.355       -0.006

              Setup:-    0.030
      Required Time:=    0.325
       Launch Clock:=   -0.006
          Data Path:+    0.359
              Slack:=   -0.028

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1279_n_36713/Z   -      A->Z    R     BUF_X8          9  0.018   0.034    0.320  
  g193959/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.334  
  g193958/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.353  
  cpuregs_reg[28][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 1576: VIOLATED (-0.028 ns) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.103 (P)
            Arrival:=    0.242       -0.004

              Setup:-    0.033
      Required Time:=    0.210
       Launch Clock:=   -0.004
          Data Path:+    0.241
              Slack:=   -0.028

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      69  0.072       -   -0.004  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          3  0.072   0.113    0.109  
  g177623/ZN             -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.128  
  FE_OFC10_n_19445/ZN    -      A->ZN   R     INV_X4          4  0.010   0.020    0.148  
  FE_OCPC886_n_14973/Z   -      A->Z    R     BUF_X4         10  0.012   0.044    0.192  
  g173148/ZN             -      A1->ZN  F     NAND2_X2        1  0.027   0.019    0.210  
  g173147/ZN             -      A->ZN   R     OAI21_X2        3  0.011   0.027    0.237  
  mem_rdata_q_reg[12]/D  -      D       R     DFF_X2          3  0.030   0.000    0.237  
#--------------------------------------------------------------------------------------
Path 1577: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[5][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.025
      Required Time:=    0.332
       Launch Clock:=   -0.005
          Data Path:+    0.365
              Slack:=   -0.028

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.025    0.324  
  g160292/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.343  
  g159261/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.360  
  cpuregs_reg[5][5]/D     -      D       F     DFF_X1          1  0.011   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 1578: VIOLATED (-0.028 ns) Setup Check with Pin cpuregs_reg[5][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.102 (P)
            Arrival:=    0.358       -0.005

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.028

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.023    0.322  
  g185764/ZN              -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.355  
  cpuregs_reg[5][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1579: VIOLATED (-0.027 ns) Setup Check with Pin cpuregs_reg[15][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.361
              Slack:=   -0.027

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.023    0.322  
  g172809/ZN            -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.355  
  cpuregs_reg[15][2]/D  -      D       R     DFF_X1          1  0.017   0.000    0.355  
#-------------------------------------------------------------------------------------
Path 1580: VIOLATED (-0.027 ns) Setup Check with Pin cpuregs_reg[31][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.006
          Data Path:+    0.372
              Slack:=   -0.027

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC794_n_36052/Z   -      A->Z    R     BUF_X8          1  0.012   0.028    0.315  
  FE_OCPC785_n_36053/ZN  -      A->ZN   F     INV_X8         24  0.010   0.018    0.334  
  g160452/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.349  
  g159445/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.366  
  cpuregs_reg[31][5]/D   -      D       F     DFF_X1          1  0.009   0.000    0.366  
#--------------------------------------------------------------------------------------
Path 1581: VIOLATED (-0.027 ns) Setup Check with Pin cpuregs_reg[27][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.211 (P)    0.101 (P)
            Arrival:=    0.355       -0.006

              Setup:-    0.025
      Required Time:=    0.329
       Launch Clock:=   -0.006
          Data Path:+    0.362
              Slack:=   -0.027

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1589_n_37498/ZN  -      A->ZN   F     INV_X4         14  0.016   0.026    0.318  
  g160355/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.338  
  g185762/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.357  
  cpuregs_reg[27][2]/D    -      D       F     DFF_X1          1  0.011   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 1582: VIOLATED (-0.027 ns) Setup Check with Pin cpuregs_reg[3][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.006
          Data Path:+    0.369
              Slack:=   -0.027

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z   -      A->Z    F     BUF_X16        16  0.018   0.034    0.313  
  FE_OFC288_n_5485/ZN  -      A->ZN   R     INV_X8         13  0.009   0.018    0.332  
  g185525/ZN           -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.345  
  g182320/ZN           -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.363  
  cpuregs_reg[3][6]/D  -      D       R     DFF_X1          1  0.017   0.000    0.363  
#------------------------------------------------------------------------------------
Path 1583: VIOLATED (-0.027 ns) Setup Check with Pin cpuregs_reg[7][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.025
      Required Time:=    0.340
       Launch Clock:=   -0.006
          Data Path:+    0.373
              Slack:=   -0.027

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.025    0.331  
  g160391/ZN           -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.350  
  g159382/ZN           -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.367  
  cpuregs_reg[7][6]/D  -      D       F     DFF_X1          1  0.011   0.000    0.367  
#------------------------------------------------------------------------------------
Path 1584: VIOLATED (-0.026 ns) Setup Check with Pin cpuregs_reg[11][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.219 (P)    0.101 (P)
            Arrival:=    0.362       -0.006

              Setup:-    0.031
      Required Time:=    0.331
       Launch Clock:=   -0.006
          Data Path:+    0.364
              Slack:=   -0.026

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161192/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.051    0.300  
  g190736/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.328  
  FE_RC_1800_0/ZN       -      B1->ZN  R     OAI21_X1        1  0.018   0.030    0.358  
  cpuregs_reg[11][1]/D  -      D       R     DFF_X1          1  0.018   0.000    0.358  
#-------------------------------------------------------------------------------------
Path 1585: VIOLATED (-0.026 ns) Setup Check with Pin cpuregs_reg[11][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.025
      Required Time:=    0.338
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.026

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161192/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.051    0.300  
  g190736/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.328  
  g160103/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.347  
  g159022/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.364  
  cpuregs_reg[11][6]/D  -      D       F     DFF_X1          1  0.011   0.000    0.364  
#-------------------------------------------------------------------------------------
Path 1586: VIOLATED (-0.026 ns) Setup Check with Pin cpuregs_reg[4][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.102 (P)
            Arrival:=    0.356       -0.005

              Setup:-    0.033
      Required Time:=    0.323
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.026

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193/ZN              -      A->ZN   R     AOI21_X4        2  0.019   0.048    0.176  
  g179858/ZN              -      A4->ZN  F     NAND4_X4        2  0.026   0.038    0.214  
  FE_OCPC1167_n_22071/ZN  -      A->ZN   R     INV_X4          4  0.019   0.025    0.239  
  g173867/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.033    0.273  
  FE_OFC252_n_15794/ZN    -      A->ZN   R     INV_X8         19  0.023   0.042    0.314  
  FE_OFC253_n_15794/ZN    -      A->ZN   F     INV_X1          1  0.027   0.010    0.325  
  g194983/ZN              -      A1->ZN  R     OAI22_X1        1  0.008   0.025    0.350  
  cpuregs_reg[4][2]/D     -      D       R     DFF_X1          1  0.028   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 1587: VIOLATED (-0.025 ns) Setup Check with Pin cpuregs_reg[31][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.024
      Required Time:=    0.339
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.025

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN        -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN        -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.247  
  g193289/ZN             -      A1->ZN  R     AND2_X4         2  0.027   0.040    0.288  
  FE_OCPC794_n_36052/Z   -      A->Z    R     BUF_X8          1  0.012   0.028    0.315  
  FE_OCPC785_n_36053/ZN  -      A->ZN   F     INV_X8         24  0.010   0.016    0.332  
  g160453/ZN             -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.347  
  g159446/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.364  
  cpuregs_reg[31][6]/D   -      D       F     DFF_X1          1  0.009   0.000    0.364  
#--------------------------------------------------------------------------------------
Path 1588: VIOLATED (-0.025 ns) Setup Check with Pin cpuregs_reg[11][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.099 (P)
            Arrival:=    0.358       -0.008

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.008
          Data Path:+    0.361
              Slack:=   -0.025

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  R     DFF_X1          1  0.068   0.085    0.077  
  FE_OCPC848_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.014   0.013    0.090  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    F     BUF_X2          4  0.007   0.030    0.120  
  FE_OCPC851_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.009   0.021    0.141  
  FE_RC_2258_0/ZN                -      A2->ZN  F     NAND2_X4        3  0.014   0.029    0.169  
  g166081/ZN                     -      A->ZN   R     INV_X8         10  0.016   0.024    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    R     BUF_X8         13  0.014   0.030    0.224  
  g185751/ZN                     -      A2->ZN  F     NAND2_X1        2  0.013   0.031    0.255  
  FE_RC_1396_0/ZN                -      A2->ZN  F     AND2_X4        13  0.020   0.045    0.300  
  FE_OCPC37387_n_28211/Z         -      A->Z    F     BUF_X4          6  0.012   0.030    0.330  
  g178332/ZN                     -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.353  
  cpuregs_reg[11][2]/D           -      D       R     DFF_X1          1  0.016   0.000    0.353  
#----------------------------------------------------------------------------------------------
Path 1589: VIOLATED (-0.025 ns) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.241       -0.009

              Setup:-    0.028
      Required Time:=    0.213
       Launch Clock:=   -0.009
          Data Path:+    0.247
              Slack:=   -0.025

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                    -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN                    -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN                      -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN                         -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1461_n_29073/ZN                    -      A->ZN   F     INV_X4          5  0.016   0.013    0.147  
  FE_OCPC1468_n_29073/ZN                    -      A->ZN   R     INV_X2          4  0.007   0.033    0.180  
  FE_OCPC1490_n_29073/Z                     -      A->Z    R     BUF_X4          4  0.026   0.028    0.208  
  g81518__6877/ZN                           -      A1->ZN  R     AND2_X1         1  0.009   0.030    0.238  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D  -      D       R     DFF_X1          1  0.008   0.000    0.238  
#---------------------------------------------------------------------------------------------------------
Path 1590: VIOLATED (-0.024 ns) Setup Check with Pin cpuregs_reg[28][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.101 (P)
            Arrival:=    0.363       -0.006

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.006
          Data Path:+    0.363
              Slack:=   -0.024

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN              -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_RC_1238_0/ZN         -      A1->ZN  F     NAND3_X4        1  0.015   0.023    0.257  
  FE_OCPC1269_n_36713/ZN  -      A->ZN   R     INV_X8          9  0.014   0.029    0.286  
  FE_OCPC1276_n_36713/ZN  -      A->ZN   F     INV_X4          2  0.018   0.020    0.306  
  FE_OCPC1286_n_36713/ZN  -      A->ZN   R     INV_X4          4  0.012   0.020    0.326  
  g193965/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.339  
  g193964/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.018    0.357  
  cpuregs_reg[28][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 1591: VIOLATED (-0.024 ns) Setup Check with Pin cpuregs_reg[15][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.101 (P)
            Arrival:=    0.365       -0.006

              Setup:-    0.025
      Required Time:=    0.340
       Launch Clock:=   -0.006
          Data Path:+    0.370
              Slack:=   -0.024

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK   -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN   -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN            -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN        -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN        -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN       -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN       -      A1->ZN  R     NOR2_X4         4  0.015   0.040    0.248  
  g161180/ZN            -      A1->ZN  R     AND2_X4         3  0.027   0.050    0.298  
  g191396/ZN            -      A->ZN   F     INV_X16        62  0.021   0.028    0.327  
  g160167/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.346  
  g159112/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.364  
  cpuregs_reg[15][6]/D  -      D       F     DFF_X1          1  0.011   0.000    0.364  
#-------------------------------------------------------------------------------------
Path 1592: VIOLATED (-0.023 ns) Setup Check with Pin cpuregs_reg[27][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.101 (P)
            Arrival:=    0.356       -0.006

              Setup:-    0.025
      Required Time:=    0.331
       Launch Clock:=   -0.006
          Data Path:+    0.360
              Slack:=   -0.023

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN              -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN          -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN          -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2219_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.010   0.022    0.208  
  FE_RC_2218_0/ZN         -      A1->ZN  R     NOR2_X4         4  0.015   0.039    0.248  
  g194703/ZN              -      A1->ZN  R     AND2_X4         5  0.027   0.044    0.292  
  FE_OCPC1589_n_37498/ZN  -      A->ZN   F     INV_X4         14  0.016   0.024    0.317  
  g160356/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.020    0.336  
  g189278/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.354  
  cpuregs_reg[27][3]/D    -      D       F     DFF_X1          1  0.012   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 1593: VIOLATED (-0.023 ns) Setup Check with Pin cpuregs_reg[7][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.033
      Required Time:=    0.333
       Launch Clock:=   -0.006
          Data Path:+    0.362
              Slack:=   -0.023

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g193296/ZN           -      A1->ZN  R     AND2_X4         4  0.013   0.051    0.306  
  g193295/ZN           -      A->ZN   F     INV_X16        61  0.025   0.022    0.328  
  g193297/ZN           -      A1->ZN  R     OAI22_X1        1  0.016   0.029    0.356  
  cpuregs_reg[7][1]/D  -      D       R     DFF_X1          1  0.028   0.000    0.356  
#------------------------------------------------------------------------------------
Path 1594: VIOLATED (-0.023 ns) Setup Check with Pin cpuregs_reg[3][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.099 (P)
            Arrival:=    0.366       -0.008

              Setup:-    0.033
      Required Time:=    0.333
       Launch Clock:=   -0.008
          Data Path:+    0.364
              Slack:=   -0.023

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_branch_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  latched_branch_reg/QN          -      CK->QN  R     DFF_X1          1  0.068   0.085    0.077  
  FE_OCPC848_n_7880/ZN           -      A->ZN   F     INV_X2          2  0.014   0.013    0.090  
  FE_OCPC1050_FE_OFN23_n_7880/Z  -      A->Z    F     BUF_X2          4  0.007   0.030    0.120  
  FE_OCPC851_n_7880/ZN           -      A->ZN   R     INV_X2          2  0.009   0.021    0.141  
  FE_RC_2258_0/ZN                -      A2->ZN  F     NAND2_X4        3  0.014   0.029    0.169  
  g166081/ZN                     -      A->ZN   R     INV_X8         10  0.016   0.024    0.194  
  FE_OCPC1600_n_1362/Z           -      A->Z    R     BUF_X8         13  0.014   0.030    0.223  
  g185839/ZN                     -      A2->ZN  F     NAND2_X1        2  0.013   0.036    0.260  
  g191354/ZN                     -      A1->ZN  R     NAND2_X4        4  0.024   0.040    0.300  
  g191353/ZN                     -      A->ZN   F     INV_X8         18  0.025   0.019    0.319  
  FE_RC_623_0/ZN                 -      B1->ZN  R     OAI22_X1        1  0.011   0.037    0.356  
  cpuregs_reg[3][1]/D            -      D       R     DFF_X1          1  0.029   0.000    0.356  
#----------------------------------------------------------------------------------------------
Path 1595: VIOLATED (-0.022 ns) Setup Check with Pin cpuregs_reg[3][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.033
      Required Time:=    0.333
       Launch Clock:=   -0.006
          Data Path:+    0.361
              Slack:=   -0.022

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK  -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN  -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN           -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN       -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN       -      A->ZN   R     INV_X8          5  0.015   0.020    0.186  
  FE_RC_2234_0/ZN      -      A2->ZN  R     AND2_X4         1  0.010   0.030    0.216  
  FE_RC_2293_0/ZN      -      A1->ZN  F     NAND3_X4        1  0.008   0.017    0.233  
  FE_RC_2294_0/ZN      -      A->ZN   R     INV_X4          4  0.010   0.022    0.255  
  g161200/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.024    0.279  
  FE_OFC287_n_5485/Z   -      A->Z    F     BUF_X16        16  0.018   0.034    0.313  
  FE_RC_614_0/ZN       -      B2->ZN  R     OAI22_X1        1  0.009   0.042    0.355  
  cpuregs_reg[3][3]/D  -      D       R     DFF_X1          1  0.029   0.000    0.355  
#------------------------------------------------------------------------------------
Path 1596: VIOLATED (-0.020 ns) Setup Check with Pin cpuregs_reg[5][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.020

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.024    0.323  
  g181543/ZN              -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.356  
  cpuregs_reg[5][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1597: VIOLATED (-0.020 ns) Setup Check with Pin cpuregs_reg[1][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.215 (P)    0.101 (P)
            Arrival:=    0.358       -0.006

              Setup:-    0.030
      Required Time:=    0.328
       Launch Clock:=   -0.006
          Data Path:+    0.354
              Slack:=   -0.020

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN             -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC1607_n_31600/Z  -      A->Z    R     BUF_X4          2  0.015   0.026    0.261  
  g191422/ZN             -      A1->ZN  F     NAND2_X2        2  0.010   0.023    0.284  
  g191424/ZN             -      A->ZN   R     INV_X8         18  0.015   0.029    0.313  
  g173018/ZN             -      A2->ZN  F     NAND2_X1        1  0.018   0.016    0.329  
  g173017/ZN             -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.348  
  cpuregs_reg[1][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.348  
#--------------------------------------------------------------------------------------
Path 1598: VIOLATED (-0.019 ns) Setup Check with Pin cpuregs_reg[1][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.214 (P)    0.101 (P)
            Arrival:=    0.357       -0.006

              Setup:-    0.030
      Required Time:=    0.327
       Launch Clock:=   -0.006
          Data Path:+    0.352
              Slack:=   -0.019

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN             -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC1607_n_31600/Z  -      A->Z    R     BUF_X4          2  0.015   0.026    0.261  
  g191422/ZN             -      A1->ZN  F     NAND2_X2        2  0.010   0.023    0.284  
  g191424/ZN             -      A->ZN   R     INV_X8         18  0.015   0.026    0.311  
  g173025/ZN             -      A2->ZN  F     NAND2_X1        1  0.017   0.016    0.326  
  g173024/ZN             -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.346  
  cpuregs_reg[1][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.346  
#--------------------------------------------------------------------------------------
Path 1599: VIOLATED (-0.019 ns) Setup Check with Pin cpuregs_reg[5][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.222 (P)    0.102 (P)
            Arrival:=    0.365       -0.005

              Setup:-    0.025
      Required Time:=    0.340
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.019

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.024    0.323  
  g160293/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.342  
  g159262/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.359  
  cpuregs_reg[5][6]/D     -      D       F     DFF_X1          1  0.011   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 1600: VIOLATED (-0.019 ns) Setup Check with Pin cpuregs_reg[23][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.103 (P)
            Arrival:=    0.356       -0.004

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.004
          Data Path:+    0.349
              Slack:=   -0.019

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK           -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[3]/Q            -      CK->Q   R     DFF_X1          3  0.068   0.118    0.114  
  FE_OCPC779_reg_pc_3/Z      -      A->Z    R     BUF_X1          3  0.023   0.056    0.170  
  add_1312_30_g7092/Z        -      A->Z    R     XOR2_X1         1  0.034   0.053    0.222  
  g189268/ZN                 -      A1->ZN  F     NAND2_X1        1  0.023   0.021    0.243  
  g189266/ZN                 -      A2->ZN  F     AND2_X4         5  0.012   0.042    0.286  
  FE_OCPC900_n_31836/ZN      -      A->ZN   R     INV_X4          4  0.014   0.022    0.307  
  FE_OCPC903_n_31836_dup/ZN  -      A->ZN   F     INV_X4          5  0.012   0.013    0.320  
  FE_RC_1814_0/ZN            -      B2->ZN  R     OAI21_X2        1  0.006   0.025    0.345  
  cpuregs_reg[23][3]/D       -      D       R     DFF_X1          1  0.014   0.000    0.345  
#------------------------------------------------------------------------------------------
Path 1601: VIOLATED (-0.019 ns) Setup Check with Pin cpuregs_reg[5][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.025
      Required Time:=    0.341
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.019

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.024    0.323  
  g160290/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.342  
  g189265/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.360  
  cpuregs_reg[5][3]/D     -      D       F     DFF_X1          1  0.012   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 1602: VIOLATED (-0.019 ns) Setup Check with Pin count_cycle_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.028
      Required Time:=    0.219
       Launch Clock:=   -0.003
          Data Path:+    0.240
              Slack:=   -0.019

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK         -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_cycle_reg[0]/Q          -      CK->Q   R     DFF_X1          2  0.065   0.110    0.107  
  FE_OCPC1442_count_cycle_0/Z   -      A->Z    R     BUF_X1          3  0.016   0.038    0.145  
  FE_OCPC37165_count_cycle_0/Z  -      A->Z    R     BUF_X1          2  0.019   0.030    0.176  
  FE_RC_1850_0/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.189  
  FE_RC_1849_0/ZN               -      A->ZN   R     OAI21_X1        1  0.007   0.017    0.206  
  g166352/ZN                    -      A1->ZN  R     AND2_X1         1  0.015   0.032    0.238  
  count_cycle_reg[1]/D          -      D       R     DFF_X1          1  0.010   0.000    0.238  
#---------------------------------------------------------------------------------------------
Path 1603: VIOLATED (-0.018 ns) Setup Check with Pin cpuregs_reg[5][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.102 (P)
            Arrival:=    0.366       -0.005

              Setup:-    0.025
      Required Time:=    0.341
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.018

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN    -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN          -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN          -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_OCPC1555_n_31766/ZN  -      A->ZN   R     INV_X4          4  0.024   0.025    0.247  
  FE_RC_488_0/ZN          -      A1->ZN  F     NAND3_X2        1  0.013   0.023    0.270  
  FE_RC_489_0/ZN          -      A->ZN   R     INV_X4          1  0.015   0.029    0.299  
  g161120/ZN              -      A->ZN   F     INV_X16        64  0.018   0.024    0.323  
  g160291/ZN              -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.342  
  g159260/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.359  
  cpuregs_reg[5][4]/D     -      D       F     DFF_X1          1  0.011   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 1604: VIOLATED (-0.018 ns) Setup Check with Pin cpuregs_reg[29][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.363       -0.005

              Setup:-    0.030
      Required Time:=    0.333
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.018

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK           -      CK      R     (arrival)      62  0.070       -   -0.005  
  latched_stalu_reg/QN           -      CK->QN  F     DFF_X1          1  0.070   0.092    0.087  
  FE_RC_739_0/ZN                 -      A->ZN   R     INV_X4          2  0.017   0.033    0.120  
  FE_OCPC564_FE_OFN26_n_7881/ZN  -      A->ZN   F     INV_X16        21  0.021   0.025    0.145  
  FE_OCPC566_FE_OFN26_n_7881/ZN  -      A->ZN   R     INV_X8          2  0.015   0.016    0.161  
  g188163/ZN                     -      A1->ZN  F     NAND2_X4        2  0.008   0.014    0.176  
  FE_OCPC1162_n_30667/Z          -      A->Z    F     BUF_X2          1  0.009   0.025    0.201  
  g188161/ZN                     -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.223  
  g185521/ZN                     -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.242  
  g185519/ZN                     -      A2->ZN  R     NAND2_X4        3  0.010   0.029    0.272  
  FE_OCPC1225_n_27974/Z          -      A->Z    R     BUF_X16        17  0.019   0.037    0.309  
  FE_OFC89_n_27974/ZN            -      A->ZN   F     INV_X8         13  0.016   0.014    0.323  
  g158920__1309/ZN               -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.352  
  cpuregs_reg[29][6]/D           -      D       R     DFF_X1          1  0.017   0.000    0.352  
#----------------------------------------------------------------------------------------------
Path 1605: VIOLATED (-0.018 ns) Setup Check with Pin cpuregs_reg[29][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.213 (P)    0.103 (P)
            Arrival:=    0.356       -0.004

              Setup:-    0.030
      Required Time:=    0.326
       Launch Clock:=   -0.004
          Data Path:+    0.347
              Slack:=   -0.018

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK           -      CK      R     (arrival)      59  0.068       -   -0.004  
  reg_pc_reg[3]/Q            -      CK->Q   R     DFF_X1          3  0.068   0.118    0.114  
  FE_OCPC779_reg_pc_3/Z      -      A->Z    R     BUF_X1          3  0.023   0.056    0.170  
  add_1312_30_g7092/Z        -      A->Z    R     XOR2_X1         1  0.034   0.053    0.222  
  g189268/ZN                 -      A1->ZN  F     NAND2_X1        1  0.023   0.021    0.243  
  g189266/ZN                 -      A2->ZN  F     AND2_X4         5  0.012   0.042    0.286  
  FE_OCPC900_n_31836/ZN      -      A->ZN   R     INV_X4          4  0.014   0.022    0.307  
  FE_OCPC903_n_31836_dup/ZN  -      A->ZN   F     INV_X4          5  0.012   0.013    0.320  
  g189280/ZN                 -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.343  
  cpuregs_reg[29][3]/D       -      D       R     DFF_X1          1  0.016   0.000    0.343  
#------------------------------------------------------------------------------------------
Path 1606: VIOLATED (-0.015 ns) Setup Check with Pin cpuregs_reg[29][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.220 (P)    0.102 (P)
            Arrival:=    0.364       -0.005

              Setup:-    0.024
      Required Time:=    0.340
       Launch Clock:=   -0.005
          Data Path:+    0.359
              Slack:=   -0.015

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK   -      CK      R     (arrival)      62  0.070       -   -0.005  
  cpu_state_reg[6]/Q    -      CK->Q   R     DFF_X1          1  0.070   0.107    0.102  
  g173181_dup186885/ZN  -      A1->ZN  F     NAND2_X2        2  0.012   0.025    0.127  
  g189193_dup/ZN        -      A->ZN   R     AOI21_X4        3  0.019   0.050    0.177  
  g187834_dup/ZN        -      A3->ZN  F     NAND4_X4        3  0.027   0.044    0.222  
  FE_RC_2343_0/ZN       -      A1->ZN  R     NOR2_X4         3  0.024   0.042    0.264  
  g161094/ZN            -      A->ZN   F     INV_X8         11  0.027   0.025    0.289  
  FE_OCPC1148_n_5504/Z  -      A->Z    F     BUF_X16        25  0.014   0.034    0.323  
  g160405/ZN            -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.337  
  g158984/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.354  
  cpuregs_reg[29][5]/D  -      D       F     DFF_X1          1  0.008   0.000    0.354  
#-------------------------------------------------------------------------------------
Path 1607: VIOLATED (-0.013 ns) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.098 (P)
            Arrival:=    0.242       -0.009

              Setup:-    0.034
      Required Time:=    0.208
       Launch Clock:=   -0.009
          Data Path:+    0.230
              Slack:=   -0.013

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                       -      CK      R     (arrival)      64  0.068       -   -0.009  
  decoder_trigger_reg/QN                       -      CK->QN  R     DFF_X1          2  0.068   0.098    0.089  
  FE_OCPC951_n_7871/ZN                         -      A->ZN   F     INV_X1          1  0.024   0.020    0.109  
  g82000__186577/ZN                            -      A2->ZN  R     NAND2_X4        2  0.011   0.025    0.135  
  FE_OCPC1459_n_29073/ZN                       -      A->ZN   F     INV_X8         12  0.016   0.017    0.152  
  FE_OCPC1464_n_29073/Z                        -      A->Z    F     BUF_X4          3  0.010   0.027    0.178  
  FE_RC_702_0/ZN                               -      B1->ZN  R     OAI221_X1       1  0.006   0.042    0.221  
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D  -      D       R     DFF_X1          1  0.034   0.000    0.221  
#------------------------------------------------------------------------------------------------------------
Path 1608: VIOLATED (-0.012 ns) Setup Check with Pin cpuregs_reg[1][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.223 (P)    0.101 (P)
            Arrival:=    0.366       -0.006

              Setup:-    0.030
      Required Time:=    0.336
       Launch Clock:=   -0.006
          Data Path:+    0.354
              Slack:=   -0.012

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.006  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.070   0.093    0.087  
  g166315/ZN             -      A1->ZN  R     AND2_X1         1  0.020   0.049    0.136  
  FE_RC_165_0/ZN         -      A2->ZN  F     NAND3_X4        1  0.020   0.030    0.166  
  FE_RC_166_0/ZN         -      A->ZN   R     INV_X8          5  0.015   0.021    0.186  
  g189058/ZN             -      A2->ZN  R     AND3_X4         5  0.010   0.048    0.234  
  FE_OCPC1607_n_31600/Z  -      A->Z    R     BUF_X4          2  0.015   0.026    0.261  
  g191422/ZN             -      A1->ZN  F     NAND2_X2        2  0.010   0.023    0.284  
  g191424/ZN             -      A->ZN   R     INV_X8         18  0.015   0.030    0.314  
  g185523/ZN             -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.330  
  g173019/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.348  
  cpuregs_reg[1][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.348  
#--------------------------------------------------------------------------------------
Path 1609: MET (0.006 ns) Setup Check with Pin latched_stalu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) latched_stalu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.099 (P)
            Arrival:=    0.245       -0.008

              Setup:-    0.034
      Required Time:=    0.211
       Launch Clock:=   -0.008
          Data Path:+    0.213
              Slack:=    0.006

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  cpu_state_reg[3]/QN          -      CK->QN  F     DFF_X1          2  0.068   0.087    0.079  
  FE_OCPC682_n_7855/Z          -      A->Z    F     BUF_X2          1  0.015   0.028    0.107  
  FE_OCPC1502_n_7855/ZN        -      A->ZN   R     INV_X2          5  0.005   0.020    0.127  
  g166439/ZN                   -      A1->ZN  F     NAND2_X2        4  0.015   0.025    0.153  
  FE_RC_2348_0/ZN              -      A1->ZN  R     NOR2_X4         3  0.015   0.025    0.177  
  FE_OCPC1626_FE_RN_1085_0/ZN  -      A->ZN   F     INV_X1          1  0.014   0.009    0.186  
  FE_RC_2347_0/ZN              -      A->ZN   R     OAI221_X1       1  0.005   0.019    0.205  
  latched_stalu_reg/D          -      D       R     DFF_X1          1  0.033   0.000    0.205  
#--------------------------------------------------------------------------------------------
Path 1610: MET (0.007 ns) Setup Check with Pin mem_wdata_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.104 (P)
            Arrival:=    0.245       -0.003

              Setup:-    0.079
      Required Time:=    0.166
       Launch Clock:=   -0.003
          Data Path:+    0.162
              Slack:=    0.007

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK      -      CK      R     (arrival)      61  0.067       -   -0.003  
  reg_op2_reg[7]/QN      -      CK->QN  R     DFFR_X1         2  0.067   0.097    0.094  
  FE_OCPC1394_n_8167/ZN  -      A->ZN   F     INV_X2          3  0.022   0.020    0.115  
  FE_OFC505_n_8167/Z     -      A->Z    F     CLKBUF_X3       4  0.011   0.044    0.159  
  mem_wdata_reg[7]/D     -      D       F     SDFF_X1         4  0.016   0.000    0.159  
#--------------------------------------------------------------------------------------
Path 1611: MET (0.008 ns) Setup Check with Pin mem_wdata_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.067
      Required Time:=    0.179
       Launch Clock:=   -0.004
          Data Path:+    0.175
              Slack:=    0.008

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[3]/QN    -      CK->QN  F     DFFR_X1         3  0.070   0.092    0.088  
  FE_OCPC653_n_8163/Z  -      A->Z    F     BUF_X4          5  0.017   0.033    0.121  
  fopt174256/ZN        -      A->ZN   R     INV_X1          4  0.007   0.050    0.171  
  mem_wdata_reg[3]/D   -      D       R     SDFF_X1         4  0.043   0.000    0.171  
#------------------------------------------------------------------------------------
Path 1612: MET (0.009 ns) Setup Check with Pin mem_wdata_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.076
      Required Time:=    0.170
       Launch Clock:=   -0.004
          Data Path:+    0.165
              Slack:=    0.009

#---------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK                          -      CK     R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[4]/Q                           -      CK->Q  F     DFFR_X1         2  0.070   0.107    0.103  
  FE_OCPC1352_FE_OFN30146_mem_la_wdata_4/ZN  -      A->ZN  R     INV_X1          3  0.010   0.050    0.152  
  FE_OCPC577_FE_OFN30146_mem_la_wdata_4/ZN   -      A->ZN  F     INV_X1          1  0.040   0.008    0.160  
  mem_wdata_reg[4]/D                         -      D      F     SDFF_X1         1  0.009   0.000    0.160  
#---------------------------------------------------------------------------------------------------------
Path 1613: MET (0.010 ns) Setup Check with Pin mem_wdata_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.074
      Required Time:=    0.172
       Launch Clock:=   -0.004
          Data Path:+    0.166
              Slack:=    0.010

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK      -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[1]/QN      -      CK->QN  R     DFFR_X1         3  0.070   0.097    0.094  
  FE_OCPC1228_n_8161/Z   -      A->Z    R     BUF_X4          5  0.022   0.034    0.128  
  FE_OCPC37104_n_8161/Z  -      A->Z    R     BUF_X1          1  0.014   0.027    0.154  
  FE_OCPC655_n_8161/ZN   -      A->ZN   F     INV_X1          1  0.009   0.008    0.162  
  mem_wdata_reg[1]/D     -      D       F     SDFF_X1         1  0.004   0.000    0.162  
#--------------------------------------------------------------------------------------
Path 1614: MET (0.019 ns) Setup Check with Pin mem_wdata_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.105 (P)
            Arrival:=    0.246       -0.002

              Setup:-    0.078
      Required Time:=    0.167
       Launch Clock:=   -0.002
          Data Path:+    0.151
              Slack:=    0.019

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK              -      CK      R     (arrival)      61  0.067       -   -0.002  
  reg_op2_reg[6]/QN              -      CK->QN  R     DFFR_X1         1  0.067   0.095    0.093  
  FE_OFC540_n_8166/ZN            -      A->ZN   F     INV_X4          5  0.020   0.015    0.109  
  FE_OCPC37278_mem_la_wdata_6/Z  -      A->Z    F     BUF_X2          6  0.009   0.040    0.149  
  mem_wdata_reg[6]/D             -      D       F     SDFF_X1         6  0.015   0.000    0.149  
#----------------------------------------------------------------------------------------------
Path 1615: MET (0.021 ns) Setup Check with Pin instr_jal_reg/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (F) instr_jal_reg/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.099 (P)    0.099 (P)
            Arrival:=    0.242       -0.008

              Setup:-    0.084
      Required Time:=    0.159
       Launch Clock:=   -0.008
          Data Path:+    0.145
              Slack:=    0.021

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK         -      CK     R     (arrival)      64  0.068       -   -0.008  
  instr_jal_reg/Q          -      CK->Q  F     SDFF_X1         1  0.068   0.082    0.074  
  FE_OCPC1627_instr_jal/Z  -      A->Z   F     BUF_X4          7  0.014   0.034    0.108  
  FE_OCPC1630_instr_jal/Z  -      A->Z   F     BUF_X4          7  0.009   0.030    0.138  
  instr_jal_reg/SI         -      SI     F     SDFF_X1         7  0.008   0.000    0.138  
#---------------------------------------------------------------------------------------
Path 1616: MET (0.021 ns) Setup Check with Pin mem_wdata_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.067
      Required Time:=    0.179
       Launch Clock:=   -0.004
          Data Path:+    0.162
              Slack:=    0.021

#-----------------------------------------------------------------------------------
# Timing Point        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[2]/QN   -      CK->QN  F     DFFR_X1         4  0.070   0.099    0.095  
  fopt183739/ZN       -      A->ZN   R     INV_X1          5  0.021   0.063    0.158  
  mem_wdata_reg[2]/D  -      D       R     SDFF_X1         5  0.047   0.000    0.158  
#-----------------------------------------------------------------------------------
Path 1617: MET (0.027 ns) Setup Check with Pin count_instr_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.073
      Required Time:=    0.174
       Launch Clock:=   -0.003
          Data Path:+    0.149
              Slack:=    0.027

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK        -      CK     R     (arrival)      59  0.065       -   -0.003  
  count_instr_reg[0]/Q         -      CK->Q  F     SDFF_X2         2  0.065   0.107    0.104  
  FE_OCPC1489_count_instr_0/Z  -      A->Z   F     BUF_X1          3  0.019   0.043    0.147  
  count_instr_reg[0]/SE        -      SE     F     SDFF_X2         3  0.012   0.000    0.147  
#-------------------------------------------------------------------------------------------
Path 1618: MET (0.037 ns) Setup Check with Pin mem_wdata_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.079
      Required Time:=    0.167
       Launch Clock:=   -0.004
          Data Path:+    0.134
              Slack:=    0.037

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK    -      CK      R     (arrival)      62  0.070       -   -0.004  
  reg_op2_reg[5]/QN    -      CK->QN  R     DFFR_X1         3  0.070   0.104    0.100  
  FE_DBTC37_n_8165/ZN  -      A->ZN   F     INV_X2          6  0.028   0.030    0.130  
  mem_wdata_reg[5]/D   -      D       F     SDFF_X1         6  0.016   0.000    0.130  
#------------------------------------------------------------------------------------
Path 1619: MET (0.037 ns) Setup Check with Pin mem_addr_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.128
              Slack:=    0.037

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[23]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_addr_reg[23]/Q   -      CK->Q  F     SDFFR_X2        2  0.066   0.128    0.124  
  mem_addr_reg[23]/SI  -      SI     F     SDFFR_X2        2  0.027   0.000    0.124  
#-----------------------------------------------------------------------------------
Path 1620: MET (0.037 ns) Setup Check with Pin mem_addr_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.085
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.127
              Slack:=    0.037

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[31]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_addr_reg[31]/Q   -      CK->Q  F     SDFFR_X2        2  0.066   0.127    0.123  
  mem_addr_reg[31]/SI  -      SI     F     SDFFR_X2        2  0.026   0.000    0.123  
#-----------------------------------------------------------------------------------
Path 1621: MET (0.040 ns) Setup Check with Pin mem_wdata_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.075
      Required Time:=    0.170
       Launch Clock:=   -0.005
          Data Path:+    0.135
              Slack:=    0.040

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK            -      CK      R     (arrival)      62  0.070       -   -0.005  
  reg_op2_reg[0]/QN            -      CK->QN  R     DFF_X1          1  0.070   0.093    0.089  
  FE_OFC465_n_8160/ZN          -      A->ZN   F     INV_X4          3  0.020   0.015    0.104  
  FE_OCPC661_mem_la_wdata_0/Z  -      A->Z    F     BUF_X8          6  0.008   0.027    0.131  
  mem_wdata_reg[0]/D           -      D       F     SDFF_X1         6  0.006   0.000    0.131  
#--------------------------------------------------------------------------------------------
Path 1622: MET (0.046 ns) Setup Check with Pin mem_addr_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.084
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.119
              Slack:=    0.046

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[17]/CK  -      CK     R     (arrival)      61  0.067       -   -0.002  
  mem_addr_reg[17]/Q   -      CK->Q  F     SDFFR_X2        2  0.067   0.119    0.118  
  mem_addr_reg[17]/SI  -      SI     F     SDFFR_X2        2  0.023   0.000    0.118  
#-----------------------------------------------------------------------------------
Path 1623: MET (0.047 ns) Setup Check with Pin mem_addr_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.084
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.119
              Slack:=    0.047

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[10]/CK  -      CK     R     (arrival)      61  0.067       -   -0.002  
  mem_addr_reg[10]/Q   -      CK->Q  F     SDFFR_X2        2  0.067   0.119    0.117  
  mem_addr_reg[10]/SI  -      SI     F     SDFFR_X2        2  0.023   0.000    0.117  
#-----------------------------------------------------------------------------------
Path 1624: MET (0.047 ns) Setup Check with Pin mem_addr_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.105 (P)    0.105 (P)
            Arrival:=    0.248       -0.002

              Setup:-    0.084
      Required Time:=    0.164
       Launch Clock:=   -0.002
          Data Path:+    0.119
              Slack:=    0.047

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[9]/CK  -      CK     R     (arrival)      61  0.067       -   -0.002  
  mem_addr_reg[9]/Q   -      CK->Q  F     SDFFR_X2        2  0.067   0.119    0.117  
  mem_addr_reg[9]/SI  -      SI     F     SDFFR_X2        2  0.023   0.000    0.117  
#----------------------------------------------------------------------------------
Path 1625: MET (0.048 ns) Setup Check with Pin mem_addr_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.084
      Required Time:=    0.162
       Launch Clock:=   -0.004
          Data Path:+    0.118
              Slack:=    0.048

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[15]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_addr_reg[15]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.118    0.114  
  mem_addr_reg[15]/SI  -      SI     F     SDFFR_X2        2  0.023   0.000    0.114  
#-----------------------------------------------------------------------------------
Path 1626: MET (0.048 ns) Setup Check with Pin mem_addr_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.084
      Required Time:=    0.162
       Launch Clock:=   -0.004
          Data Path:+    0.118
              Slack:=    0.048

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[8]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_addr_reg[8]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.118    0.114  
  mem_addr_reg[8]/SI  -      SI     F     SDFFR_X2        2  0.022   0.000    0.114  
#----------------------------------------------------------------------------------
Path 1627: MET (0.048 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.092
      Required Time:=    0.154
       Launch Clock:=   -0.004
          Data Path:+    0.110
              Slack:=    0.048

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_rdata_q_reg[23]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.110    0.106  
  mem_rdata_q_reg[23]/SI  -      SI     F     SDFF_X1         3  0.028   0.000    0.106  
#--------------------------------------------------------------------------------------
Path 1628: MET (0.049 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.084
      Required Time:=    0.162
       Launch Clock:=   -0.003
          Data Path:+    0.117
              Slack:=    0.049

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[26]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.117    0.114  
  mem_wdata_reg[26]/SI  -      SI     F     SDFFR_X2        2  0.022   0.000    0.114  
#------------------------------------------------------------------------------------
Path 1629: MET (0.049 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.091
      Required Time:=    0.155
       Launch Clock:=   -0.004
          Data Path:+    0.109
              Slack:=    0.049

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_rdata_q_reg[24]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.109    0.105  
  mem_rdata_q_reg[24]/SI  -      SI     F     SDFF_X1         3  0.027   0.000    0.105  
#--------------------------------------------------------------------------------------
Path 1630: MET (0.050 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.084
      Required Time:=    0.163
       Launch Clock:=   -0.003
          Data Path:+    0.116
              Slack:=    0.050

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[25]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.116    0.113  
  mem_wdata_reg[25]/SI  -      SI     F     SDFFR_X2        2  0.022   0.000    0.113  
#------------------------------------------------------------------------------------
Path 1631: MET (0.050 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.084
      Required Time:=    0.163
       Launch Clock:=   -0.003
          Data Path:+    0.116
              Slack:=    0.050

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[30]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.116    0.113  
  mem_wdata_reg[30]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.113  
#------------------------------------------------------------------------------------
Path 1632: MET (0.050 ns) Setup Check with Pin mem_addr_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.084
      Required Time:=    0.162
       Launch Clock:=   -0.004
          Data Path:+    0.116
              Slack:=    0.050

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[14]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_addr_reg[14]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.116    0.112  
  mem_addr_reg[14]/SI  -      SI     F     SDFFR_X2        2  0.022   0.000    0.112  
#-----------------------------------------------------------------------------------
Path 1633: MET (0.051 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.084
      Required Time:=    0.163
       Launch Clock:=   -0.003
          Data Path:+    0.115
              Slack:=    0.051

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[24]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.115    0.112  
  mem_wdata_reg[24]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.112  
#------------------------------------------------------------------------------------
Path 1634: MET (0.051 ns) Setup Check with Pin mem_addr_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.084
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.115
              Slack:=    0.051

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[30]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_addr_reg[30]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.115    0.110  
  mem_addr_reg[30]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.110  
#-----------------------------------------------------------------------------------
Path 1635: MET (0.051 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.084
      Required Time:=    0.163
       Launch Clock:=   -0.003
          Data Path:+    0.115
              Slack:=    0.051

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[29]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.115    0.111  
  mem_wdata_reg[29]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.111  
#------------------------------------------------------------------------------------
Path 1636: MET (0.051 ns) Setup Check with Pin mem_addr_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.084
      Required Time:=    0.162
       Launch Clock:=   -0.004
          Data Path:+    0.115
              Slack:=    0.051

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[12]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_addr_reg[12]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.115    0.111  
  mem_addr_reg[12]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.111  
#-----------------------------------------------------------------------------------
Path 1637: MET (0.051 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.091
      Required Time:=    0.155
       Launch Clock:=   -0.004
          Data Path:+    0.108
              Slack:=    0.051

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[20]/Q   -      CK->Q  F     SDFF_X1         3  0.066   0.108    0.104  
  mem_rdata_q_reg[20]/SI  -      SI     F     SDFF_X1         3  0.027   0.000    0.104  
#--------------------------------------------------------------------------------------
Path 1638: MET (0.052 ns) Setup Check with Pin mem_addr_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.114
              Slack:=    0.052

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[6]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  mem_addr_reg[6]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.114    0.109  
  mem_addr_reg[6]/SI  -      SI     F     SDFFR_X2        2  0.021   0.000    0.109  
#----------------------------------------------------------------------------------
Path 1639: MET (0.053 ns) Setup Check with Pin mem_addr_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.113
              Slack:=    0.053

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[5]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  mem_addr_reg[5]/Q   -      CK->Q  F     SDFFR_X2        2  0.070   0.113    0.108  
  mem_addr_reg[5]/SI  -      SI     F     SDFFR_X2        2  0.020   0.000    0.108  
#----------------------------------------------------------------------------------
Path 1640: MET (0.054 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.090
      Required Time:=    0.156
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.054

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[21]/Q   -      CK->Q  F     SDFF_X1         4  0.066   0.106    0.102  
  mem_rdata_q_reg[21]/SI  -      SI     F     SDFF_X1         4  0.026   0.000    0.102  
#--------------------------------------------------------------------------------------
Path 1641: MET (0.054 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.112
              Slack:=    0.054

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[27]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.112    0.109  
  mem_wdata_reg[27]/SI  -      SI     F     SDFFR_X2        2  0.020   0.000    0.109  
#------------------------------------------------------------------------------------
Path 1642: MET (0.054 ns) Setup Check with Pin is_slti_blt_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_slt_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_slti_blt_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.096 (P)
            Arrival:=    0.240       -0.011

              Setup:-    0.024
      Required Time:=    0.215
       Launch Clock:=   -0.011
          Data Path:+    0.172
              Slack:=    0.054

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_slt_reg/CK       -      CK      R     (arrival)      64  0.068       -   -0.011  
  instr_slt_reg/Q        -      CK->Q   F     DFF_X1          2  0.068   0.100    0.089  
  g82404/ZN              -      A->ZN   R     INV_X1          1  0.008   0.012    0.101  
  g82191__194692/ZN      -      A1->ZN  F     NAND2_X1        2  0.007   0.016    0.116  
  g81800__2391/ZN        -      A1->ZN  F     OR2_X1          1  0.009   0.045    0.161  
  is_slti_blt_slt_reg/D  -      D       F     DFF_X1          1  0.009   0.000    0.161  
#--------------------------------------------------------------------------------------
Path 1643: MET (0.055 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.112
              Slack:=    0.055

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[28]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.112    0.108  
  mem_wdata_reg[28]/SI  -      SI     F     SDFFR_X2        2  0.020   0.000    0.108  
#------------------------------------------------------------------------------------
Path 1644: MET (0.056 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.111
              Slack:=    0.056

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[31]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.111    0.107  
  mem_wdata_reg[31]/SI  -      SI     F     SDFFR_X2        2  0.019   0.000    0.107  
#------------------------------------------------------------------------------------
Path 1645: MET (0.056 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.090
      Required Time:=    0.156
       Launch Clock:=   -0.004
          Data Path:+    0.104
              Slack:=    0.056

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[26]/Q   -      CK->Q  F     SDFF_X1         3  0.066   0.104    0.100  
  mem_rdata_q_reg[26]/SI  -      SI     F     SDFF_X1         3  0.024   0.000    0.100  
#--------------------------------------------------------------------------------------
Path 1646: MET (0.059 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.090
      Required Time:=    0.156
       Launch Clock:=   -0.004
          Data Path:+    0.102
              Slack:=    0.059

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[25]/Q   -      CK->Q  F     SDFF_X1         3  0.066   0.102    0.098  
  mem_rdata_q_reg[25]/SI  -      SI     F     SDFF_X1         3  0.024   0.000    0.098  
#--------------------------------------------------------------------------------------
Path 1647: MET (0.059 ns) Setup Check with Pin mem_addr_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.108
              Slack:=    0.059

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[3]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_addr_reg[3]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.103  
  mem_addr_reg[3]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#----------------------------------------------------------------------------------
Path 1648: MET (0.059 ns) Setup Check with Pin mem_addr_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.108
              Slack:=    0.059

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[2]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_addr_reg[2]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.103  
  mem_addr_reg[2]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#----------------------------------------------------------------------------------
Path 1649: MET (0.059 ns) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lui_auipc_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.099 (P)
            Arrival:=    0.240       -0.008

              Setup:-    0.024
      Required Time:=    0.216
       Launch Clock:=   -0.008
          Data Path:+    0.164
              Slack:=    0.059

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_jal_reg/CK          -      CK      R     (arrival)      64  0.068       -   -0.008  
  instr_jal_reg/Q           -      CK->Q   F     SDFF_X1         1  0.068   0.082    0.074  
  FE_OCPC1627_instr_jal/Z   -      A->Z    F     BUF_X4          7  0.014   0.034    0.108  
  FE_OCPC1628_instr_jal/ZN  -      A->ZN   R     INV_X1          2  0.009   0.033    0.141  
  g81897__3772/ZN           -      A2->ZN  F     NAND2_X1        1  0.024   0.016    0.156  
  is_lui_auipc_jal_reg/D    -      D       F     DFF_X1          1  0.009   0.000    0.156  
#-----------------------------------------------------------------------------------------
Path 1650: MET (0.059 ns) Setup Check with Pin mem_addr_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.108
              Slack:=    0.059

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[29]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[29]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.104  
  mem_addr_reg[29]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.104  
#-----------------------------------------------------------------------------------
Path 1651: MET (0.059 ns) Setup Check with Pin mem_addr_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.108
              Slack:=    0.059

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[26]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[26]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.104  
  mem_addr_reg[26]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.104  
#-----------------------------------------------------------------------------------
Path 1652: MET (0.060 ns) Setup Check with Pin mem_addr_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.108
              Slack:=    0.060

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[7]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_addr_reg[7]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.103  
  mem_addr_reg[7]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#----------------------------------------------------------------------------------
Path 1653: MET (0.060 ns) Setup Check with Pin mem_addr_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.108
              Slack:=    0.060

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[16]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[16]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.108    0.103  
  mem_addr_reg[16]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#-----------------------------------------------------------------------------------
Path 1654: MET (0.060 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.090
      Required Time:=    0.156
       Launch Clock:=   -0.004
          Data Path:+    0.101
              Slack:=    0.060

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_rdata_q_reg[22]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.101    0.096  
  mem_rdata_q_reg[22]/SI  -      SI     F     SDFF_X1         3  0.023   0.000    0.096  
#--------------------------------------------------------------------------------------
Path 1655: MET (0.060 ns) Setup Check with Pin mem_addr_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.060

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[13]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[13]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.107    0.103  
  mem_addr_reg[13]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#-----------------------------------------------------------------------------------
Path 1656: MET (0.060 ns) Setup Check with Pin mem_addr_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.005
          Data Path:+    0.107
              Slack:=    0.060

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[4]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_addr_reg[4]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.107    0.102  
  mem_addr_reg[4]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.102  
#----------------------------------------------------------------------------------
Path 1657: MET (0.060 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.089
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.100
              Slack:=    0.060

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  mem_rdata_q_reg[31]/Q   -      CK->Q  F     SDFF_X1         5  0.070   0.100    0.095  
  mem_rdata_q_reg[31]/SI  -      SI     F     SDFF_X1         5  0.022   0.000    0.095  
#--------------------------------------------------------------------------------------
Path 1658: MET (0.061 ns) Setup Check with Pin mem_addr_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.061

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[28]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[28]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.107    0.103  
  mem_addr_reg[28]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#-----------------------------------------------------------------------------------
Path 1659: MET (0.061 ns) Setup Check with Pin mem_addr_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.061

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[18]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[18]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.107    0.102  
  mem_addr_reg[18]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1660: MET (0.061 ns) Setup Check with Pin mem_addr_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.163
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=    0.061

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[19]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[19]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.107    0.102  
  mem_addr_reg[19]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1661: MET (0.061 ns) Setup Check with Pin mem_addr_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.083
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.061

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[11]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[11]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[11]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1662: MET (0.062 ns) Setup Check with Pin mem_addr_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[20]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[20]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[20]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1663: MET (0.062 ns) Setup Check with Pin mem_addr_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[27]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[27]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[27]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1664: MET (0.062 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.089
      Required Time:=    0.157
       Launch Clock:=   -0.004
          Data Path:+    0.099
              Slack:=    0.062

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[27]/Q   -      CK->Q  F     SDFF_X1         4  0.066   0.099    0.095  
  mem_rdata_q_reg[27]/SI  -      SI     F     SDFF_X1         4  0.022   0.000    0.095  
#--------------------------------------------------------------------------------------
Path 1665: MET (0.062 ns) Setup Check with Pin mem_addr_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[25]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[25]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[25]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1666: MET (0.062 ns) Setup Check with Pin mem_addr_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[24]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[24]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[24]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1667: MET (0.062 ns) Setup Check with Pin mem_addr_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[21]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[21]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.106    0.102  
  mem_addr_reg[21]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1668: MET (0.062 ns) Setup Check with Pin mem_addr_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.082
      Required Time:=    0.164
       Launch Clock:=   -0.004
          Data Path:+    0.105
              Slack:=    0.062

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[22]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_addr_reg[22]/Q   -      CK->Q  F     SDFFR_X2        2  0.072   0.105    0.102  
  mem_addr_reg[22]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.102  
#-----------------------------------------------------------------------------------
Path 1669: MET (0.063 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.089
      Required Time:=    0.151
       Launch Clock:=   -0.010
          Data Path:+    0.098
              Slack:=    0.063

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK  -      CK     R     (arrival)      59  0.068       -   -0.010  
  mem_rdata_q_reg[7]/Q   -      CK->Q  F     SDFF_X1         4  0.068   0.098    0.089  
  mem_rdata_q_reg[7]/SI  -      SI     F     SDFF_X1         4  0.022   0.000    0.089  
#-------------------------------------------------------------------------------------
Path 1670: MET (0.063 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.089
      Required Time:=    0.157
       Launch Clock:=   -0.004
          Data Path:+    0.098
              Slack:=    0.063

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[29]/Q   -      CK->Q  F     SDFF_X1         3  0.066   0.098    0.094  
  mem_rdata_q_reg[29]/SI  -      SI     F     SDFF_X1         3  0.022   0.000    0.094  
#--------------------------------------------------------------------------------------
Path 1671: MET (0.063 ns) Setup Check with Pin count_cycle_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.029
      Required Time:=    0.218
       Launch Clock:=   -0.003
          Data Path:+    0.158
              Slack:=    0.063

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      59  0.065       -   -0.003  
  count_cycle_reg[0]/Q         -      CK->Q   F     DFF_X1          2  0.065   0.102    0.099  
  FE_OCPC1442_count_cycle_0/Z  -      A->Z    F     BUF_X1          3  0.009   0.035    0.134  
  g166134/ZN                   -      A1->ZN  R     NOR2_X1         1  0.010   0.021    0.155  
  count_cycle_reg[0]/D         -      D       R     DFF_X1          1  0.014   0.000    0.155  
#--------------------------------------------------------------------------------------------
Path 1672: MET (0.067 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.005
          Data Path:+    0.095
              Slack:=    0.067

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_j_reg[13]/Q   -      CK->Q  F     SDFF_X1         4  0.070   0.095    0.090  
  decoded_imm_j_reg[13]/SI  -      SI     F     SDFF_X1         4  0.020   0.000    0.090  
#----------------------------------------------------------------------------------------
Path 1673: MET (0.067 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.004
          Data Path:+    0.095
              Slack:=    0.067

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_rdata_q_reg[17]/Q   -      CK->Q  F     SDFF_X1         2  0.070   0.095    0.091  
  mem_rdata_q_reg[17]/SI  -      SI     F     SDFF_X1         2  0.020   0.000    0.091  
#--------------------------------------------------------------------------------------
Path 1674: MET (0.067 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.004
          Data Path:+    0.094
              Slack:=    0.067

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK  -      CK     R     (arrival)      62  0.070       -   -0.004  
  mem_rdata_q_reg[18]/Q   -      CK->Q  F     SDFF_X1         2  0.070   0.094    0.090  
  mem_rdata_q_reg[18]/SI  -      SI     F     SDFF_X1         2  0.019   0.000    0.090  
#--------------------------------------------------------------------------------------
Path 1675: MET (0.068 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.088
      Required Time:=    0.152
       Launch Clock:=   -0.010
          Data Path:+    0.094
              Slack:=    0.068

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK  -      CK     R     (arrival)      59  0.068       -   -0.010  
  mem_rdata_q_reg[10]/Q   -      CK->Q  F     SDFF_X1         3  0.068   0.094    0.084  
  mem_rdata_q_reg[10]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.084  
#--------------------------------------------------------------------------------------
Path 1676: MET (0.068 ns) Setup Check with Pin mem_wdata_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.104 (P)    0.104 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.087
      Required Time:=    0.160
       Launch Clock:=   -0.003
          Data Path:+    0.095
              Slack:=    0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[8]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.095    0.092  
  mem_wdata_reg[8]/SI  -      SI     F     SDFFS_X1        2  0.018   0.000    0.092  
#-----------------------------------------------------------------------------------
Path 1677: MET (0.069 ns) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lbu_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lbu_lhu_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.098 (P)    0.096 (P)
            Arrival:=    0.241       -0.011

              Setup:-    0.023
      Required Time:=    0.218
       Launch Clock:=   -0.011
          Data Path:+    0.160
              Slack:=    0.069

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  instr_lbu_reg/CK     -      CK      R     (arrival)      64  0.068       -   -0.011  
  instr_lbu_reg/Q      -      CK->Q   F     DFF_X1          1  0.068   0.096    0.086  
  g183435/ZN           -      A->ZN   R     INV_X1          1  0.006   0.012    0.097  
  g81895__190989/ZN    -      A1->ZN  F     NAND3_X1        2  0.007   0.022    0.120  
  FE_OFC356_n_25922/Z  -      A->Z    F     BUF_X1          1  0.015   0.030    0.150  
  is_lbu_lhu_lw_reg/D  -      D       F     DFF_X1          1  0.005   0.000    0.150  
#------------------------------------------------------------------------------------
Path 1678: MET (0.069 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.088
      Required Time:=    0.152
       Launch Clock:=   -0.010
          Data Path:+    0.093
              Slack:=    0.069

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK  -      CK     R     (arrival)      59  0.068       -   -0.010  
  mem_rdata_q_reg[9]/Q   -      CK->Q  F     SDFF_X1         3  0.068   0.093    0.083  
  mem_rdata_q_reg[9]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.083  
#-------------------------------------------------------------------------------------
Path 1679: MET (0.070 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.088
      Required Time:=    0.158
       Launch Clock:=   -0.004
          Data Path:+    0.093
              Slack:=    0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[28]/Q   -      CK->Q  F     SDFF_X1         3  0.066   0.093    0.088  
  mem_rdata_q_reg[28]/SI  -      SI     F     SDFF_X1         3  0.019   0.000    0.088  
#--------------------------------------------------------------------------------------
Path 1680: MET (0.070 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.005
          Data Path:+    0.092
              Slack:=    0.070

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_j_reg[12]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.092    0.087  
  decoded_imm_j_reg[12]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.087  
#----------------------------------------------------------------------------------------
Path 1681: MET (0.071 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.088
      Required Time:=    0.153
       Launch Clock:=   -0.010
          Data Path:+    0.091
              Slack:=    0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK  -      CK     R     (arrival)      59  0.068       -   -0.010  
  mem_rdata_q_reg[8]/Q   -      CK->Q  F     SDFF_X1         3  0.068   0.091    0.082  
  mem_rdata_q_reg[8]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.082  
#-------------------------------------------------------------------------------------
Path 1682: MET (0.071 ns) Setup Check with Pin mem_wdata_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.087
      Required Time:=    0.160
       Launch Clock:=   -0.003
          Data Path:+    0.092
              Slack:=    0.071

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[10]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.092    0.089  
  mem_wdata_reg[10]/SI  -      SI     F     SDFFS_X1        2  0.017   0.000    0.089  
#------------------------------------------------------------------------------------
Path 1683: MET (0.072 ns) Setup Check with Pin mem_wdata_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.247       -0.003

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.003
          Data Path:+    0.092
              Slack:=    0.072

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK  -      CK     R     (arrival)      69  0.072       -   -0.003  
  mem_wdata_reg[13]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.092    0.088  
  mem_wdata_reg[13]/SI  -      SI     F     SDFFS_X1        2  0.017   0.000    0.088  
#------------------------------------------------------------------------------------
Path 1684: MET (0.072 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.088
      Required Time:=    0.157
       Launch Clock:=   -0.005
          Data Path:+    0.091
              Slack:=    0.072

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  mem_rdata_q_reg[30]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.091    0.085  
  mem_rdata_q_reg[30]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.085  
#--------------------------------------------------------------------------------------
Path 1685: MET (0.072 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.087
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.090
              Slack:=    0.072

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK  -      CK     R     (arrival)      62  0.070       -   -0.005  
  decoded_imm_j_reg[14]/Q   -      CK->Q  F     SDFF_X1         3  0.070   0.090    0.085  
  decoded_imm_j_reg[14]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.085  
#----------------------------------------------------------------------------------------
Path 1686: MET (0.072 ns) Setup Check with Pin mem_wdata_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.091
              Slack:=    0.072

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[9]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.091    0.088  
  mem_wdata_reg[9]/SI  -      SI     F     SDFFS_X1        2  0.016   0.000    0.088  
#-----------------------------------------------------------------------------------
Path 1687: MET (0.073 ns) Setup Check with Pin mem_wdata_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.091
              Slack:=    0.073

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[14]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.091    0.087  
  mem_wdata_reg[14]/SI  -      SI     F     SDFFS_X1        2  0.016   0.000    0.087  
#------------------------------------------------------------------------------------
Path 1688: MET (0.074 ns) Setup Check with Pin mem_wdata_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.090
              Slack:=    0.074

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[11]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.090    0.086  
  mem_wdata_reg[11]/SI  -      SI     F     SDFFS_X1        2  0.016   0.000    0.086  
#------------------------------------------------------------------------------------
Path 1689: MET (0.074 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.087
      Required Time:=    0.153
       Launch Clock:=   -0.010
          Data Path:+    0.089
              Slack:=    0.074

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK  -      CK     R     (arrival)      59  0.068       -   -0.010  
  mem_rdata_q_reg[11]/Q   -      CK->Q  F     SDFF_X1         3  0.068   0.089    0.079  
  mem_rdata_q_reg[11]/SI  -      SI     F     SDFF_X1         3  0.017   0.000    0.079  
#--------------------------------------------------------------------------------------
Path 1690: MET (0.075 ns) Setup Check with Pin mem_wdata_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.089
              Slack:=    0.075

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[15]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.089    0.085  
  mem_wdata_reg[15]/SI  -      SI     F     SDFFS_X1        2  0.015   0.000    0.085  
#------------------------------------------------------------------------------------
Path 1691: MET (0.077 ns) Setup Check with Pin mem_wdata_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.087
      Required Time:=    0.159
       Launch Clock:=   -0.004
          Data Path:+    0.086
              Slack:=    0.077

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[21]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.086    0.082  
  mem_wdata_reg[21]/SI  -      SI     F     SDFF_X1         2  0.015   0.000    0.082  
#------------------------------------------------------------------------------------
Path 1692: MET (0.079 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.085
              Slack:=    0.079

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK  -      CK     R     (arrival)      62  0.066       -   -0.004  
  mem_rdata_q_reg[15]/Q   -      CK->Q  F     SDFF_X1         2  0.066   0.085    0.081  
  mem_rdata_q_reg[15]/SI  -      SI     F     SDFF_X1         2  0.015   0.000    0.081  
#--------------------------------------------------------------------------------------
Path 1693: MET (0.080 ns) Setup Check with Pin mem_wdata_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.084
              Slack:=    0.080

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[18]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.084    0.080  
  mem_wdata_reg[18]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1694: MET (0.081 ns) Setup Check with Pin mem_wdata_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.083
              Slack:=    0.081

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_wdata_reg[20]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.083    0.078  
  mem_wdata_reg[20]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.078  
#------------------------------------------------------------------------------------
Path 1695: MET (0.081 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.083
              Slack:=    0.081

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[2]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.083    0.079  
  mem_wdata_reg[2]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.079  
#-----------------------------------------------------------------------------------
Path 1696: MET (0.081 ns) Setup Check with Pin mem_wdata_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.085
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.084
              Slack:=    0.081

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_wdata_reg[12]/Q   -      CK->Q  F     SDFFS_X1        2  0.072   0.084    0.080  
  mem_wdata_reg[12]/SI  -      SI     F     SDFFS_X1        2  0.013   0.000    0.080  
#------------------------------------------------------------------------------------
Path 1697: MET (0.081 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.083
              Slack:=    0.081

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[1]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.083    0.079  
  mem_wdata_reg[1]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.079  
#-----------------------------------------------------------------------------------
Path 1698: MET (0.081 ns) Setup Check with Pin mem_instr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_instr_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_instr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.079
      Required Time:=    0.165
       Launch Clock:=   -0.005
          Data Path:+    0.089
              Slack:=    0.081

#--------------------------------------------------------------------------------
# Timing Point      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------
  mem_instr_reg/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_instr_reg/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.089    0.084  
  mem_instr_reg/D   -      D      F     SDFF_X1         2  0.017   0.000    0.084  
#--------------------------------------------------------------------------------
Path 1699: MET (0.081 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.082
              Slack:=    0.081

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_wdata_reg[0]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.082    0.078  
  mem_wdata_reg[0]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.078  
#-----------------------------------------------------------------------------------
Path 1700: MET (0.082 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.082
              Slack:=    0.082

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[4]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.082    0.078  
  mem_wdata_reg[4]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.078  
#-----------------------------------------------------------------------------------
Path 1701: MET (0.082 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.082
              Slack:=    0.082

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK  -      CK     R     (arrival)      62  0.066       -   -0.005  
  mem_rdata_q_reg[16]/Q   -      CK->Q  F     SDFF_X1         2  0.066   0.082    0.077  
  mem_rdata_q_reg[16]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.077  
#--------------------------------------------------------------------------------------
Path 1702: MET (0.082 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.101 (P)    0.101 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.082
              Slack:=    0.082

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK  -      CK     R     (arrival)      62  0.066       -   -0.005  
  mem_rdata_q_reg[19]/Q   -      CK->Q  F     SDFF_X1         2  0.066   0.082    0.077  
  mem_rdata_q_reg[19]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.077  
#--------------------------------------------------------------------------------------
Path 1703: MET (0.083 ns) Setup Check with Pin mem_wdata_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=    0.083

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_wdata_reg[16]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.077  
  mem_wdata_reg[16]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.077  
#------------------------------------------------------------------------------------
Path 1704: MET (0.083 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.102 (P)    0.102 (P)
            Arrival:=    0.245       -0.005

              Setup:-    0.086
      Required Time:=    0.159
       Launch Clock:=   -0.005
          Data Path:+    0.081
              Slack:=    0.083

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK  -      CK     R     (arrival)      69  0.072       -   -0.005  
  mem_wdata_reg[7]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.076  
  mem_wdata_reg[7]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1705: MET (0.083 ns) Setup Check with Pin mem_wdata_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.081
              Slack:=    0.083

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[22]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.077  
  mem_wdata_reg[22]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.077  
#------------------------------------------------------------------------------------
Path 1706: MET (0.083 ns) Setup Check with Pin mem_wdata_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.081
              Slack:=    0.083

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[23]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.077  
  mem_wdata_reg[23]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.077  
#------------------------------------------------------------------------------------
Path 1707: MET (0.083 ns) Setup Check with Pin mem_wdata_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.081
              Slack:=    0.083

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[19]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.081    0.077  
  mem_wdata_reg[19]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.077  
#------------------------------------------------------------------------------------
Path 1708: MET (0.084 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.080
              Slack:=    0.084

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[5]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.080    0.076  
  mem_wdata_reg[5]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1709: MET (0.084 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.080
              Slack:=    0.084

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[3]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.080    0.076  
  mem_wdata_reg[3]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1710: MET (0.085 ns) Setup Check with Pin mem_wdata_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.079
              Slack:=    0.085

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[17]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.079    0.075  
  mem_wdata_reg[17]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.075  
#------------------------------------------------------------------------------------
Path 1711: MET (0.085 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.103 (P)
            Arrival:=    0.246       -0.004

              Setup:-    0.086
      Required Time:=    0.160
       Launch Clock:=   -0.004
          Data Path:+    0.079
              Slack:=    0.085

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK  -      CK     R     (arrival)      69  0.072       -   -0.004  
  mem_wdata_reg[6]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.079    0.075  
  mem_wdata_reg[6]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1712: MET (0.092 ns) Setup Check with Pin trap_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) trap_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.103 (P)    0.099 (P)
            Arrival:=    0.246       -0.008

              Setup:-    0.032
      Required Time:=    0.214
       Launch Clock:=   -0.008
          Data Path:+    0.130
              Slack:=    0.092

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK  -      CK      R     (arrival)      64  0.068       -   -0.008  
  cpu_state_reg[7]/QN  -      CK->QN  F     DFF_X1          4  0.068   0.092    0.084  
  g166374/ZN           -      A1->ZN  R     NOR2_X1         1  0.017   0.038    0.121  
  trap_reg/D           -      D       R     DFF_X1          1  0.025   0.000    0.121  
#------------------------------------------------------------------------------------
Path 1713: MET (0.102 ns) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sltiu_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_sltiu_bltu_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.250        0.000
        Src Latency:+   -0.107       -0.107
        Net Latency:+    0.097 (P)    0.097 (P)
            Arrival:=    0.240       -0.010

              Setup:-    0.030
      Required Time:=    0.210
       Launch Clock:=   -0.010
          Data Path:+    0.117
              Slack:=    0.102

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_sltiu_reg/CK        -      CK      R     (arrival)      64  0.068       -   -0.010  
  instr_sltiu_reg/QN        -      CK->QN  R     DFF_X1          1  0.068   0.081    0.071  
  g165921/ZN                -      A2->ZN  F     NAND3_X1        2  0.011   0.036    0.107  
  is_sltiu_bltu_sltu_reg/D  -      D       F     DFF_X1          2  0.024   0.000    0.107  
#-----------------------------------------------------------------------------------------

