Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 15 15:17:56 2022
| Host         : stu-4 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file multi_cycle_cpu_display_control_sets_placed.rpt
| Design       : multi_cycle_cpu_display
| Device       : xc7a200t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   178 |
|    Minimum number of control sets                        |   178 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   109 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   178 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   132 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           74 |
| Yes          | No                    | No                     |            1189 |          537 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             943 |          322 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1            |                1 |              1 |
|  cpu_clk               |                                                       |                                                          |                2 |              2 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0          |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1            |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0          |                3 |              5 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0    |                1 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0           |                4 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0           |                2 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0            |                3 |              6 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                       |                3 |              6 |
|  cpu_clk               | cpu/data_ram_module/DM[14][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[14][7]_i_2_n_0                 | cpu/data_ram_module/DM[14][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[15][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[31][7]_i_2_n_0                 | cpu/data_ram_module/DM[31][7]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[15][23]_i_2_n_0                | cpu/data_ram_module/DM[15][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[5][7]_i_2_n_0                  | cpu/data_ram_module/DM[5][7]_i_1_n_0                     |                2 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[6][15]_i_2_n_0                 | cpu/data_ram_module/DM[6][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[6][31]_i_1_n_0                 |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[6][7]_i_2_n_0                  | cpu/data_ram_module/DM[6][7]_i_1_n_0                     |                7 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[7][15]_i_2_n_0                 | cpu/data_ram_module/DM[7][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[7][23]_i_2_n_0                 | cpu/data_ram_module/DM[7][23]_i_1_n_0                    |                2 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[26][23]_i_2_n_0                | cpu/data_ram_module/DM[26][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[7][31]_i_1_n_0                 |                                                          |                6 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[7][7]_i_2_n_0                  | cpu/data_ram_module/DM[7][7]_i_1_n_0                     |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[8][23]_i_2_n_0                 | cpu/data_ram_module/DM[8][23]_i_1_n_0                    |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[8][31]_i_1_n_0                 |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[9][31]_i_1_n_0                 |                                                          |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[0][15]_i_2_n_0                 | cpu/data_ram_module/DM[0][15]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[0][23]_i_2_n_0                 | cpu/data_ram_module/DM[0][23]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[0][31]_i_1_n_0                 |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[0][7]_i_2_n_0                  | cpu/data_ram_module/DM[0][7]_i_1_n_0                     |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[10][15]_i_2_n_0                | cpu/data_ram_module/DM[10][15]_i_1_n_0                   |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[10][23]_i_2_n_0                | cpu/data_ram_module/DM[10][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[10][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[10][7]_i_2_n_0                 | cpu/data_ram_module/DM[10][7]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[11][15]_i_2_n_0                | cpu/data_ram_module/DM[11][15]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[11][23]_i_2_n_0                | cpu/data_ram_module/DM[11][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[11][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[11][7]_i_2_n_0                 | cpu/data_ram_module/DM[11][7]_i_1_n_0                    |                6 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[12][15]_i_2_n_0                | cpu/data_ram_module/DM[12][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[12][23]_i_2_n_0                | cpu/data_ram_module/DM[12][23]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[12][31]_i_1_n_0                |                                                          |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[3][15]_i_2_n_0                 | cpu/data_ram_module/DM[3][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[15][7]_i_2_n_0                 | cpu/data_ram_module/DM[15][7]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[3][23]_i_2_n_0                 | cpu/data_ram_module/DM[3][23]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[6][23]_i_2_n_0                 | cpu/data_ram_module/DM[6][23]_i_1_n_0                    |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[8][15]_i_2_n_0                 | cpu/data_ram_module/DM[8][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[9][15]_i_2_n_0                 | cpu/data_ram_module/DM[9][15]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[4][7]_i_2_n_0                  | cpu/data_ram_module/DM[4][7]_i_1_n_0                     |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[5][31]_i_1_n_0                 |                                                          |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[5][23]_i_2_n_0                 | cpu/data_ram_module/DM[5][23]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[5][15]_i_2_n_0                 | cpu/data_ram_module/DM[5][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[3][7]_i_2_n_0                  | cpu/data_ram_module/DM[3][7]_i_1_n_0                     |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[4][31]_i_1_n_0                 |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[4][23]_i_2_n_0                 | cpu/data_ram_module/DM[4][23]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[4][15]_i_2_n_0                 | cpu/data_ram_module/DM[4][15]_i_1_n_0                    |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[3][31]_i_1_n_0                 |                                                          |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[16][23]_i_2_n_0                | cpu/data_ram_module/DM[16][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[31][23]_i_2_n_0                | cpu/data_ram_module/DM[31][23]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[16][15]_i_2_n_0                | cpu/data_ram_module/DM[16][15]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM                                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[30][7]_i_2_n_0                 | cpu/data_ram_module/DM[30][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[31][15]_i_2_n_0                | cpu/data_ram_module/DM[31][15]_i_1_n_0                   |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[30][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[30][23]_i_2_n_0                | cpu/data_ram_module/DM[30][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[30][15]_i_2_n_0                | cpu/data_ram_module/DM[30][15]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[2][7]_i_2_n_0                  | cpu/data_ram_module/DM[2][7]_i_1_n_0                     |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[8][7]_i_2_n_0                  | cpu/data_ram_module/DM[8][7]_i_1_n_0                     |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[9][7]_i_2_n_0                  | cpu/data_ram_module/DM[9][7]_i_1_n_0                     |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[29][7]_i_2_n_0                 | cpu/data_ram_module/DM[29][7]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[2][31]_i_1_n_0                 |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[2][23]_i_2_n_0                 | cpu/data_ram_module/DM[2][23]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[2][15]_i_2_n_0                 | cpu/data_ram_module/DM[2][15]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[28][7]_i_2_n_0                 | cpu/data_ram_module/DM[28][7]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[29][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[29][23]_i_2_n_0                | cpu/data_ram_module/DM[29][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[29][15]_i_2_n_0                | cpu/data_ram_module/DM[29][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[27][7]_i_2_n_0                 | cpu/data_ram_module/DM[27][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[28][31]_i_1_n_0                |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[28][23]_i_2_n_0                | cpu/data_ram_module/DM[28][23]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[28][15]_i_2_n_0                | cpu/data_ram_module/DM[28][15]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[26][7]_i_2_n_0                 | cpu/data_ram_module/DM[26][7]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[27][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[27][23]_i_2_n_0                | cpu/data_ram_module/DM[27][23]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[27][15]_i_2_n_0                | cpu/data_ram_module/DM[27][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[25][7]_i_2_n_0                 | cpu/data_ram_module/DM[25][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[26][31]_i_1_n_0                |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[9][23]_i_2_n_0                 | cpu/data_ram_module/DM[9][23]_i_1_n_0                    |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[26][15]_i_2_n_0                | cpu/data_ram_module/DM[26][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[24][7]_i_2_n_0                 | cpu/data_ram_module/DM[24][7]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[25][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[25][23]_i_2_n_0                | cpu/data_ram_module/DM[25][23]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[25][15]_i_2_n_0                | cpu/data_ram_module/DM[25][15]_i_1_n_0                   |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[24][31]_i_1_n_0                |                                                          |                6 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[24][23]_i_2_n_0                | cpu/data_ram_module/DM[24][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[24][15]_i_2_n_0                | cpu/data_ram_module/DM[24][15]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[23][15]_i_2_n_0                | cpu/data_ram_module/DM[23][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[23][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[23][7]_i_2_n_0                 | cpu/data_ram_module/DM[23][7]_i_1_n_0                    |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[23][23]_i_2_n_0                | cpu/data_ram_module/DM[23][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[22][15]_i_2_n_0                | cpu/data_ram_module/DM[22][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[22][31]_i_1_n_0                |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[22][7]_i_2_n_0                 | cpu/data_ram_module/DM[22][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[22][23]_i_2_n_0                | cpu/data_ram_module/DM[22][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[21][15]_i_2_n_0                | cpu/data_ram_module/DM[21][15]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[21][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[21][7]_i_2_n_0                 | cpu/data_ram_module/DM[21][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[21][23]_i_2_n_0                | cpu/data_ram_module/DM[21][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[20][15]_i_2_n_0                | cpu/data_ram_module/DM[20][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[20][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[20][7]_i_2_n_0                 | cpu/data_ram_module/DM[20][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[20][23]_i_2_n_0                | cpu/data_ram_module/DM[20][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[1][23]_i_2_n_0                 | cpu/data_ram_module/DM[1][23]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[1][7]_i_2_n_0                  | cpu/data_ram_module/DM[1][7]_i_1_n_0                     |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[1][31]_i_1_n_0                 |                                                          |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[19][7]_i_2_n_0                 | cpu/data_ram_module/DM[19][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[1][15]_i_2_n_0                 | cpu/data_ram_module/DM[1][15]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[19][15]_i_2_n_0                | cpu/data_ram_module/DM[19][15]_i_1_n_0                   |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[19][31]_i_1_n_0                |                                                          |                3 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[19][23]_i_2_n_0                | cpu/data_ram_module/DM[19][23]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[18][23]_i_2_n_0                | cpu/data_ram_module/DM[18][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[18][7]_i_2_n_0                 | cpu/data_ram_module/DM[18][7]_i_1_n_0                    |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[18][31]_i_1_n_0                |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[17][7]_i_2_n_0                 | cpu/data_ram_module/DM[17][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[18][15]_i_2_n_0                | cpu/data_ram_module/DM[18][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[17][15]_i_2_n_0                | cpu/data_ram_module/DM[17][15]_i_1_n_0                   |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[17][31]_i_1_n_0                |                                                          |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[17][23]_i_2_n_0                | cpu/data_ram_module/DM[17][23]_i_1_n_0                   |                1 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[16][31]_i_1_n_0                |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[16][7]_i_2_n_0                 | cpu/data_ram_module/DM[16][7]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[15][15]_i_2_n_0                | cpu/data_ram_module/DM[15][15]_i_1_n_0                   |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[12][7]_i_2_n_0                 | cpu/data_ram_module/DM[12][7]_i_1_n_0                    |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[13][15]_i_2_n_0                | cpu/data_ram_module/DM[13][15]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[13][23]_i_2_n_0                | cpu/data_ram_module/DM[13][23]_i_1_n_0                   |                2 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[13][31]_i_1_n_0                |                                                          |                5 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[13][7]_i_2_n_0                 | cpu/data_ram_module/DM[13][7]_i_1_n_0                    |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[14][15]_i_2_n_0                | cpu/data_ram_module/DM[14][15]_i_1_n_0                   |                4 |              8 |
|  cpu_clk               | cpu/data_ram_module/DM[14][23]_i_2_n_0                | cpu/data_ram_module/DM[14][23]_i_1_n_0                   |                1 |              8 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                   |                4 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0         |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0           |                4 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                          |                6 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0                  |                3 |             11 |
|  cpu_clk               |                                                       | cpu/IF_module/SR[0]                                      |                5 |             11 |
|  cpu_clk               | cpu/ID_valid                                          | cpu/ID_EXE_bus_r[104]_i_1_n_0                            |                3 |             16 |
|  lcd_module/clk_2_BUFG |                                                       |                                                          |                9 |             18 |
|  clk_IBUF_BUFG         |                                                       | display_valid0                                           |                8 |             20 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                       |                6 |             22 |
|  cpu_clk               |                                                       | cpu/IF_module/pc_reg[9]_0                                |                5 |             24 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                   |               13 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0          |                5 |             28 |
|  cpu_clk               | cpu/IF_module/next_fetch                              | cpu/IF_module/SR[0]                                      |               13 |             30 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/lcd_draw_module/draw_block_number_reg[0]_0[5] |               28 |             32 |
|  cpu_clk               | cpu/rf_module/rf[10][31]_i_1_n_0                      |                                                          |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[11][31]_i_1_n_0                      |                                                          |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[13][31]_i_1_n_0                      |                                                          |               19 |             32 |
|  cpu_clk               | cpu/rf_module/rf[14][31]_i_1_n_0                      |                                                          |               32 |             32 |
|  cpu_clk               | cpu/rf_module/rf[15][31]_i_1_n_0                      |                                                          |               29 |             32 |
|  cpu_clk               | cpu/rf_module/rf[1][31]_i_1_n_0                       |                                                          |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[2][31]_i_1_n_0                       |                                                          |               17 |             32 |
|  cpu_clk               | cpu/rf_module/rf[3][31]_i_1_n_0                       |                                                          |               16 |             32 |
|  cpu_clk               | cpu/rf_module/rf[4][31]_i_1_n_0                       |                                                          |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[5][31]_i_1_n_0                       |                                                          |               12 |             32 |
|  cpu_clk               | cpu/rf_module/rf[6][31]_i_1_n_0                       |                                                          |               15 |             32 |
|  cpu_clk               | cpu/rf_module/rf[7][31]_i_1_n_0                       |                                                          |               20 |             32 |
|  cpu_clk               | cpu/rf_module/rf[8][31]_i_1_n_0                       |                                                          |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[9][31]_i_1_n_0                       |                                                          |               18 |             32 |
|  cpu_clk               | cpu/data_ram_module/doutb[31]_i_1_n_0                 |                                                          |               17 |             32 |
|  cpu_clk               | cpu/data_ram_module/douta[31]_i_1__0_n_0              |                                                          |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[12][31]_i_1_n_0                      |                                                          |               15 |             32 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_valid_OBUF              | cpu/IF_module/SR[0]                                      |                6 |             34 |
|  cpu_clk               | cpu/IF_module/IF_over                                 |                                                          |               19 |             56 |
|  cpu_clk               | cpu/MEM_module/E[0]                                   |                                                          |               33 |             70 |
|  clk_IBUF_BUFG         |                                                       |                                                          |               39 |             87 |
|  cpu_clk               | cpu/EXE_valid                                         |                                                          |               46 |            111 |
|  cpu_clk               | cpu/ID_valid                                          |                                                          |               46 |            134 |
+------------------------+-------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


