# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-2

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.cache/wt [current_project]
set_property parent.project_path F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property ip_repo_paths f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/Miz_ip_lib [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
add_files F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/fir_lp_v2.coe
add_files F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_dma_0_0/design_ps_axi_dma_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0/design_ps_axis_data_fifo_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_rst_processing_system7_0_100M_0/design_ps_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xbar_0/design_ps_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xbar_1/design_ps_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_0/design_ps_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_1/design_ps_axi_gpio_0_1.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_0/design_ps_axi_gpio_1_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_0/design_ps_axi_gpio_2_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_1/design_ps_axi_gpio_2_1.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_2/design_ps_axi_gpio_2_2.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_0/design_ps_axi_gpio_4_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_1/design_ps_axi_gpio_4_1.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_4_2/design_ps_axi_gpio_4_2.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_0_2/design_ps_axi_gpio_0_2.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_1/design_ps_axi_gpio_1_1.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_2/design_ps_axi_gpio_1_2.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/src/fir_compiler_0/fir_compiler_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/pretrig_fifo/pretrig_fifo/pretrig_fifo.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_DataGen_3ch_0_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_1_3/design_ps_axi_gpio_1_3.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_clk_wiz_0_0/design_ps_clk_wiz_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_xadc_wiz_0_0/design_ps_xadc_wiz_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_13_0/design_ps_axi_gpio_13_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_14_0/design_ps_axi_gpio_14_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_15_0/design_ps_axi_gpio_15_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_uartlite_0_0/design_ps_axi_uartlite_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_16_0/design_ps_axi_gpio_16_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_17_0/design_ps_axi_gpio_17_0.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_3/design_ps_axi_gpio_2_3.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_4/design_ps_axi_gpio_2_4.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_5/design_ps_axi_gpio_2_5.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6_board.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_axi_gpio_2_6/design_ps_axi_gpio_2_6.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_tier2_xbar_0_0/design_ps_tier2_xbar_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_tier2_xbar_1_0/design_ps_tier2_xbar_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_tier2_xbar_2_0/design_ps_tier2_xbar_2_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_tier2_xbar_3_0/design_ps_tier2_xbar_3_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_pc_0/design_ps_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_us_0/design_ps_auto_us_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/ip/design_ps_auto_pc_1/design_ps_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps_ooc.xdc]
set_property is_locked true [get_files F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/design_ps.bd]

read_vhdl -library xil_defaultlib F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/sources_1/bd/design_ps/hdl/design_ps_wrapper.vhd
read_xdc F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc
set_property used_in_implementation false [get_files F:/Project/RG-2018-YF-001/FPGA/YF-012-V2.1-FPGA/YF-012-V1.0-FPGA/YF-012-V1.0-FPGA.srcs/constrs_1/new/design_top.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top design_ps_wrapper -part xc7z020clg484-2
write_checkpoint -noxdef design_ps_wrapper.dcp
catch { report_utilization -file design_ps_wrapper_utilization_synth.rpt -pb design_ps_wrapper_utilization_synth.pb }
