

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9ac97c6c8f70688a1ff9953aec275ac0  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_yGlJbO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2Fv3Rx"
Running: cat _ptx_2Fv3Rx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ce2oyh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ce2oyh --output-file  /dev/null 2> _ptx_2Fv3Rxinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2Fv3Rx _ptx2_Ce2oyh _ptx_2Fv3Rxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 320687
gpu_sim_insn = 30888000
gpu_ipc =      96.3182
gpu_tot_sim_cycle = 542837
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      56.9011
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1126
gpu_stall_icnt2sh    = 59037
partiton_reqs_in_parallel = 7053988
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9965
partiton_level_parallism_total  =      12.9947
partiton_reqs_in_parallel_util = 7053988
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 320687
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9965
partiton_level_parallism_util_total  =      21.9965
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.1846 GB/Sec
L2_BW_total  =       9.5612 GB/Sec
gpu_total_sim_rate=35340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1082, 859, 932, 857, 1011, 855, 938, 863, 1081, 856, 928, 856, 1009, 856, 939, 860, 1082, 857, 930, 855, 1012, 856, 937, 861, 900, 714, 776, 715, 840, 714, 781, 720, 903, 713, 776, 715, 841, 711, 782, 718, 901, 712, 777, 714, 842, 714, 780, 716, 722, 573, 622, 574, 674, 573, 627, 573, 721, 571, 620, 571, 673, 570, 627, 576, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 48642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38010
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5746
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55425	W0_Idle:1070453	W0_Scoreboard:15776708	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 134889 
averagemflatency = 10358 
max_icnt2mem_latency = 134554 
max_icnt2sh_latency = 542836 
mrq_lat_table:6335 	386 	748 	2308 	2207 	2028 	2025 	1699 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24257 	14975 	593 	365 	1042 	60 	2745 	2787 	6445 	0 	1321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8147 	15795 	1618 	36 	13588 	758 	32 	80 	368 	978 	60 	2745 	2787 	6445 	0 	1321 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5840 	12962 	8240 	545 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	21048 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	12 	0 	1 	5 	1 	4 	10 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        86        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102        70        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102        78        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        86        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        80        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        86        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       102       102        91        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:       102       102        87        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       102        86        86        75        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        86        81        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        90        85        94        70        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    140869    140818    138522    138530    139773    139746    139513    139499    114004    114002    114004    114002     64074     64061    134768    134790 
dram[1]:    141008    140702    138581    136734    139743    139727    139605    139607    114004    114004    114002    114015     64013     63989    134788    134749 
dram[2]:    140788    140832    136629    136483    139724    139724    139599    139600    113999    113998    114015    114026     63971     63932    134775    134779 
dram[3]:    140652    140432    136222    136168    139674    139703    139599    139618    114002    114009    114025    114028     63934     67067    134777    134617 
dram[4]:    140514    140444    136089    136159    139725    139739    139607    139622    114003    114006    114007    114004     67064     67055    121239    121199 
dram[5]:    140490    140490    136284    136159    139739    139664    139665    139483    114006    114006    114003    114009     67056     67071    121197    121196 
dram[6]:    140373    140696    136032    136163    139664    139642    139514    139514    114007    114003    114019    114004     67103     67103    121196    121243 
dram[7]:    140146    140461    136011    135861    139644    139654    139515    139515    114001    114001    114005    114005     67087     67088    121249    121246 
dram[8]:    140147    140563    135802    135887    139654    139656    139515    139513    114002    114003    114004    114004     67077     67077    121246    121246 
dram[9]:    140318    140484    135960    135859    139655    139667    139536    139531    114003    114001    114005    114009     67074     67273    121340    121347 
dram[10]:    140566    140119    135804    135820    139654    139660    139519    139498    114007    114004    114004    113999     67108     64077    121353    121348 
average row accesses per activate:
dram[0]: 41.714287 42.285713 33.666668 32.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  7.857143  7.857143 
dram[1]: 44.571430 41.000000 31.000000 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.857143  7.857143 
dram[2]: 46.571430 42.285713 33.666668 35.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.857143  7.857143 
dram[3]: 42.857143 44.428570 35.000000 36.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.857143  7.857143 
dram[4]: 43.428570 43.428570 35.333332 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  7.000000 
dram[5]: 42.000000 41.142857 35.000000 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  7.000000 
dram[6]: 45.428570 44.285713 34.500000 32.166668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  7.000000 
dram[7]: 42.571430 43.428570 32.333332 32.166668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  6.111111  7.714286 
dram[8]: 45.571430 42.857143 32.166668 30.333334 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.714286  7.714286 
dram[9]: 42.857143 41.142857 31.333334 30.833334 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  6.000000  6.000000 
dram[10]: 44.000000 44.428570 33.500000 29.500000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.714286  7.714286 
average row locality = 18357/958 = 19.161795
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       211       216       128       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       232       207       112       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       246       216       128       138         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       220       231       136       145         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       224       224       138       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       214       208       136       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       238       230       133       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       218       224       121       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       239       220       120       109         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       220       208       115       112         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       228       231       128       104         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 7660
min_bank_accesses = 0!
chip skew: 732/655 = 1.12
average mf latency per bank:
dram[0]:      26649     26011     17362     18007     25432     24932     30922     30947     64353     64470     53697     53746     35819     35956     67408     67513
dram[1]:      23852     25816     18678     15951     24344     23840     29670     29710     64357     64467     53621     53773     35917     37376     64953     67473
dram[2]:      22733     25053     16560     15803     24354     24709     29494     29818     65672     65778     54473     53760     33617     33023     67436     67469
dram[3]:      24731     23888     16222     16143     24131     23849     31019     31000     64354     64454     53714     53778     32933     33086     67376     64993
dram[4]:      24255     23743     15935     16606     23785     24365     31532     30095     64355     64454     53653     55702     34602     33644     67440     67530
dram[5]:      24747     25309     15992     16620     24285     24332     30808     32106     64381     64481     54965     53767     33941     34071     67413     67518
dram[6]:      22966     23983     16483     16601     24435     23903     31533     31557     64360     64472     55699     54936     33967     34954     67183     67921
dram[7]:      24914     23982     16470     15839     23894     23876     32440     32470     64358     65269     55639     55004     34979     35018     66800     69915
dram[8]:      22695     24148     15983     17792     24393     24487     34340     34665     65171     64468     54950     54982     33981     34089     69782     69591
dram[9]:      24219     25267     17248     17446     23913     23937     34613     33103     64353     64462     54884     55692     34051     34030     73998     71849
dram[10]:      23481     23280     15396     17447     23903     24482     33065     33103     64358     65798     55681     55729     34370     32421     74252     73675
maximum mf latency per bank:
dram[0]:     134804    134864    132148    132216     35363     35407     63716     63751     63756     63808     63631     63661     63360     63421    134800    134836
dram[1]:     134733    134808    132158    132173     35363     35387     63699     63721     63700     63773     63588     63668     63424     63327    134795    134878
dram[2]:     134788    134835    132165    132170     35361     35375     63707     63720     63688     63779     63557     63631     63364     63392    134823    134863
dram[3]:     134731    134841    132114    132156     35359     35365     63713     63742     63693     63769     63630     63713     63380     63392    134813    134835
dram[4]:     134733    134840    132126    132170     35343     35386     63706     63717     63688     63783     63641     63720     63377     63379    134817    134840
dram[5]:     134773    134806    132112    132145     35346     35381     63711     63719     63689     63751     63642     63706     63338     63385    134810    134854
dram[6]:     134778    134795    132128    132157     35380     35391     63720     63729     63688     63758     63643     63691     63329     63362    134814    134846
dram[7]:     134764    134889    132135    132203     35378     35407     63751     63776     63695     63778     63586     63660     63328     63375    134755    134804
dram[8]:     134781    134888    132181    132190     35368     35406     63754     63777     63677     63783     63584     63661     63373     63377    134749    134827
dram[9]:     134774    134845    132098    132112     35373     35414     63733     63762     63702     63858     63614     63683     63385     63356    134789    134838
dram[10]:     134798    134857    132105    132165     35366     35401     63734     63747     63715     63807     63600     63670     63360     63380    134798    134859
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590742 n_act=87 n_pre=71 n_req=1648 n_rd=3892 n_write=675 bw_util=0.01534
n_activity=12655 dram_eff=0.7218
bk0: 324a 592705i bk1: 320a 591971i bk2: 296a 592845i bk3: 296a 592437i bk4: 256a 594043i bk5: 256a 593700i bk6: 204a 594889i bk7: 204a 594567i bk8: 192a 594822i bk9: 192a 594471i bk10: 200a 594333i bk11: 200a 594011i bk12: 256a 594305i bk13: 256a 594015i bk14: 220a 594443i bk15: 220a 594100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24294
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590728 n_act=86 n_pre=70 n_req=1661 n_rd=3896 n_write=687 bw_util=0.01539
n_activity=12741 dram_eff=0.7194
bk0: 320a 592821i bk1: 320a 592074i bk2: 296a 592852i bk3: 296a 592488i bk4: 256a 594033i bk5: 256a 593703i bk6: 204a 594872i bk7: 204a 594597i bk8: 192a 594787i bk9: 192a 594392i bk10: 204a 594281i bk11: 204a 593963i bk12: 256a 594259i bk13: 256a 593955i bk14: 220a 594460i bk15: 220a 594110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590687 n_act=86 n_pre=70 n_req=1702 n_rd=3896 n_write=728 bw_util=0.01553
n_activity=12831 dram_eff=0.7208
bk0: 320a 592632i bk1: 320a 592060i bk2: 296a 592945i bk3: 296a 592681i bk4: 256a 594043i bk5: 256a 593627i bk6: 204a 594886i bk7: 204a 594554i bk8: 192a 594826i bk9: 192a 594450i bk10: 204a 594291i bk11: 204a 594024i bk12: 256a 594243i bk13: 256a 593951i bk14: 220a 594540i bk15: 220a 594155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590683 n_act=86 n_pre=70 n_req=1706 n_rd=3896 n_write=732 bw_util=0.01554
n_activity=12877 dram_eff=0.7188
bk0: 320a 592601i bk1: 320a 592016i bk2: 296a 592878i bk3: 296a 592474i bk4: 256a 593986i bk5: 256a 593666i bk6: 204a 594892i bk7: 204a 594619i bk8: 192a 594825i bk9: 192a 594470i bk10: 204a 594349i bk11: 204a 594093i bk12: 256a 594229i bk13: 256a 593874i bk14: 220a 594544i bk15: 220a 594159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590689 n_act=88 n_pre=72 n_req=1690 n_rd=3904 n_write=714 bw_util=0.01551
n_activity=12948 dram_eff=0.7133
bk0: 320a 592639i bk1: 320a 591946i bk2: 296a 592865i bk3: 296a 592611i bk4: 256a 593962i bk5: 256a 593639i bk6: 204a 594900i bk7: 204a 594631i bk8: 192a 594810i bk9: 192a 594446i bk10: 204a 594340i bk11: 204a 594075i bk12: 256a 594156i bk13: 256a 593863i bk14: 224a 594461i bk15: 224a 594080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590717 n_act=88 n_pre=72 n_req=1662 n_rd=3904 n_write=686 bw_util=0.01542
n_activity=12769 dram_eff=0.7189
bk0: 320a 592642i bk1: 320a 591969i bk2: 296a 592816i bk3: 296a 592404i bk4: 256a 594059i bk5: 256a 593764i bk6: 204a 594889i bk7: 204a 594644i bk8: 192a 594819i bk9: 192a 594456i bk10: 204a 594318i bk11: 204a 593994i bk12: 256a 594211i bk13: 256a 593878i bk14: 224a 594482i bk15: 224a 594060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25036
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590686 n_act=88 n_pre=72 n_req=1696 n_rd=3900 n_write=721 bw_util=0.01552
n_activity=12818 dram_eff=0.721
bk0: 320a 592441i bk1: 320a 591930i bk2: 296a 592773i bk3: 292a 592501i bk4: 256a 593840i bk5: 256a 593472i bk6: 204a 594820i bk7: 204a 594531i bk8: 192a 594829i bk9: 192a 594439i bk10: 204a 594294i bk11: 204a 593996i bk12: 256a 594272i bk13: 256a 594024i bk14: 224a 594373i bk15: 224a 593991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247463
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590740 n_act=88 n_pre=72 n_req=1654 n_rd=3884 n_write=683 bw_util=0.01534
n_activity=12738 dram_eff=0.7171
bk0: 320a 592512i bk1: 320a 592033i bk2: 292a 592851i bk3: 292a 592507i bk4: 256a 593952i bk5: 256a 593567i bk6: 204a 594750i bk7: 204a 594495i bk8: 192a 594794i bk9: 192a 594446i bk10: 204a 594315i bk11: 204a 593985i bk12: 256a 594197i bk13: 256a 593982i bk14: 220a 594410i bk15: 216a 594016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242138
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590751 n_act=86 n_pre=70 n_req=1656 n_rd=3872 n_write=688 bw_util=0.01532
n_activity=12711 dram_eff=0.7175
bk0: 320a 592585i bk1: 320a 591947i bk2: 292a 592929i bk3: 292a 592570i bk4: 256a 593797i bk5: 256a 593521i bk6: 200a 594922i bk7: 200a 594603i bk8: 192a 594811i bk9: 192a 594394i bk10: 204a 594274i bk11: 204a 594051i bk12: 256a 594213i bk13: 256a 593896i bk14: 216a 594478i bk15: 216a 594068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238502
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590776 n_act=90 n_pre=74 n_req=1623 n_rd=3872 n_write=655 bw_util=0.0152
n_activity=12637 dram_eff=0.7165
bk0: 320a 592688i bk1: 320a 591925i bk2: 292a 592937i bk3: 292a 592648i bk4: 256a 593804i bk5: 256a 593530i bk6: 200a 594871i bk7: 200a 594589i bk8: 192a 594735i bk9: 192a 594401i bk10: 204a 594331i bk11: 204a 594034i bk12: 256a 594121i bk13: 256a 593795i bk14: 216a 594339i bk15: 216a 593985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595467 n_nop=590748 n_act=86 n_pre=70 n_req=1659 n_rd=3872 n_write=691 bw_util=0.01533
n_activity=12631 dram_eff=0.7225
bk0: 320a 592639i bk1: 320a 591833i bk2: 292a 592885i bk3: 292a 592500i bk4: 256a 594015i bk5: 256a 593661i bk6: 200a 594898i bk7: 200a 594562i bk8: 192a 594789i bk9: 192a 594400i bk10: 204a 594284i bk11: 204a 593993i bk12: 256a 594101i bk13: 256a 593965i bk14: 216a 594420i bk15: 216a 594016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1051, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1071, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1074, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1092, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1101, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1098, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1109, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1079, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1047, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1065, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1038, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23597
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.0465
	minimum = 6
	maximum = 215
Network latency average = 14.1068
	minimum = 6
	maximum = 206
Slowest packet = 71190
Flit latency average = 13.4401
	minimum = 6
	maximum = 202
Slowest flit = 149968
Fragmentation average = 0.00154315
	minimum = 0
	maximum = 165
Injected packet rate average = 0.00341505
	minimum = 0.0029546 (at node 23)
	maximum = 0.00393531 (at node 36)
Accepted packet rate average = 0.00341505
	minimum = 0.0029546 (at node 23)
	maximum = 0.00393531 (at node 36)
Injected flit rate average = 0.0071914
	minimum = 0.00610566 (at node 23)
	maximum = 0.00851456 (at node 37)
Accepted flit rate average= 0.0071914
	minimum = 0.00633953 (at node 23)
	maximum = 0.00809671 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.0465 (1 samples)
	minimum = 6 (1 samples)
	maximum = 215 (1 samples)
Network latency average = 14.1068 (1 samples)
	minimum = 6 (1 samples)
	maximum = 206 (1 samples)
Flit latency average = 13.4401 (1 samples)
	minimum = 6 (1 samples)
	maximum = 202 (1 samples)
Fragmentation average = 0.00154315 (1 samples)
	minimum = 0 (1 samples)
	maximum = 165 (1 samples)
Injected packet rate average = 0.00341505 (1 samples)
	minimum = 0.0029546 (1 samples)
	maximum = 0.00393531 (1 samples)
Accepted packet rate average = 0.00341505 (1 samples)
	minimum = 0.0029546 (1 samples)
	maximum = 0.00393531 (1 samples)
Injected flit rate average = 0.0071914 (1 samples)
	minimum = 0.00610566 (1 samples)
	maximum = 0.00851456 (1 samples)
Accepted flit rate average = 0.0071914 (1 samples)
	minimum = 0.00633953 (1 samples)
	maximum = 0.00809671 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 34 sec (874 sec)
gpgpu_simulation_rate = 35340 (inst/sec)
gpgpu_simulation_rate = 621 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 594602
gpu_sim_insn = 15552352
gpu_ipc =      26.1559
gpu_tot_sim_cycle = 1528265
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      30.3876
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 79332
gpu_stall_icnt2sh    = 136711
partiton_reqs_in_parallel = 13003038
partiton_reqs_in_parallel_total    = 7053988
partiton_level_parallism =      21.8685
partiton_level_parallism_total  =      13.1241
partiton_reqs_in_parallel_util = 13003038
partiton_reqs_in_parallel_util_total    = 7053988
gpu_sim_cycle_parition_util = 594583
gpu_tot_sim_cycle_parition_util    = 320687
partiton_level_parallism_util =      21.8692
partiton_level_parallism_util_total  =      21.9138
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      20.2836 GB/Sec
L2_BW_total  =      11.2879 GB/Sec
gpu_total_sim_rate=19253

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6771
	L1I_total_cache_miss_rate = 0.0076
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61380
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887615
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6771
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1444, 1222, 1294, 1218, 1374, 1218, 1301, 1224, 1439, 1219, 1287, 1216, 1369, 1219, 1298, 1222, 1381, 1159, 1229, 1155, 1312, 1157, 1237, 1160, 1200, 1015, 1076, 1016, 1141, 1016, 1081, 1021, 1203, 1015, 1076, 1017, 1141, 1014, 1082, 1020, 1139, 950, 1015, 952, 1081, 953, 1019, 957, 962, 815, 862, 816, 913, 816, 866, 816, 959, 814, 857, 812, 911, 812, 865, 818, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2378592
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2204062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 169644
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3751412	W0_Idle:2607907	W0_Scoreboard:43354807	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 134889 
averagemflatency = 6938 
max_icnt2mem_latency = 134554 
max_icnt2sh_latency = 1528264 
mrq_lat_table:18969 	1004 	1436 	3644 	5438 	4379 	4881 	4122 	621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83323 	24507 	31228 	7943 	5688 	1533 	4256 	5760 	14933 	1229 	1321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	17452 	32582 	18630 	17598 	21031 	1326 	18433 	14007 	7183 	4883 	1478 	4156 	5764 	14929 	1229 	1321 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52455 	41885 	22145 	2200 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	21048 	11502 	28292 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	79 	78 	19 	15 	9 	16 	16 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        86        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102        70        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102        78        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        86        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        80        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        86        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:       102       102        91        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:       102       102        87        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:       102        86        86        75        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        86        81        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        90        85        94        70        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    247355    250235    254271    254247    139773    139746    252482    254307    247358    250238    144572    144581    145650    145598    256469    256065 
dram[1]:    257710    247948    254236    254234    139743    139727    246907    250237    175218    247950    144554    144554    145607    145059    246905    251428 
dram[2]:    257592    255894    254179    254293    139724    139724    255302    249051    249559    247940    144995    144480    146218    136501    253588    249049 
dram[3]:    252606    255351    253734    254852    139674    139703    249691    250770    249601    175193    144492    144481    136532    136515    253726    250768 
dram[4]:    255122    255097    255031    254353    139725    139739    252041    255423    247599    251001    143971    144480    136506    136505    256221    257337 
dram[5]:    251024    253433    253105    253721    139739    139664    249017    250161    251560    249358    144462    144460    136506    136477    257363    249842 
dram[6]:    255085    254559    254877    254877    139664    139642    247959    253214    174679    247009    144459    144453    136510    136527    257336    257277 
dram[7]:    246000    250550    254355    254351    139644    139654    249071    249009    174704    250553    145037    145032    134050    134884    257393    257425 
dram[8]:    256603    257197    254327    254294    139654    139656    254199    247284    247284    175174    145031    145023    134891    134447    252307    256827 
dram[9]:    248516    253735    254251    254256    139655    139667    250928    246838    248520    175261    144563    144557    133445    134584    256722    255567 
dram[10]:    254826    251418    253691    253653    139654    139660    249078    257747    250783    251458    144563    144567    134575    136118    255426    256588 
average row accesses per activate:
dram[0]:  5.448276  5.888889  5.013699  4.444445  4.145833  4.326087  3.509434  3.720000  4.190476  3.911111  3.155172  3.155172  4.840909  4.733333  3.114286  3.303030 
dram[1]:  6.294872  5.402299  4.387500  5.295774  4.522727  4.145833  3.795918  3.720000  4.631579  3.450980  3.627451  3.363636  4.260000  4.176471  3.205882  3.633333 
dram[2]:  5.600000  5.482759  4.218391  4.833333  3.826923  4.145833  3.615385  3.381818  4.190476  4.400000  3.363636  3.755102  4.176471  3.872727  2.906667  3.027778 
dram[3]:  5.658823  5.579545  4.807693  4.787500  4.627907  4.422222  3.647059  3.444444  4.000000  3.911111  3.914894  3.775510  3.803571  3.550000  3.159420  3.027778 
dram[4]:  5.318681  5.694118  4.784810  4.555555  4.061224  4.234043  3.509434  3.509434  4.000000  4.512821  3.607843  3.775510  3.672414  3.672414  3.220588  3.041667 
dram[5]:  5.118279  5.402299  4.782051  4.932433  4.522727  4.422222  3.321429  3.795918  3.744681  5.176471  3.538461  4.000000  3.672414  4.018868  3.041667  2.920000 
dram[6]:  5.522222  5.444445  4.730769  4.226191  4.061224  4.061224  3.381818  3.263158  5.500000  5.028572  4.357143  3.872340  3.803571  4.176471  3.268657  3.369231 
dram[7]:  5.150537  5.627907  4.395061  4.176471  3.980000  4.234043  3.000000  3.303571  4.093023  4.512821  3.714286  3.660000  4.018868  3.610169  2.972973  3.268657 
dram[8]:  5.413043  5.726191  4.551282  4.168674  4.081633  4.000000  3.538461  3.538461  4.292683  4.093023  3.519231  3.588235  3.661017  4.153846  3.303030  3.253731 
dram[9]:  5.127660  5.731707  4.308642  4.819445  3.921569  4.347826  3.607843  3.755102  4.292683  4.631579  3.155172  3.588235  4.408163  4.000000  2.868421  3.272727 
dram[10]:  6.337662  5.776471  4.641026  4.197531  4.255319  4.444445  3.607843  3.914894  4.400000  4.400000  3.407408  3.285714  4.000000  4.235294  3.428571  3.176471 
average row locality = 44494/10580 = 4.205482
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       265       269       172       166        39        39        39        39        32        32        37        37        39        39        35        35 
dram[1]:       283       262       157       182        39        39        39        39        32        32        38        38        39        39        35        35 
dram[2]:       296       269       173       183        39        39        40        39        32        32        38        37        39        39        35        35 
dram[3]:       273       283       181       189        39        39        39        39        32        32        37        38        39        39        35        35 
dram[4]:       276       276       184       175        39        39        39        39        32        32        37        38        39        39        35        35 
dram[5]:       268       262       181       173        39        39        39        39        32        32        37        37        39        39        35        35 
dram[6]:       289       282       177       164        39        39        39        39        32        32        36        35        39        39        35        35 
dram[7]:       271       276       165       164        39        39        39        38        32        32        35        36        39        39        36        36 
dram[8]:       290       273       164       155        40        40        38        38        32        32        36        36        40        40        35        35 
dram[9]:       274       262       158       156        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       280       283       171       149        40        40        38        38        32        32        37        37        40        40        34        34 
total reads: 14663
bank skew: 296/32 = 9.25
chip skew: 1369/1291 = 1.06
average mf latency per bank:
dram[0]:      20638     20336     15866     16067     34811     34381     40091     40159     24926     25019     30324     29332     52832     52729     25440     25475
dram[1]:      19226     20024     16403     14980     34119     34107     40373     40444     24655     25030     30577     31608     52783     51939     24759     25502
dram[2]:      18993     19827     15725     15011     35384     34578    181178     39891     25959     25396     32540     31843     52081     50346     26619     25991
dram[3]:      19642     19225     15213     15185     34074     33684     39672     39275     25279     24958     31042     30915     51494     51738     25958     25062
dram[4]:      19376     19070     14965     15263     34206     35068     39824     39477     25261     25218     31650     31915     50549     50156     25934     26022
dram[5]:      19626     19921     15157     15432     34985     34975     39224     39578     25265     25273     31897     30363     50337     51814     25842     25798
dram[6]:      18758     19301     15417     15481     35032     34256     39365     39828     24953     25171     32992     33661     52132     50726     25707     25811
dram[7]:      19689     19221     15381     15290     34230     34273     40685     40521     25109     25319     33857     33556     49641     48550     25072     25726
dram[8]:      18565     19253     15427     16074     34863     34955     40364     39860     25325     25182     33546     33641     48949     49445     25768     25576
dram[9]:      19232     19729     15914     15987     34093     34120     39193     39548     25294     25198     32512     32758     49372     49256     26688     26356
dram[10]:      18966     18872     14979     15876     35130     35960     39523     38886     25581     25945     33623     33671     48157     48560     27006     26894
maximum mf latency per bank:
dram[0]:     134804    134864    132148    132216     63381     63436     63716     63751     63756     63808    123672    123667    123648    123719    134800    134836
dram[1]:     134733    134808    132158    132173     63359     63422     63699     63721     63700     63773    123664    124007    123667    123692    134795    134878
dram[2]:     134788    134835    132165    132170     63380     63432     63707     63720     63688     63779    123985    124013    123642    123679    134823    134863
dram[3]:     134731    134841    132114    132156     63389     63480     63713     63742     63693     63769    124009    124017    123647    123669    134813    134835
dram[4]:     134733    134840    132126    132170     63403     63419     63706     63717     63688     63783    124103    123563    124140    124201    134817    134840
dram[5]:     134773    134806    132112    132145     63375     63427     63711     63719     63689     63751    123645    123655    124051    124102    134810    134854
dram[6]:     134778    134795    132128    132157     63348     63408     63720     63729     63688     63758    123672    123660    124039    124109    134814    134846
dram[7]:     134764    134889    132135    132203     63382     63428     63751     63776     63695     63778    123772    123770    124172    124237    134755    134804
dram[8]:     134781    134888    132181    132190     63367     63397     63754     63777     63677     63783    123674    123667    123657    123688    134749    134827
dram[9]:     134774    134845    132098    132112     63357     63408     63733     63762     63702     63858    123608    123598    123601    123588    134789    134838
dram[10]:     134798    134857    132105    132165     63348     63427     63734     63747     63715     63807    123764    123766    123538    123597    134798    134859
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683591 n_act=948 n_pre=932 n_req=4027 n_rd=10852 n_write=3231 bw_util=0.01657
n_activity=43176 dram_eff=0.6524
bk0: 836a 1691225i bk1: 832a 1690175i bk2: 776a 1691299i bk3: 776a 1690462i bk4: 640a 1694285i bk5: 640a 1693625i bk6: 588a 1694369i bk7: 588a 1693770i bk8: 576a 1695481i bk9: 576a 1694683i bk10: 584a 1694601i bk11: 584a 1693610i bk12: 696a 1694621i bk13: 696a 1693369i bk14: 732a 1694005i bk15: 732a 1692983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.173091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683601 n_act=931 n_pre=915 n_req=4042 n_rd=10856 n_write=3251 bw_util=0.0166
n_activity=44644 dram_eff=0.632
bk0: 832a 1691542i bk1: 832a 1690107i bk2: 776a 1691203i bk3: 776a 1690962i bk4: 640a 1694788i bk5: 640a 1693645i bk6: 588a 1694855i bk7: 588a 1693805i bk8: 576a 1695772i bk9: 576a 1694457i bk10: 588a 1694727i bk11: 588a 1693940i bk12: 696a 1694230i bk13: 696a 1693303i bk14: 732a 1693922i bk15: 732a 1693374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683458 n_act=988 n_pre=972 n_req=4080 n_rd=10860 n_write=3276 bw_util=0.01663
n_activity=53529 dram_eff=0.5282
bk0: 832a 1692090i bk1: 832a 1691147i bk2: 776a 1692349i bk3: 776a 1691741i bk4: 640a 1694859i bk5: 640a 1694083i bk6: 592a 1695257i bk7: 588a 1694118i bk8: 576a 1696094i bk9: 576a 1695859i bk10: 588a 1695274i bk11: 588a 1694582i bk12: 696a 1695024i bk13: 696a 1694037i bk14: 732a 1694638i bk15: 732a 1693723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683502 n_act=966 n_pre=950 n_req=4083 n_rd=10856 n_write=3280 bw_util=0.01663
n_activity=43360 dram_eff=0.652
bk0: 832a 1691299i bk1: 832a 1690054i bk2: 776a 1691486i bk3: 776a 1690584i bk4: 640a 1694405i bk5: 640a 1693508i bk6: 588a 1694040i bk7: 588a 1693827i bk8: 576a 1695581i bk9: 576a 1694798i bk10: 588a 1694613i bk11: 588a 1693953i bk12: 696a 1694117i bk13: 696a 1693133i bk14: 732a 1693931i bk15: 732a 1693180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683478 n_act=977 n_pre=961 n_req=4070 n_rd=10864 n_write=3274 bw_util=0.01664
n_activity=43802 dram_eff=0.6455
bk0: 832a 1691065i bk1: 832a 1690243i bk2: 776a 1691950i bk3: 776a 1691183i bk4: 640a 1694269i bk5: 640a 1693156i bk6: 588a 1694228i bk7: 588a 1693575i bk8: 576a 1695847i bk9: 576a 1695236i bk10: 588a 1694729i bk11: 588a 1694032i bk12: 696a 1694032i bk13: 696a 1693198i bk14: 736a 1693966i bk15: 736a 1692926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683550 n_act=963 n_pre=947 n_req=4038 n_rd=10848 n_write=3246 bw_util=0.01659
n_activity=43631 dram_eff=0.6461
bk0: 832a 1691327i bk1: 832a 1690202i bk2: 768a 1691498i bk3: 768a 1691302i bk4: 640a 1694359i bk5: 640a 1693846i bk6: 588a 1694659i bk7: 588a 1693930i bk8: 576a 1695759i bk9: 576a 1695196i bk10: 588a 1694923i bk11: 588a 1694182i bk12: 696a 1694005i bk13: 696a 1693178i bk14: 736a 1693911i bk15: 736a 1692763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172237
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683591 n_act=947 n_pre=931 n_req=4062 n_rd=10844 n_write=3241 bw_util=0.01657
n_activity=43726 dram_eff=0.6442
bk0: 832a 1690917i bk1: 832a 1689863i bk2: 768a 1691319i bk3: 764a 1690847i bk4: 640a 1694104i bk5: 640a 1693202i bk6: 588a 1694093i bk7: 588a 1692995i bk8: 576a 1696086i bk9: 576a 1695506i bk10: 588a 1695225i bk11: 588a 1694315i bk12: 696a 1694516i bk13: 696a 1693738i bk14: 736a 1694161i bk15: 736a 1693252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683531 n_act=994 n_pre=978 n_req=4025 n_rd=10836 n_write=3215 bw_util=0.01653
n_activity=44106 dram_eff=0.6371
bk0: 832a 1691156i bk1: 832a 1690416i bk2: 764a 1691829i bk3: 764a 1690938i bk4: 640a 1694410i bk5: 640a 1693250i bk6: 588a 1693754i bk7: 588a 1692902i bk8: 576a 1695601i bk9: 576a 1695097i bk10: 588a 1694371i bk11: 588a 1693742i bk12: 696a 1693767i bk13: 696a 1692688i bk14: 736a 1693536i bk15: 732a 1693136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683556 n_act=971 n_pre=955 n_req=4034 n_rd=10840 n_write=3232 bw_util=0.01656
n_activity=43900 dram_eff=0.6411
bk0: 832a 1691146i bk1: 832a 1690316i bk2: 764a 1691986i bk3: 764a 1690909i bk4: 640a 1694159i bk5: 640a 1692953i bk6: 584a 1694667i bk7: 584a 1693860i bk8: 576a 1695577i bk9: 576a 1694584i bk10: 588a 1694873i bk11: 588a 1694111i bk12: 704a 1693870i bk13: 704a 1693554i bk14: 732a 1693977i bk15: 732a 1692997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683617 n_act=959 n_pre=943 n_req=4000 n_rd=10836 n_write=3199 bw_util=0.01652
n_activity=43661 dram_eff=0.6429
bk0: 832a 1691185i bk1: 832a 1690160i bk2: 764a 1691804i bk3: 764a 1691268i bk4: 640a 1693885i bk5: 640a 1693176i bk6: 584a 1694250i bk7: 584a 1693643i bk8: 576a 1695717i bk9: 576a 1694789i bk10: 588a 1694590i bk11: 588a 1693877i bk12: 704a 1694343i bk13: 704a 1693034i bk14: 732a 1693773i bk15: 728a 1693317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1699554 n_nop=1683637 n_act=937 n_pre=921 n_req=4033 n_rd=10832 n_write=3227 bw_util=0.01654
n_activity=43006 dram_eff=0.6538
bk0: 832a 1691612i bk1: 832a 1689891i bk2: 764a 1692000i bk3: 764a 1690926i bk4: 640a 1694391i bk5: 640a 1693345i bk6: 584a 1694546i bk7: 584a 1693527i bk8: 576a 1695877i bk9: 576a 1694974i bk10: 588a 1694414i bk11: 588a 1693549i bk12: 704a 1694094i bk13: 704a 1693355i bk14: 728a 1693720i bk15: 728a 1692958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1412, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 31857
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 75
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 223.929
	minimum = 6
	maximum = 5475
Network latency average = 127.772
	minimum = 6
	maximum = 3039
Slowest packet = 109979
Flit latency average = 78.1628
	minimum = 6
	maximum = 3039
Slowest flit = 231193
Fragmentation average = 0.0810058
	minimum = 0
	maximum = 903
Injected packet rate average = 0.00427998
	minimum = 0.00362764 (at node 14)
	maximum = 0.0193247 (at node 32)
Accepted packet rate average = 0.00427998
	minimum = 0.00362764 (at node 14)
	maximum = 0.0193247 (at node 32)
Injected flit rate average = 0.0100776
	minimum = 0.00646652 (at node 14)
	maximum = 0.0865168 (at node 32)
Accepted flit rate average= 0.0100776
	minimum = 0.00794146 (at node 29)
	maximum = 0.0231105 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 121.488 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2845 (2 samples)
Network latency average = 70.9396 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1622.5 (2 samples)
Flit latency average = 45.8015 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1620.5 (2 samples)
Fragmentation average = 0.0412745 (2 samples)
	minimum = 0 (2 samples)
	maximum = 534 (2 samples)
Injected packet rate average = 0.00384752 (2 samples)
	minimum = 0.00329112 (2 samples)
	maximum = 0.01163 (2 samples)
Accepted packet rate average = 0.00384752 (2 samples)
	minimum = 0.00329112 (2 samples)
	maximum = 0.01163 (2 samples)
Injected flit rate average = 0.0086345 (2 samples)
	minimum = 0.00628609 (2 samples)
	maximum = 0.0475157 (2 samples)
Accepted flit rate average = 0.0086345 (2 samples)
	minimum = 0.0071405 (2 samples)
	maximum = 0.0156036 (2 samples)
Injected packet size average = 2.24417 (2 samples)
Accepted packet size average = 2.24417 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 12 sec (2412 sec)
gpgpu_simulation_rate = 19253 (inst/sec)
gpgpu_simulation_rate = 633 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6429 Tlb_hit: 4441 Tlb_miss: 1988 Tlb_hit_rate: 0.690776
Shader1: Tlb_access: 6538 Tlb_hit: 4564 Tlb_miss: 1974 Tlb_hit_rate: 0.698073
Shader2: Tlb_access: 6491 Tlb_hit: 4495 Tlb_miss: 1996 Tlb_hit_rate: 0.692497
Shader3: Tlb_access: 6480 Tlb_hit: 4547 Tlb_miss: 1933 Tlb_hit_rate: 0.701698
Shader4: Tlb_access: 6648 Tlb_hit: 4688 Tlb_miss: 1960 Tlb_hit_rate: 0.705175
Shader5: Tlb_access: 6595 Tlb_hit: 4607 Tlb_miss: 1988 Tlb_hit_rate: 0.698560
Shader6: Tlb_access: 6647 Tlb_hit: 4690 Tlb_miss: 1957 Tlb_hit_rate: 0.705581
Shader7: Tlb_access: 6375 Tlb_hit: 4474 Tlb_miss: 1901 Tlb_hit_rate: 0.701804
Shader8: Tlb_access: 6305 Tlb_hit: 4326 Tlb_miss: 1979 Tlb_hit_rate: 0.686122
Shader9: Tlb_access: 6362 Tlb_hit: 4384 Tlb_miss: 1978 Tlb_hit_rate: 0.689092
Shader10: Tlb_access: 6535 Tlb_hit: 4557 Tlb_miss: 1978 Tlb_hit_rate: 0.697322
Shader11: Tlb_access: 6479 Tlb_hit: 4411 Tlb_miss: 2068 Tlb_hit_rate: 0.680815
Shader12: Tlb_access: 6303 Tlb_hit: 4330 Tlb_miss: 1973 Tlb_hit_rate: 0.686974
Shader13: Tlb_access: 6483 Tlb_hit: 4450 Tlb_miss: 2033 Tlb_hit_rate: 0.686411
Shader14: Tlb_access: 6256 Tlb_hit: 4340 Tlb_miss: 1916 Tlb_hit_rate: 0.693734
Shader15: Tlb_access: 6321 Tlb_hit: 4288 Tlb_miss: 2033 Tlb_hit_rate: 0.678374
Shader16: Tlb_access: 6486 Tlb_hit: 4489 Tlb_miss: 1997 Tlb_hit_rate: 0.692106
Shader17: Tlb_access: 6323 Tlb_hit: 4347 Tlb_miss: 1976 Tlb_hit_rate: 0.687490
Shader18: Tlb_access: 6599 Tlb_hit: 4534 Tlb_miss: 2065 Tlb_hit_rate: 0.687074
Shader19: Tlb_access: 6508 Tlb_hit: 4553 Tlb_miss: 1955 Tlb_hit_rate: 0.699601
Shader20: Tlb_access: 6554 Tlb_hit: 4575 Tlb_miss: 1979 Tlb_hit_rate: 0.698047
Shader21: Tlb_access: 6660 Tlb_hit: 4617 Tlb_miss: 2043 Tlb_hit_rate: 0.693243
Shader22: Tlb_access: 6666 Tlb_hit: 4754 Tlb_miss: 1912 Tlb_hit_rate: 0.713171
Shader23: Tlb_access: 6502 Tlb_hit: 4556 Tlb_miss: 1946 Tlb_hit_rate: 0.700707
Shader24: Tlb_access: 6437 Tlb_hit: 4456 Tlb_miss: 1981 Tlb_hit_rate: 0.692248
Shader25: Tlb_access: 6611 Tlb_hit: 4613 Tlb_miss: 1998 Tlb_hit_rate: 0.697776
Shader26: Tlb_access: 6554 Tlb_hit: 4604 Tlb_miss: 1950 Tlb_hit_rate: 0.702472
Shader27: Tlb_access: 6546 Tlb_hit: 4610 Tlb_miss: 1936 Tlb_hit_rate: 0.704247
Tlb_tot_access: 181693 Tlb_tot_hit: 126300, Tlb_tot_miss: 55393, Tlb_tot_hit_rate: 0.695129
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader1: Tlb_validate: 191 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader2: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader3: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader4: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader5: Tlb_validate: 196 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader6: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader7: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader8: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader9: Tlb_validate: 195 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader10: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader11: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader12: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader13: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader14: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader15: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader16: Tlb_validate: 192 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader17: Tlb_validate: 177 Tlb_invalidate: 158 Tlb_evict: 0 Tlb_page_evict: 158
Shader18: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader19: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader20: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader21: Tlb_validate: 194 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader22: Tlb_validate: 199 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader23: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader24: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader25: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader26: Tlb_validate: 190 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader27: Tlb_validate: 195 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Tlb_tot_valiate: 5195 Tlb_invalidate: 4663, Tlb_tot_evict: 0, Tlb_tot_evict page: 4663
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1988 Page_hit: 916 Page_miss: 1072 Page_hit_rate: 0.460765
Shader1: Page_table_access:1974 Page_hit: 875 Page_miss: 1099 Page_hit_rate: 0.443262
Shader2: Page_table_access:1996 Page_hit: 1004 Page_miss: 992 Page_hit_rate: 0.503006
Shader3: Page_table_access:1933 Page_hit: 900 Page_miss: 1033 Page_hit_rate: 0.465598
Shader4: Page_table_access:1960 Page_hit: 904 Page_miss: 1056 Page_hit_rate: 0.461224
Shader5: Page_table_access:1988 Page_hit: 881 Page_miss: 1107 Page_hit_rate: 0.443159
Shader6: Page_table_access:1957 Page_hit: 789 Page_miss: 1168 Page_hit_rate: 0.403168
Shader7: Page_table_access:1901 Page_hit: 834 Page_miss: 1067 Page_hit_rate: 0.438716
Shader8: Page_table_access:1979 Page_hit: 867 Page_miss: 1112 Page_hit_rate: 0.438100
Shader9: Page_table_access:1978 Page_hit: 857 Page_miss: 1121 Page_hit_rate: 0.433266
Shader10: Page_table_access:1978 Page_hit: 818 Page_miss: 1160 Page_hit_rate: 0.413549
Shader11: Page_table_access:2068 Page_hit: 819 Page_miss: 1249 Page_hit_rate: 0.396035
Shader12: Page_table_access:1973 Page_hit: 876 Page_miss: 1097 Page_hit_rate: 0.443994
Shader13: Page_table_access:2033 Page_hit: 937 Page_miss: 1096 Page_hit_rate: 0.460895
Shader14: Page_table_access:1916 Page_hit: 823 Page_miss: 1093 Page_hit_rate: 0.429541
Shader15: Page_table_access:2033 Page_hit: 912 Page_miss: 1121 Page_hit_rate: 0.448598
Shader16: Page_table_access:1997 Page_hit: 917 Page_miss: 1080 Page_hit_rate: 0.459189
Shader17: Page_table_access:1976 Page_hit: 921 Page_miss: 1055 Page_hit_rate: 0.466093
Shader18: Page_table_access:2065 Page_hit: 1000 Page_miss: 1065 Page_hit_rate: 0.484262
Shader19: Page_table_access:1955 Page_hit: 859 Page_miss: 1096 Page_hit_rate: 0.439386
Shader20: Page_table_access:1979 Page_hit: 875 Page_miss: 1104 Page_hit_rate: 0.442142
Shader21: Page_table_access:2043 Page_hit: 990 Page_miss: 1053 Page_hit_rate: 0.484582
Shader22: Page_table_access:1912 Page_hit: 855 Page_miss: 1057 Page_hit_rate: 0.447176
Shader23: Page_table_access:1946 Page_hit: 850 Page_miss: 1096 Page_hit_rate: 0.436793
Shader24: Page_table_access:1981 Page_hit: 933 Page_miss: 1048 Page_hit_rate: 0.470974
Shader25: Page_table_access:1998 Page_hit: 974 Page_miss: 1024 Page_hit_rate: 0.487487
Shader26: Page_table_access:1950 Page_hit: 790 Page_miss: 1160 Page_hit_rate: 0.405128
Shader27: Page_table_access:1936 Page_hit: 814 Page_miss: 1122 Page_hit_rate: 0.420455
Page_table_tot_access: 55393 Page_tot_hit: 24790, Page_tot_miss 30603, Page_tot_hit_rate: 0.447529 Page_tot_fault: 24 Page_tot_pending: 30579
Total_memory_access_page_fault: 24, Average_latency: 722250.000000
========================================Page thrashing statistics==============================
Page_validate: 1616 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.030339
[0-25]: 0.046893, [26-50]: 0.010081, [51-75]: 0.020627, [76-100]: 0.922399
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   542837 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(216.534103)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c0094000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284174----T:   286974 	 St: c00b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   286974----T:   289579 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289579----T:   319362 	 St: c00b3000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:   323281----T:   325886 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325886----T:   386722 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   395561----T:   398166 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398166----T:   406406 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   406406----T:   409011 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   409011----T:   530100 	 St: c0171000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   531681----T:   534286 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   534286----T:   542526 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   542837----T:   545442 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   542837----T:   551077 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   553682----T:   556287 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   553682----T:   561922 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   564527----T:   567132 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   564527----T:   580222 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   582827----T:   585432 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   582827----T:   613550 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   616155----T:   618760 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   616155----T:   676991 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   679596----T:   682201 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   679596----T:   708908 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(19.792032)
F:   933663----T:  1528265 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(401.486847)
F:   934439----T:   937044 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937044----T:   945284 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   945467----T:   948897 	 St: c0480000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   948897----T:   955762 	 St: c0484000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   955762----T:   958848 	 St: c0490000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   958848----T:   966170 	 St: c0493000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   966170----T:   972582 	 St: c04a0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   972582----T:   983604 	 St: c04ab000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:   983604----T:   986404 	 St: c0270000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   986404----T:   994184 	 St: c0272000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   994184----T:   996984 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   996984----T:  1004764 	 St: c0282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1004764----T:  1007369 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007369----T:  1023064 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1027768----T:  1031198 	 St: c04c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1031198----T:  1060510 	 St: c04c4000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  1060510----T:  1063115 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1063115----T:  1093838 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1105711----T:  1108316 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108316----T:  1169152 	 St: c0501000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1169152----T:  1171757 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171757----T:  1232593 	 St: c02f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1267423----T:  1270028 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270028----T:  1391117 	 St: c0581000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1391117----T:  1393722 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393722----T:  1514811 	 St: c0371000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1528265----T:  1530870 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1528265----T:  1536505 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1539110----T:  1541715 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1539110----T:  1547350 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1549955----T:  1552560 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1549955----T:  1565650 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1568255----T:  1570860 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1568255----T:  1598978 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1601583----T:  1604188 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1601583----T:  1662419 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1665024----T:  1667629 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1665024----T:  1786113 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1788718----T:  1791323 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1788718----T:  1796958 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1799563----T:  1802168 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1799563----T:  1807803 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1810408----T:  1813013 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1810408----T:  1826103 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1828708----T:  1831313 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1828708----T:  1839730 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(7.442269)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 915289(cycle), 618.020935(us)
Tot_kernel_exec_time_and_fault_time: 2514769(cycle), 1698.020874(us)
Tot_memcpy_h2d_time: 833274(cycle), 562.642822(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 833274(cycle), 562.642822(us)
Tot_devicesync_time: 482746(cycle), 325.959473(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 482746(cycle), 325.959473(us)
GPGPU-Sim: *** exit detected ***
