============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:17:55 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           7    16.425    gscl45nm 
AOI21X1         16    45.053    gscl45nm 
BUFX2           49   114.978    gscl45nm 
DFFSR           34   351.036    gscl45nm 
HAX1            56   262.808    gscl45nm 
INVX1           94   132.343    gscl45nm 
MUX2X1          30   112.632    gscl45nm 
OAI21X1         12    33.790    gscl45nm 
OR2X1            2     4.693    gscl45nm 
XOR2X1           4    18.772    gscl45nm 
-----------------------------------------
total          304  1092.530             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        34  351.036   32.1 
inverter          94  132.343   12.1 
buffer            49  114.978   10.5 
logic            127  494.173   45.2 
-------------------------------------
total            304 1092.530  100.0 

