--------------- Build Started: 06/23/2016 22:14:48 Project: BLE Lab 4, Configuration: ARM GCC 4.8.4 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\user\AppData\Local\Cypress Semiconductor\PSoC Creator\3.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\user\Desktop\Lab 4\BLE Lab 4.cydsn\BLE Lab 4.cyprj" -d CY8C4247LQI-BL483 -s "C:\Users\user\Desktop\Lab 4\BLE Lab 4.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
cmod
source
source
source
source
source
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
cyelftool.exe -C "C:\Users\user\Desktop\Lab 4\BLE Lab 4.cydsn\CortexM0\ARM_GCC_484\Debug\BLE Lab 4.elf" --flash_row_size 128 --flash_size 131072
cyelftool.exe -S "C:\Users\user\Desktop\Lab 4\BLE Lab 4.cydsn\CortexM0\ARM_GCC_484\Debug\BLE Lab 4.elf"
Flash used: 80256 of 131072 bytes (61.2 %).
SRAM used: 9964 of 16384 bytes (60.8 %). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 06/23/2016 22:15:45 ---------------
