#ifndef __THUNDERBAY_CLOCKS_H__
#define __THUNDERBAY_CLOCKS_H__

/* autogenerated code - defines for clock id's exposed to dts file and user's */
#define CORTEXA53_0_CLKIN_CLUSTER0                                                                                                0     /*CLK_0*/
#define ADB400_R3_AXI4_STREAM_00_ACLKM_CLUSTER0                                                                                   1     /*CLK_1*/
#define ADB400_R3_AXI4_STREAM_01_ACLKS_CLUSTER0                                                                                   2     /*CLK_2*/
#define PCLKENDBG_GEN0_CLKIN_CLUSTER0                                                                                             3     /*CLK_3*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKM_CLUSTER0                                                                                     4     /*CLK_4*/
#define CXATBASYNCBRIDGE_RTL_0_CLKS_CLUSTER0                                                                                      5     /*CLK_5*/
#define CXATBASYNCBRIDGE_RTL_1_CLKS_CLUSTER0                                                                                      6     /*CLK_6*/
#define CXATBASYNCBRIDGE_RTL_2_CLKS_CLUSTER0                                                                                      7     /*CLK_7*/
#define CXATBASYNCBRIDGE_RTL_3_CLKS_CLUSTER0                                                                                      8     /*CLK_8*/
#define CORTEXA53_0_CLKIN_CLUSTER1                                                                                                9     /*CLK_9*/
#define ADB400_R3_AXI4_STREAM_00_ACLKM_CLUSTER1                                                                                   10    /*CLK_10*/
#define ADB400_R3_AXI4_STREAM_01_ACLKS_CLUSTER1                                                                                   11    /*CLK_11*/
#define PCLKENDBG_GEN0_CLKIN_CLUSTER1                                                                                             12    /*CLK_12*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKM_CLUSTER1                                                                                     13    /*CLK_13*/
#define CXATBASYNCBRIDGE_RTL_0_CLKS_CLUSTER1                                                                                      14    /*CLK_14*/
#define CXATBASYNCBRIDGE_RTL_1_CLKS_CLUSTER1                                                                                      15    /*CLK_15*/
#define CXATBASYNCBRIDGE_RTL_2_CLKS_CLUSTER1                                                                                      16    /*CLK_16*/
#define CXATBASYNCBRIDGE_RTL_3_CLKS_CLUSTER1                                                                                      17    /*CLK_17*/
#define CORTEXA53_0_CLKIN_CLUSTER2                                                                                                18    /*CLK_18*/
#define ADB400_R3_AXI4_STREAM_00_ACLKM_CLUSTER2                                                                                   19    /*CLK_19*/
#define ADB400_R3_AXI4_STREAM_01_ACLKS_CLUSTER2                                                                                   20    /*CLK_20*/
#define PCLKENDBG_GEN0_CLKIN_CLUSTER2                                                                                             21    /*CLK_21*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKM_CLUSTER2                                                                                     22    /*CLK_22*/
#define CXATBASYNCBRIDGE_RTL_0_CLKS_CLUSTER2                                                                                      23    /*CLK_23*/
#define CXATBASYNCBRIDGE_RTL_1_CLKS_CLUSTER2                                                                                      24    /*CLK_24*/
#define CXATBASYNCBRIDGE_RTL_2_CLKS_CLUSTER2                                                                                      25    /*CLK_25*/
#define CXATBASYNCBRIDGE_RTL_3_CLKS_CLUSTER2                                                                                      26    /*CLK_26*/
#define CORTEXA53_0_CLKIN_CLUSTER3                                                                                                27    /*CLK_27*/
#define ADB400_R3_AXI4_STREAM_00_ACLKM_CLUSTER3                                                                                   28    /*CLK_28*/
#define ADB400_R3_AXI4_STREAM_01_ACLKS_CLUSTER3                                                                                   29    /*CLK_29*/
#define PCLKENDBG_GEN0_CLKIN_CLUSTER3                                                                                             30    /*CLK_30*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKM_CLUSTER3                                                                                     31    /*CLK_31*/
#define CXATBASYNCBRIDGE_RTL_0_CLKS_CLUSTER3                                                                                      32    /*CLK_32*/
#define CXATBASYNCBRIDGE_RTL_1_CLKS_CLUSTER3                                                                                      33    /*CLK_33*/
#define CXATBASYNCBRIDGE_RTL_2_CLKS_CLUSTER3                                                                                      34    /*CLK_34*/
#define CXATBASYNCBRIDGE_RTL_3_CLKS_CLUSTER3                                                                                      35    /*CLK_35*/
#define A_CSE_OCS_TOP_PRIM_UNGATED_CLK                                                                                            36    /*CLK_36*/
#define CPUSS_NOC_SOUTH_CPU23_CLK_NOC_SYSTEM_NOC_OCS4_CLK                                                                         37    /*CLK_37*/
#define CXATBREPLICATOR_RTL_0_CLK                                                                                                 38    /*CLK_38*/
#define CXATBUPSIZER_RTL_0_CLK                                                                                                    39    /*CLK_39*/
#define ETF_CXCTI_CTICLK                                                                                                          40    /*CLK_40*/
#define ETR_CXCTI_CTICLK                                                                                                          41    /*CLK_41*/
#define VPU0_CXCTI_CTICLK                                                                                                         42    /*CLK_42*/
#define VPU1_CXCTI_CTICLK                                                                                                         43    /*CLK_43*/
#define VPU2_CXCTI_CTICLK                                                                                                         44    /*CLK_44*/
#define VPU3_CXCTI_CTICLK                                                                                                         45    /*CLK_45*/
#define CXCTM_0_CTMCLK                                                                                                            46    /*CLK_46*/
#define CXCTM_1_CTMCLK                                                                                                            47    /*CLK_47*/
#define CXCTM_2_CTMCLK                                                                                                            48    /*CLK_48*/
#define CXCTM_3_CTMCLK                                                                                                            49    /*CLK_49*/
#define CXCTM_4_CTMCLK                                                                                                            50    /*CLK_50*/
#define CXCTM_5_CTMCLK                                                                                                            51    /*CLK_51*/
#define CXTMC_1_128_ETR_8_0_CLK                                                                                                   52    /*CLK_52*/
#define CXTMC_2_32_0X1000_0_CLK                                                                                                   53    /*CLK_53*/
#define CXTMC_2_32_0X1000_1_CLK                                                                                                   54    /*CLK_54*/
#define CXTMC_2_32_0X1000_2_CLK                                                                                                   55    /*CLK_55*/
#define CXTMC_2_32_0X1000_3_CLK                                                                                                   56    /*CLK_56*/
#define CXTPIU_0_ATCLK                                                                                                            57    /*CLK_57*/
#define CXATBFUNNEL_RTL_4_CLK                                                                                                     58    /*CLK_58*/
#define CXATBASYNCBRIDGE_COMPSLICE_0_CLKM                                                                                         59    /*CLK_59*/
#define CXATBASYNCBRIDGE_COMPSLICE_1_CLKM                                                                                         60    /*CLK_60*/
#define CXATBASYNCBRIDGE_COMPSLICE_2_CLKM                                                                                         61    /*CLK_61*/
#define CXATBASYNCBRIDGE_COMPSLICE_3_CLKM                                                                                         62    /*CLK_62*/
#define CXATBASYNCBRIDGE_CSRAM_0_CLKM                                                                                             63    /*CLK_63*/
#define CXATBASYNCBRIDGE_CSRAM_1_CLKM                                                                                             64    /*CLK_64*/
#define CXATBFUNNEL_LAST_STAGE_CLK                                                                                                65    /*CLK_65*/
#define CXTMC_COMPSLICE_0_CLK                                                                                                     66    /*CLK_66*/
#define CXTMC_COMPSLICE_1_CLK                                                                                                     67    /*CLK_67*/
#define CXTMC_COMPSLICE_2_CLK                                                                                                     68    /*CLK_68*/
#define CXTMC_COMPSLICE_3_CLK                                                                                                     69    /*CLK_69*/
#define CXTMC_CSRAM_0_CLK                                                                                                         70    /*CLK_70*/
#define CXTMC_CSRAM_1_CLK                                                                                                         71    /*CLK_71*/
#define ETF_SRAM_2048X64_0_CLK                                                                                                    72    /*CLK_72*/
#define ETF_SRAM_2048X64_1_CLK                                                                                                    73    /*CLK_73*/
#define ETF_SRAM_2048X64_2_CLK                                                                                                    74    /*CLK_74*/
#define ETF_SRAM_2048X64_3_CLK                                                                                                    75    /*CLK_75*/
#define ETF_COMPSLICE_SRAM_2048X64_0_CLK                                                                                          76    /*CLK_76*/
#define ETF_COMPSLICE_SRAM_2048X64_1_CLK                                                                                          77    /*CLK_77*/
#define ETF_COMPSLICE_SRAM_2048X64_2_CLK                                                                                          78    /*CLK_78*/
#define ETF_COMPSLICE_SRAM_2048X64_3_CLK                                                                                          79    /*CLK_79*/
#define ETF_CSRAM_SRAM_2048X64_0_CLK                                                                                              80    /*CLK_80*/
#define ETF_CSRAM_SRAM_2048X64_1_CLK                                                                                              81    /*CLK_81*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_0_CLK                                                                                           82    /*CLK_82*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_1_CLK                                                                                           83    /*CLK_83*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_2_CLK                                                                                           84    /*CLK_84*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_3_CLK                                                                                           85    /*CLK_85*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_4_CLK                                                                                           86    /*CLK_86*/
#define CXTMC_2_32_0X1000_4_CLK                                                                                                   87    /*CLK_87*/
#define ETF_SRAM_2048X64_4_CLK                                                                                                    88    /*CLK_88*/
#define CXTMC2CTI_CUSTOM_CDC_SYNC_5_CLK                                                                                           89    /*CLK_89*/
#define ETF1_CXCTI_CTICLK                                                                                                         90    /*CLK_90*/
#define CSRAM0_CXCTI_CTICLK                                                                                                       91    /*CLK_91*/
#define CSRAM1_CXCTI_CTICLK                                                                                                       92    /*CLK_92*/
#define COMPSLICE0_CXCTI_CTICLK                                                                                                   93    /*CLK_93*/
#define COMPSLICE1_CXCTI_CTICLK                                                                                                   94    /*CLK_94*/
#define COMPSLICE2_CXCTI_CTICLK                                                                                                   95    /*CLK_95*/
#define COMPSLICE3_CXCTI_CTICLK                                                                                                   96    /*CLK_96*/
#define CSRAM0_CXCTM_CTMCLK                                                                                                       97    /*CLK_97*/
#define COMPSLICE0_CXCTM_CTMCLK                                                                                                   98    /*CLK_98*/
#define COMPSLICE1_CXCTM_CTMCLK                                                                                                   99    /*CLK_99*/
#define COMPSLICE2_CXCTM_CTMCLK                                                                                                   100   /*CLK_100*/
#define COMPSLICE_TMC_CXCTI_CTICLK                                                                                                101   /*CLK_101*/
#define CXTMC2CTI_CDCSYNC_COMPSLICE_0_CLK                                                                                         102   /*CLK_102*/
#define CXTMC2CTI_CDCSYNC_COMPSLICE_1_CLK                                                                                         103   /*CLK_103*/
#define CXTMC2CTI_CDCSYNC_COMPSLICE_2_CLK                                                                                         104   /*CLK_104*/
#define CXTMC2CTI_CDCSYNC_COMPSLICE_3_CLK                                                                                         105   /*CLK_105*/
#define CXTMC2CTI_CDCSYNC_CSRAM_0_CLK                                                                                             106   /*CLK_106*/
#define CXTMC2CTI_CDCSYNC_CSRAM_1_CLK                                                                                             107   /*CLK_107*/
#define CXATBASYNCBRIDGE_RTL_1_CLKM_0                                                                                             108   /*CLK_108*/
#define CXATBASYNCBRIDGE_RTL_1_CLKM_1                                                                                             109   /*CLK_109*/
#define CXATBASYNCBRIDGE_RTL_1_CLKM_2                                                                                             110   /*CLK_110*/
#define CXATBASYNCBRIDGE_RTL_1_CLKM_3                                                                                             111   /*CLK_111*/
#define CXATBASYNCBRIDGE_RTL_2_CLKM_0                                                                                             112   /*CLK_112*/
#define CXATBASYNCBRIDGE_RTL_2_CLKM_1                                                                                             113   /*CLK_113*/
#define CXATBASYNCBRIDGE_RTL_2_CLKM_2                                                                                             114   /*CLK_114*/
#define CXATBASYNCBRIDGE_RTL_2_CLKM_3                                                                                             115   /*CLK_115*/
#define CXATBASYNCBRIDGE_RTL_3_CLKM_0                                                                                             116   /*CLK_116*/
#define CXATBASYNCBRIDGE_RTL_3_CLKM_1                                                                                             117   /*CLK_117*/
#define CXATBASYNCBRIDGE_RTL_3_CLKM_2                                                                                             118   /*CLK_118*/
#define CXATBASYNCBRIDGE_RTL_3_CLKM_3                                                                                             119   /*CLK_119*/
#define CXATBFUNNEL_RTL_0_CLK                                                                                                     120   /*CLK_120*/
#define CXATBFUNNEL_RTL_1_CLK                                                                                                     121   /*CLK_121*/
#define CXATBFUNNEL_RTL_2_CLK                                                                                                     122   /*CLK_122*/
#define CXATBFUNNEL_RTL_3_CLK                                                                                                     123   /*CLK_123*/
#define CXATBASYNCBRIDGE_RTL_0_CLKM_0                                                                                             124   /*CLK_124*/
#define CXATBASYNCBRIDGE_RTL_0_CLKM_1                                                                                             125   /*CLK_125*/
#define CXATBASYNCBRIDGE_RTL_0_CLKM_2                                                                                             126   /*CLK_126*/
#define CXATBASYNCBRIDGE_RTL_0_CLKM_3                                                                                             127   /*CLK_127*/
#define CPUSS_NOC_SOUTH_CPU23_CLK_NOC_SYSTEM_NOC_DBGSS_CLK                                                                        128   /*CLK_128*/
#define CXAPBIC_RTL_0_CLK                                                                                                         129   /*CLK_129*/
#define CXATBREPLICATOR_RTL_0_PCLKENDBG                                                                                           130   /*CLK_130*/
#define ETF_CXCTI_PCLKDBG                                                                                                         131   /*CLK_131*/
#define ETR_CXCTI_PCLKDBG                                                                                                         132   /*CLK_132*/
#define VPU0_CXCTI_PCLKDBG                                                                                                        133   /*CLK_133*/
#define VPU1_CXCTI_PCLKDBG                                                                                                        134   /*CLK_134*/
#define VPU2_CXCTI_PCLKDBG                                                                                                        135   /*CLK_135*/
#define VPU3_CXCTI_PCLKDBG                                                                                                        136   /*CLK_136*/
#define CXDAPAPBAP_0_DAPCLK                                                                                                       137   /*CLK_137*/
#define CXDAPSWJDP_0_DAPCLK                                                                                                       138   /*CLK_138*/
#define CXTMC_1_128_ETR_8_0_PCLKENDBG                                                                                             139   /*CLK_139*/
#define CXTMC_2_32_0X1000_0_PCLKENDBG                                                                                             140   /*CLK_140*/
#define CXTMC_2_32_0X1000_1_PCLKENDBG                                                                                             141   /*CLK_141*/
#define CXTMC_2_32_0X1000_2_PCLKENDBG                                                                                             142   /*CLK_142*/
#define CXTMC_2_32_0X1000_3_PCLKENDBG                                                                                             143   /*CLK_143*/
#define CXTPIU_0_PCLKDBG                                                                                                          144   /*CLK_144*/
#define CXTSGEN_0_CLK                                                                                                             145   /*CLK_145*/
#define CXATBFUNNEL_RTL_4_PCLKENDBG                                                                                               146   /*CLK_146*/
#define DEBUGSS_CLK_SYSAPB_CLK                                                                                                    147   /*CLK_147*/
#define DEBUGSS_CLK_AUX_CLK_IN_500_DBGSS                                                                                          148   /*CLK_148*/
#define DEBUGSS_CLK_AUX_CLK_IN_250_DBGSS                                                                                          149   /*CLK_149*/
#define CXATBFUNNEL_LAST_STAGE_PCLKENDBG                                                                                          150   /*CLK_150*/
#define CXTMC_COMPSLICE_0_PCLKENDBG                                                                                               151   /*CLK_151*/
#define CXTMC_COMPSLICE_1_PCLKENDBG                                                                                               152   /*CLK_152*/
#define CXTMC_COMPSLICE_2_PCLKENDBG                                                                                               153   /*CLK_153*/
#define CXTMC_COMPSLICE_3_PCLKENDBG                                                                                               154   /*CLK_154*/
#define CXTMC_CSRAM_0_PCLKENDBG                                                                                                   155   /*CLK_155*/
#define CXTMC_CSRAM_1_PCLKENDBG                                                                                                   156   /*CLK_156*/
#define CXTMC_2_32_0X1000_4_PCLKENDBG                                                                                             157   /*CLK_157*/
#define ETF1_CXCTI_PCLKDBG                                                                                                        158   /*CLK_158*/
#define CSRAM0_CXCTI_PCLKDBG                                                                                                      159   /*CLK_159*/
#define CSRAM1_CXCTI_PCLKDBG                                                                                                      160   /*CLK_160*/
#define COMPSLICE0_CXCTI_PCLKDBG                                                                                                  161   /*CLK_161*/
#define COMPSLICE1_CXCTI_PCLKDBG                                                                                                  162   /*CLK_162*/
#define COMPSLICE2_CXCTI_PCLKDBG                                                                                                  163   /*CLK_163*/
#define COMPSLICE3_CXCTI_PCLKDBG                                                                                                  164   /*CLK_164*/
#define COMPSLICE_TMC_CXCTI_PCLKDBG                                                                                               165   /*CLK_165*/
#define ADB400_R3_AXI4_STREAM_00_ACLKS_0                                                                                          166   /*CLK_166*/
#define ADB400_R3_AXI4_STREAM_00_ACLKS_1                                                                                          167   /*CLK_167*/
#define ADB400_R3_AXI4_STREAM_00_ACLKS_2                                                                                          168   /*CLK_168*/
#define ADB400_R3_AXI4_STREAM_00_ACLKS_3                                                                                          169   /*CLK_169*/
#define ADB400_R3_AXI4_STREAM_01_ACLKM_0                                                                                          170   /*CLK_170*/
#define ADB400_R3_AXI4_STREAM_01_ACLKM_1                                                                                          171   /*CLK_171*/
#define ADB400_R3_AXI4_STREAM_01_ACLKM_2                                                                                          172   /*CLK_172*/
#define ADB400_R3_AXI4_STREAM_01_ACLKM_3                                                                                          173   /*CLK_173*/
#define CPUCLK_SS_AUX_CLK_IN_CLSTR0CLK_CPUSS_0                                                                                    174   /*CLK_174*/
#define CPUCLK_SS_AUX_CLK_IN_CLSTR0CLK_CPUSS_1                                                                                    175   /*CLK_175*/
#define CPUCLK_SS_AUX_CLK_IN_CLSTR0CLK_CPUSS_2                                                                                    176   /*CLK_176*/
#define CPUCLK_SS_AUX_CLK_IN_CLSTR0CLK_CPUSS_3                                                                                    177   /*CLK_177*/
#define CPUCLK_SS_SYSAPB_CLK_0                                                                                                    178   /*CLK_178*/
#define CPUCLK_SS_SYSAPB_CLK_1                                                                                                    179   /*CLK_179*/
#define CPUCLK_SS_SYSAPB_CLK_2                                                                                                    180   /*CLK_180*/
#define CPUCLK_SS_SYSAPB_CLK_3                                                                                                    181   /*CLK_181*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKS_0                                                                                            182   /*CLK_182*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKS_1                                                                                            183   /*CLK_183*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKS_2                                                                                            184   /*CLK_184*/
#define CXAPBASYNCBRIDGE_RTL_0_PCLKS_3                                                                                            185   /*CLK_185*/
#define CXATBFUNNEL_RTL_0_PCLKENDBG_0                                                                                             186   /*CLK_186*/
#define CXATBFUNNEL_RTL_0_PCLKENDBG_1                                                                                             187   /*CLK_187*/
#define CXATBFUNNEL_RTL_0_PCLKENDBG_2                                                                                             188   /*CLK_188*/
#define CXATBFUNNEL_RTL_0_PCLKENDBG_3                                                                                             189   /*CLK_189*/
#define CPUSS_CPR_CPR_CLK                                                                                                         190   /*CLK_190*/
#define CPUSS_CPR_THERMAL_CLK                                                                                                     191   /*CLK_191*/
#define CPUSS_NOC_NORTH_CPU01_CLK_NOC_SYSTEM_NOC_NOC                                                                              192   /*CLK_192*/
#define GIC500_CLK                                                                                                                193   /*CLK_193*/
#define CPUSS_MISC_PCLK                                                                                                           194   /*CLK_194*/
#define CPUSS_NOC_SOUTH_CPU23_CLK_NOC_SYSTEM_NOC_NOC                                                                              195   /*CLK_195*/
#define PCIE_CPR_TOP_CPR_CLK                                                                                                      196   /*CLK_196*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_AUXCLK                                                                                         197   /*CLK_197*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_DBI_AXI_CLK                                                                                    198   /*CLK_198*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_TEST_AUXCLK                                                                                    199   /*CLK_199*/
#define PCIE_CTRL_RP_X8_AUX_CLK                                                                                                   200   /*CLK_200*/
#define PCIESS_EP_X8_DBI_ACLK_UG                                                                                                  201   /*CLK_201*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_AUXCLK                                                                                         202   /*CLK_202*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_DBI_AXI_CLK                                                                                    203   /*CLK_203*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_TEST_AUXCLK                                                                                    204   /*CLK_204*/
#define PCIE_CTRL_RP_X4_AUX_CLK                                                                                                   205   /*CLK_205*/
#define PCIESS_RP_X4_DBI_ACLK_UG                                                                                                  206   /*CLK_206*/
#define PCIESS_CLK_APB_SLAVE_SYSAPB_CLK_PCIESS                                                                                    207   /*CLK_207*/
#define PCIESS_CLK_AUX_CLK_IN_250_PCIESS                                                                                          208   /*CLK_208*/
#define PCIESS_CLK_AUX_CLK_IN_200_PCIESS                                                                                          209   /*CLK_209*/
#define PCIESS_CLK_AUX_CLK_IN_1000_PCIESS                                                                                         210   /*CLK_210*/
#define PCIESS_CLK_AUX_CLK_IN_500_PCIESS                                                                                          211   /*CLK_211*/
#define PCIESS_CLK_AUX_CLK_IN_100_PCIESS                                                                                          212   /*CLK_212*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_WEST_CLK_NOC_SYSTEM_NOC_NOC                                                                 213   /*CLK_213*/
#define NOCSS_CLK_SYSAPB_CLK                                                                                                      214   /*CLK_214*/
#define SOC_CPR_TOP_CPR_CLK                                                                                                       215   /*CLK_215*/
#define DFD_CSRAM0_CXAPBASYNCBRIDGE_PCLKS                                                                                         216   /*CLK_216*/
#define DFD_CSRAM1_CXAPBASYNCBRIDGE_PCLKS                                                                                         217   /*CLK_217*/
#define NS_SOC_NOC_CENTRAL_NOC_WEST_CLK_NOC_SYSTEM_NOC_NOC                                                                        218   /*CLK_218*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_EAST_WRAP_CLK_NOC_SYSTEM_NOC_NOC                                                            219   /*CLK_219*/
#define NS_SOC_NOC_CENTRAL_NOC_EAST_CLK_NOC_SYSTEM_NOC_NOC                                                                        220   /*CLK_220*/
#define NS_SOC_NOC_CENTRAL_NOC_SOUTH_CLK_NOC_SYSTEM_NOC_NOC                                                                       221   /*CLK_221*/
#define DFD_CS0_CXAPBSYNCBRIDGE_1_PCLK                                                                                            222   /*CLK_222*/
#define DFD_CS0_CXAPBSYNCBRIDGE_0_PCLK                                                                                            223   /*CLK_223*/
#define DFD_CS1_CXAPBSYNCBRIDGE_0_PCLK                                                                                            224   /*CLK_224*/
#define DFD_CS2_CXAPBSYNCBRIDGE_0_PCLK                                                                                            225   /*CLK_225*/
#define DFD_CS3_CXAPBSYNCBRIDGE_0_PCLK                                                                                            226   /*CLK_226*/
#define DFD_CS1_CXAPBSYNCBRIDGE_1_PCLK                                                                                            227   /*CLK_227*/
#define DFD_CS0_CXAPBSYNCBRIDGE_2_PCLK                                                                                            228   /*CLK_228*/
#define DFD_CS2_CXAPBSYNCBRIDGE_1_PCLK                                                                                            229   /*CLK_229*/
#define DFD_CS3_CXAPBSYNCBRIDGE_1_PCLK                                                                                            230   /*CLK_230*/
#define USBSS_CLK_APB_SLAVE_SYSAPB_CLK_USBSS                                                                                      231   /*CLK_231*/
#define USBSS_CLK_AUX_CLK_IN_100_USBSS                                                                                            232   /*CLK_232*/
#define USBSS_CLK_AUX_CLK_IN_480_USBSS                                                                                            233   /*CLK_233*/
#define ULTRASOC_CUSTOM_RTL_UST_CLK_UDB_IP                                                                                        234   /*CLK_234*/
#define UST_DMA_UST_CLK_UDB_IP                                                                                                    235   /*CLK_235*/
#define UST_MSG_GATEWAY_UST_CLK_UDB_IP                                                                                            236   /*CLK_236*/
#define UST_USB2_COMM_UST_CLK_UDB_IP                                                                                              237   /*CLK_237*/
#define DFD_CONFIG_REGS_I_PCLK                                                                                                    238   /*CLK_238*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_HORIZONTAL_GRP_CLK_NOC_SYSTEM_NOC_NOC                                         239   /*CLK_239*/
#define SMBUS_PCLK                                                                                                                240   /*CLK_240*/
#define I2C_0_P_CLK                                                                                                               241   /*CLK_241*/
#define I2C_1_P_CLK                                                                                                               242   /*CLK_242*/
#define I2C_2_P_CLK                                                                                                               243   /*CLK_243*/
#define I2C_3_P_CLK                                                                                                               244   /*CLK_244*/
#define I2C_4_P_CLK                                                                                                               245   /*CLK_245*/
#define SSI_0_HCLK                                                                                                                246   /*CLK_246*/
#define SSI_1_HCLK                                                                                                                247   /*CLK_247*/
#define UART_0_CLK                                                                                                                248   /*CLK_248*/
#define UART_1_CLK                                                                                                                249   /*CLK_249*/
#define EFUSE_APB_CLK                                                                                                             250   /*CLK_250*/
#define GPIO_PCLK                                                                                                                 251   /*CLK_251*/
#define PSS_CPR_CPR_CLK                                                                                                           252   /*CLK_252*/
#define PPSS_CLK_SYSAPB_CLK                                                                                                       253   /*CLK_253*/
#define PPSS_CLK_AUX_CLK_IN_50_PPSS                                                                                               254   /*CLK_254*/
#define PPSS_CLK_AUX_CLK_IN_20_PPSS                                                                                               255   /*CLK_255*/
#define PPSS_CLK_AUX_CLK_IN_200_PPSS                                                                                              256   /*CLK_256*/
#define PPSS_CLK_AUX_CLK_IN_100_PPSS                                                                                              257   /*CLK_257*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_VERTICAL_GRP_WRAP_CLK_NOC_SYSTEM_NOC_NOC                                      258   /*CLK_258*/
#define INST_GBE_0_CLK_CSR_I                                                                                                      259   /*CLK_259*/
#define INST_GBE_1_CLK_CSR_I                                                                                                      260   /*CLK_260*/
#define RETIMER_APBCLK                                                                                                            261   /*CLK_261*/
#define ETHSS_CLK_SYSAPB_CLK                                                                                                      262   /*CLK_262*/
#define MC_U1_PCLK_MEMSS0                                                                                                         263   /*CLK_263*/
#define MC_U2_PCLK_MEMSS0                                                                                                         264   /*CLK_264*/
#define PHY_U1_APBCLK_MEMSS0                                                                                                      265   /*CLK_265*/
#define MEMSS_CPR_TOP_CLK_MEMSS0                                                                                                  266   /*CLK_266*/
#define DDRSS_CLK_SYSAPB_CLK_MEMSS0                                                                                               267   /*CLK_267*/
#define DDRSS_CLK_AUX_CLK_IN_4266_DSS_MEMSS0                                                                                      268   /*CLK_268*/
#define DDRSS_CLK_AUX_CLK_IN_50_DSS_MEMSS0                                                                                        269   /*CLK_269*/
#define DDRSS_CLK_AUX_CLK_IN_2133_DSS_MEMSS0                                                                                      270   /*CLK_270*/
#define DDRSS_CLK_AUX_CLK_IN_1067_DSS_MEMSS0                                                                                      271   /*CLK_271*/
#define DDRSS_APB_REGS_U1_I_PCLK_MEMSS0                                                                                           272   /*CLK_272*/
#define MC_U1_PCLK_MEMSS1                                                                                                         273   /*CLK_273*/
#define MC_U2_PCLK_MEMSS1                                                                                                         274   /*CLK_274*/
#define PHY_U1_APBCLK_MEMSS1                                                                                                      275   /*CLK_275*/
#define MEMSS_CPR_TOP_CLK_MEMSS1                                                                                                  276   /*CLK_276*/
#define DDRSS_CLK_SYSAPB_CLK_MEMSS1                                                                                               277   /*CLK_277*/
#define DDRSS_CLK_AUX_CLK_IN_4266_DSS_MEMSS1                                                                                      278   /*CLK_278*/
#define DDRSS_CLK_AUX_CLK_IN_50_DSS_MEMSS1                                                                                        279   /*CLK_279*/
#define DDRSS_CLK_AUX_CLK_IN_2133_DSS_MEMSS1                                                                                      280   /*CLK_280*/
#define DDRSS_CLK_AUX_CLK_IN_1067_DSS_MEMSS1                                                                                      281   /*CLK_281*/
#define DDRSS_APB_REGS_U1_I_PCLK_MEMSS1                                                                                           282   /*CLK_282*/
#define MEDIASS_CLK_AUX_CLK_IN_MEDIA0CLK_MEDIASS                                                                                  283   /*CLK_283*/
#define MEDIASS_CLK_AUX_CLK_IN_MEDIA1CLK_MEDIASS                                                                                  284   /*CLK_284*/
#define MEDIASS_CLK_AUX_CLK_IN_MEDIA2CLK_MEDIASS                                                                                  285   /*CLK_285*/
#define MEDIASS_CLK_AUX_CLK_IN_MEDIA3CLK_MEDIASS                                                                                  286   /*CLK_286*/
#define MEDIASS_CLK_AUX_CLK_IN_MEDIACLK_MEDIASS                                                                                   287   /*CLK_287*/
#define MEDIASS_CLK_SYSAPB_CLK                                                                                                    288   /*CLK_288*/
#define VC8000D_A_SUBSYS_PCLK                                                                                                     289   /*CLK_289*/
#define VC8000D_B_SUBSYS_PCLK                                                                                                     290   /*CLK_290*/
#define VC8000E_SUBSYS_PCLK                                                                                                       291   /*CLK_291*/
#define VC8000EJ_SUBSYS_PCLK                                                                                                      292   /*CLK_292*/
#define MEDIA_MMU_APB_ASYNC_BRIDGE_PCLKS                                                                                          293   /*CLK_293*/
#define CXAPBASYNCBRIDGE_RTL_PCLKS                                                                                                294   /*CLK_294*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_PD_CENTRAL_NOC_NOC_CENTRAL_NOC_CONFIG_CLK                                                 295   /*CLK_295*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_NOC                                                                            296   /*CLK_296*/
#define CXATBFUNNEL_CLK                                                                                                           297   /*CLK_297*/
#define VPUSS_CLK_CLK                                                                                                             298   /*CLK_298*/
#define COMPUTE_MISC_CLKSS_AUX_CLK_IN_1000_MUXPLLSS                                                                               299   /*CLK_299*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_NOC                                                                             300   /*CLK_300*/
#define COMSS_CPR_TOP_CPR_CLK                                                                                                     301   /*CLK_301*/
#define COMSS_CPR_TOP_THERMAL_CLK                                                                                                 302   /*CLK_302*/
#define VPU2_CORE_SOC_CLK_COMPUTESS0                                                                                              303   /*CLK_303*/
#define VPU2_CORE_SOC_CLK_COMPUTESS1                                                                                              304   /*CLK_304*/
#define VPU2_CORE_SOC_CLK_COMPUTESS2                                                                                              305   /*CLK_305*/
#define VPU2_CORE_SOC_CLK_COMPUTESS3                                                                                              306   /*CLK_306*/
#define VC8000D_A_SUBSYS_ACLK_COMPUTESS0                                                                                          307   /*CLK_307*/
#define VC8000EJ_SUBSYS_ACLK_COMPUTESS0                                                                                           308   /*CLK_308*/
#define VC8000E_SUBSYS_ACLK_COMPUTESS0                                                                                            309   /*CLK_309*/
#define VC8000D_B_SUBSYS_ACLK_COMPUTESS0                                                                                          310   /*CLK_310*/
#define MEDIA_MMU_DTI_ACLK_COMPUTESS0                                                                                             311   /*CLK_311*/
#define MEDIA_MMU_TBU_0_ACLK_COMPUTESS0                                                                                           312   /*CLK_312*/
#define MEDIA_MMU_TBU_1_ACLK_COMPUTESS0                                                                                           313   /*CLK_313*/
#define MEDIA_MMU_TBU_2_ACLK_COMPUTESS0                                                                                           314   /*CLK_314*/
#define MEDIA_MMU_TBU_3_ACLK_COMPUTESS0                                                                                           315   /*CLK_315*/
#define MEDIA_MMU_TBU_4_ACLK_COMPUTESS0                                                                                           316   /*CLK_316*/
#define MEDIA_MMU_TCU_ACLK_COMPUTESS0                                                                                             317   /*CLK_317*/
#define VC8000D_B_SUBSYS_CORECLK_VCD_COMPUTESS0                                                                                   318   /*CLK_318*/
#define VC8000E_SUBSYS_CORECLK_VCE_COMPUTESS0                                                                                     319   /*CLK_319*/
#define VC8000EJ_SUBSYS_CORECLK_VCEJ_COMPUTESS0                                                                                   320   /*CLK_320*/
#define VC8000D_A_SUBSYS_CORECLK_VCD_COMPUTESS0                                                                                   321   /*CLK_321*/
#define VC8000D_A_SUBSYS_ACLK_COMPUTESS1                                                                                          322   /*CLK_322*/
#define VC8000EJ_SUBSYS_ACLK_COMPUTESS1                                                                                           323   /*CLK_323*/
#define VC8000E_SUBSYS_ACLK_COMPUTESS1                                                                                            324   /*CLK_324*/
#define VC8000D_B_SUBSYS_ACLK_COMPUTESS1                                                                                          325   /*CLK_325*/
#define MEDIA_MMU_DTI_ACLK_COMPUTESS1                                                                                             326   /*CLK_326*/
#define MEDIA_MMU_TBU_0_ACLK_COMPUTESS1                                                                                           327   /*CLK_327*/
#define MEDIA_MMU_TBU_1_ACLK_COMPUTESS1                                                                                           328   /*CLK_328*/
#define MEDIA_MMU_TBU_2_ACLK_COMPUTESS1                                                                                           329   /*CLK_329*/
#define MEDIA_MMU_TBU_3_ACLK_COMPUTESS1                                                                                           330   /*CLK_330*/
#define MEDIA_MMU_TBU_4_ACLK_COMPUTESS1                                                                                           331   /*CLK_331*/
#define MEDIA_MMU_TCU_ACLK_COMPUTESS1                                                                                             332   /*CLK_332*/
#define VC8000D_B_SUBSYS_CORECLK_VCD_COMPUTESS1                                                                                   333   /*CLK_333*/
#define VC8000E_SUBSYS_CORECLK_VCE_COMPUTESS1                                                                                     334   /*CLK_334*/
#define VC8000EJ_SUBSYS_CORECLK_VCEJ_COMPUTESS1                                                                                   335   /*CLK_335*/
#define VC8000D_A_SUBSYS_CORECLK_VCD_COMPUTESS1                                                                                   336   /*CLK_336*/
#define VC8000D_A_SUBSYS_ACLK_COMPUTESS2                                                                                          337   /*CLK_337*/
#define VC8000EJ_SUBSYS_ACLK_COMPUTESS2                                                                                           338   /*CLK_338*/
#define VC8000E_SUBSYS_ACLK_COMPUTESS2                                                                                            339   /*CLK_339*/
#define VC8000D_B_SUBSYS_ACLK_COMPUTESS2                                                                                          340   /*CLK_340*/
#define MEDIA_MMU_DTI_ACLK_COMPUTESS2                                                                                             341   /*CLK_341*/
#define MEDIA_MMU_TBU_0_ACLK_COMPUTESS2                                                                                           342   /*CLK_342*/
#define MEDIA_MMU_TBU_1_ACLK_COMPUTESS2                                                                                           343   /*CLK_343*/
#define MEDIA_MMU_TBU_2_ACLK_COMPUTESS2                                                                                           344   /*CLK_344*/
#define MEDIA_MMU_TBU_3_ACLK_COMPUTESS2                                                                                           345   /*CLK_345*/
#define MEDIA_MMU_TBU_4_ACLK_COMPUTESS2                                                                                           346   /*CLK_346*/
#define MEDIA_MMU_TCU_ACLK_COMPUTESS2                                                                                             347   /*CLK_347*/
#define VC8000D_B_SUBSYS_CORECLK_VCD_COMPUTESS2                                                                                   348   /*CLK_348*/
#define VC8000E_SUBSYS_CORECLK_VCE_COMPUTESS2                                                                                     349   /*CLK_349*/
#define VC8000EJ_SUBSYS_CORECLK_VCEJ_COMPUTESS2                                                                                   350   /*CLK_350*/
#define VC8000D_A_SUBSYS_CORECLK_VCD_COMPUTESS2                                                                                   351   /*CLK_351*/
#define VC8000D_A_SUBSYS_ACLK_COMPUTESS3                                                                                          352   /*CLK_352*/
#define VC8000EJ_SUBSYS_ACLK_COMPUTESS3                                                                                           353   /*CLK_353*/
#define VC8000E_SUBSYS_ACLK_COMPUTESS3                                                                                            354   /*CLK_354*/
#define VC8000D_B_SUBSYS_ACLK_COMPUTESS3                                                                                          355   /*CLK_355*/
#define MEDIA_MMU_DTI_ACLK_COMPUTESS3                                                                                             356   /*CLK_356*/
#define MEDIA_MMU_TBU_0_ACLK_COMPUTESS3                                                                                           357   /*CLK_357*/
#define MEDIA_MMU_TBU_1_ACLK_COMPUTESS3                                                                                           358   /*CLK_358*/
#define MEDIA_MMU_TBU_2_ACLK_COMPUTESS3                                                                                           359   /*CLK_359*/
#define MEDIA_MMU_TBU_3_ACLK_COMPUTESS3                                                                                           360   /*CLK_360*/
#define MEDIA_MMU_TBU_4_ACLK_COMPUTESS3                                                                                           361   /*CLK_361*/
#define MEDIA_MMU_TCU_ACLK_COMPUTESS3                                                                                             362   /*CLK_362*/
#define VC8000D_B_SUBSYS_CORECLK_VCD_COMPUTESS3                                                                                   363   /*CLK_363*/
#define VC8000E_SUBSYS_CORECLK_VCE_COMPUTESS3                                                                                     364   /*CLK_364*/
#define VC8000EJ_SUBSYS_CORECLK_VCEJ_COMPUTESS3                                                                                   365   /*CLK_365*/
#define VC8000D_A_SUBSYS_CORECLK_VCD_COMPUTESS3                                                                                   366   /*CLK_366*/
#define PHY_U1_BYPASSPCLK_COMPUTESS0_MEMSS0                                                                                       367   /*CLK_367*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS0_MEMSS0                                                                                368   /*CLK_368*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS0_MEMSS0                                                                                369   /*CLK_369*/
#define MC_U1_SBR_CLK_COMPUTESS0_MEMSS0                                                                                           370   /*CLK_370*/
#define MC_U2_SBR_CLK_COMPUTESS0_MEMSS0                                                                                           371   /*CLK_371*/
#define MC_U1_ACLK_0_COMPUTESS0_MEMSS0                                                                                            372   /*CLK_372*/
#define MC_U2_ACLK_0_COMPUTESS0_MEMSS0                                                                                            373   /*CLK_373*/
#define PHY_U1_DFICTLCLK_COMPUTESS0_MEMSS0                                                                                        374   /*CLK_374*/
#define PHY_U1_DFICLK_COMPUTESS0_MEMSS0                                                                                           375   /*CLK_375*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS0_MEMSS0                                                                                 376   /*CLK_376*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS0_MEMSS0                                                                                 377   /*CLK_377*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS0_MEMSS0                                                                                 378   /*CLK_378*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS0_MEMSS0                                                                                 379   /*CLK_379*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS0_MEMSS0                                                                             380   /*CLK_380*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS0_MEMSS0                                                                             381   /*CLK_381*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS0_MEMSS0                                                                                     382   /*CLK_382*/
#define PHY_U1_ATPG_PCLK_COMPUTESS0_MEMSS0                                                                                        383   /*CLK_383*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS0_MEMSS0                                                                                    384   /*CLK_384*/
#define CXAPBASYNCBRIDGE_RTL_PCLKM_COMPUTESS0_MEMSS0                                                                              385   /*CLK_385*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_OCS_CLK_COMPUTESS0_MEMSS0                                                      386   /*CLK_386*/
#define OCS_COMPUTESS_0_PRIM_UNGATED_CLK_COMPUTESS0_MEMSS0                                                                        387   /*CLK_387*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS0_MEMSS0                                                388   /*CLK_388*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS0_MEMSS0                                                 389   /*CLK_389*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_ATB_CLK_COMPUTESS0_MEMSS0                                                 390   /*CLK_390*/
#define PHY_U1_BYPASSPCLK_COMPUTESS0_MEMSS1                                                                                       391   /*CLK_391*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS0_MEMSS1                                                                                392   /*CLK_392*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS0_MEMSS1                                                                                393   /*CLK_393*/
#define MC_U1_SBR_CLK_COMPUTESS0_MEMSS1                                                                                           394   /*CLK_394*/
#define MC_U2_SBR_CLK_COMPUTESS0_MEMSS1                                                                                           395   /*CLK_395*/
#define MC_U1_ACLK_0_COMPUTESS0_MEMSS1                                                                                            396   /*CLK_396*/
#define MC_U2_ACLK_0_COMPUTESS0_MEMSS1                                                                                            397   /*CLK_397*/
#define PHY_U1_DFICTLCLK_COMPUTESS0_MEMSS1                                                                                        398   /*CLK_398*/
#define PHY_U1_DFICLK_COMPUTESS0_MEMSS1                                                                                           399   /*CLK_399*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS0_MEMSS1                                                                                 400   /*CLK_400*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS0_MEMSS1                                                                                 401   /*CLK_401*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS0_MEMSS1                                                                                 402   /*CLK_402*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS0_MEMSS1                                                                                 403   /*CLK_403*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS0_MEMSS1                                                                             404   /*CLK_404*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS0_MEMSS1                                                                             405   /*CLK_405*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS0_MEMSS1                                                                                     406   /*CLK_406*/
#define PHY_U1_ATPG_PCLK_COMPUTESS0_MEMSS1                                                                                        407   /*CLK_407*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS0_MEMSS1                                                                                    408   /*CLK_408*/
#define PHY_U1_BYPASSPCLK_COMPUTESS1_MEMSS0                                                                                       409   /*CLK_409*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS1_MEMSS0                                                                                410   /*CLK_410*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS1_MEMSS0                                                                                411   /*CLK_411*/
#define MC_U1_SBR_CLK_COMPUTESS1_MEMSS0                                                                                           412   /*CLK_412*/
#define MC_U2_SBR_CLK_COMPUTESS1_MEMSS0                                                                                           413   /*CLK_413*/
#define MC_U1_ACLK_0_COMPUTESS1_MEMSS0                                                                                            414   /*CLK_414*/
#define MC_U2_ACLK_0_COMPUTESS1_MEMSS0                                                                                            415   /*CLK_415*/
#define PHY_U1_DFICTLCLK_COMPUTESS1_MEMSS0                                                                                        416   /*CLK_416*/
#define PHY_U1_DFICLK_COMPUTESS1_MEMSS0                                                                                           417   /*CLK_417*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS1_MEMSS0                                                                                 418   /*CLK_418*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS1_MEMSS0                                                                                 419   /*CLK_419*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS1_MEMSS0                                                                                 420   /*CLK_420*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS1_MEMSS0                                                                                 421   /*CLK_421*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS1_MEMSS0                                                                             422   /*CLK_422*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS1_MEMSS0                                                                             423   /*CLK_423*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS1_MEMSS0                                                                                     424   /*CLK_424*/
#define PHY_U1_ATPG_PCLK_COMPUTESS1_MEMSS0                                                                                        425   /*CLK_425*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS1_MEMSS0                                                                                    426   /*CLK_426*/
#define CXAPBASYNCBRIDGE_RTL_PCLKM_COMPUTESS1_MEMSS0                                                                              427   /*CLK_427*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_OCS_CLK_COMPUTESS1_MEMSS0                                                      428   /*CLK_428*/
#define OCS_COMPUTESS_0_PRIM_UNGATED_CLK_COMPUTESS1_MEMSS0                                                                        429   /*CLK_429*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS1_MEMSS0                                                430   /*CLK_430*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS1_MEMSS0                                                 431   /*CLK_431*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_ATB_CLK_COMPUTESS1_MEMSS0                                                 432   /*CLK_432*/
#define PHY_U1_BYPASSPCLK_COMPUTESS1_MEMSS1                                                                                       433   /*CLK_433*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS1_MEMSS1                                                                                434   /*CLK_434*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS1_MEMSS1                                                                                435   /*CLK_435*/
#define MC_U1_SBR_CLK_COMPUTESS1_MEMSS1                                                                                           436   /*CLK_436*/
#define MC_U2_SBR_CLK_COMPUTESS1_MEMSS1                                                                                           437   /*CLK_437*/
#define MC_U1_ACLK_0_COMPUTESS1_MEMSS1                                                                                            438   /*CLK_438*/
#define MC_U2_ACLK_0_COMPUTESS1_MEMSS1                                                                                            439   /*CLK_439*/
#define PHY_U1_DFICTLCLK_COMPUTESS1_MEMSS1                                                                                        440   /*CLK_440*/
#define PHY_U1_DFICLK_COMPUTESS1_MEMSS1                                                                                           441   /*CLK_441*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS1_MEMSS1                                                                                 442   /*CLK_442*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS1_MEMSS1                                                                                 443   /*CLK_443*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS1_MEMSS1                                                                                 444   /*CLK_444*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS1_MEMSS1                                                                                 445   /*CLK_445*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS1_MEMSS1                                                                             446   /*CLK_446*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS1_MEMSS1                                                                             447   /*CLK_447*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS1_MEMSS1                                                                                     448   /*CLK_448*/
#define PHY_U1_ATPG_PCLK_COMPUTESS1_MEMSS1                                                                                        449   /*CLK_449*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS1_MEMSS1                                                                                    450   /*CLK_450*/
#define PHY_U1_BYPASSPCLK_COMPUTESS2_MEMSS0                                                                                       451   /*CLK_451*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS2_MEMSS0                                                                                452   /*CLK_452*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS2_MEMSS0                                                                                453   /*CLK_453*/
#define MC_U1_SBR_CLK_COMPUTESS2_MEMSS0                                                                                           454   /*CLK_454*/
#define MC_U2_SBR_CLK_COMPUTESS2_MEMSS0                                                                                           455   /*CLK_455*/
#define MC_U1_ACLK_0_COMPUTESS2_MEMSS0                                                                                            456   /*CLK_456*/
#define MC_U2_ACLK_0_COMPUTESS2_MEMSS0                                                                                            457   /*CLK_457*/
#define PHY_U1_DFICTLCLK_COMPUTESS2_MEMSS0                                                                                        458   /*CLK_458*/
#define PHY_U1_DFICLK_COMPUTESS2_MEMSS0                                                                                           459   /*CLK_459*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS2_MEMSS0                                                                                 460   /*CLK_460*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS2_MEMSS0                                                                                 461   /*CLK_461*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS2_MEMSS0                                                                                 462   /*CLK_462*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS2_MEMSS0                                                                                 463   /*CLK_463*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS2_MEMSS0                                                                             464   /*CLK_464*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS2_MEMSS0                                                                             465   /*CLK_465*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS2_MEMSS0                                                                                     466   /*CLK_466*/
#define PHY_U1_ATPG_PCLK_COMPUTESS2_MEMSS0                                                                                        467   /*CLK_467*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS2_MEMSS0                                                                                    468   /*CLK_468*/
#define CXAPBASYNCBRIDGE_RTL_PCLKM_COMPUTESS2_MEMSS0                                                                              469   /*CLK_469*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_OCS_CLK_COMPUTESS2_MEMSS0                                                      470   /*CLK_470*/
#define OCS_COMPUTESS_0_PRIM_UNGATED_CLK_COMPUTESS2_MEMSS0                                                                        471   /*CLK_471*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS2_MEMSS0                                                472   /*CLK_472*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS2_MEMSS0                                                 473   /*CLK_473*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_ATB_CLK_COMPUTESS2_MEMSS0                                                 474   /*CLK_474*/
#define PHY_U1_BYPASSPCLK_COMPUTESS2_MEMSS1                                                                                       475   /*CLK_475*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS2_MEMSS1                                                                                476   /*CLK_476*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS2_MEMSS1                                                                                477   /*CLK_477*/
#define MC_U1_SBR_CLK_COMPUTESS2_MEMSS1                                                                                           478   /*CLK_478*/
#define MC_U2_SBR_CLK_COMPUTESS2_MEMSS1                                                                                           479   /*CLK_479*/
#define MC_U1_ACLK_0_COMPUTESS2_MEMSS1                                                                                            480   /*CLK_480*/
#define MC_U2_ACLK_0_COMPUTESS2_MEMSS1                                                                                            481   /*CLK_481*/
#define PHY_U1_DFICTLCLK_COMPUTESS2_MEMSS1                                                                                        482   /*CLK_482*/
#define PHY_U1_DFICLK_COMPUTESS2_MEMSS1                                                                                           483   /*CLK_483*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS2_MEMSS1                                                                                 484   /*CLK_484*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS2_MEMSS1                                                                                 485   /*CLK_485*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS2_MEMSS1                                                                                 486   /*CLK_486*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS2_MEMSS1                                                                                 487   /*CLK_487*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS2_MEMSS1                                                                             488   /*CLK_488*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS2_MEMSS1                                                                             489   /*CLK_489*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS2_MEMSS1                                                                                     490   /*CLK_490*/
#define PHY_U1_ATPG_PCLK_COMPUTESS2_MEMSS1                                                                                        491   /*CLK_491*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS2_MEMSS1                                                                                    492   /*CLK_492*/
#define PHY_U1_BYPASSPCLK_COMPUTESS3_MEMSS0                                                                                       493   /*CLK_493*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS3_MEMSS0                                                                                494   /*CLK_494*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS3_MEMSS0                                                                                495   /*CLK_495*/
#define MC_U1_SBR_CLK_COMPUTESS3_MEMSS0                                                                                           496   /*CLK_496*/
#define MC_U2_SBR_CLK_COMPUTESS3_MEMSS0                                                                                           497   /*CLK_497*/
#define MC_U1_ACLK_0_COMPUTESS3_MEMSS0                                                                                            498   /*CLK_498*/
#define MC_U2_ACLK_0_COMPUTESS3_MEMSS0                                                                                            499   /*CLK_499*/
#define PHY_U1_DFICTLCLK_COMPUTESS3_MEMSS0                                                                                        500   /*CLK_500*/
#define PHY_U1_DFICLK_COMPUTESS3_MEMSS0                                                                                           501   /*CLK_501*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS3_MEMSS0                                                                                 502   /*CLK_502*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS3_MEMSS0                                                                                 503   /*CLK_503*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS3_MEMSS0                                                                                 504   /*CLK_504*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS3_MEMSS0                                                                                 505   /*CLK_505*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS3_MEMSS0                                                                             506   /*CLK_506*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS3_MEMSS0                                                                             507   /*CLK_507*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS3_MEMSS0                                                                                     508   /*CLK_508*/
#define PHY_U1_ATPG_PCLK_COMPUTESS3_MEMSS0                                                                                        509   /*CLK_509*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS3_MEMSS0                                                                                    510   /*CLK_510*/
#define CXAPBASYNCBRIDGE_RTL_PCLKM_COMPUTESS3_MEMSS0                                                                              511   /*CLK_511*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_OCS_CLK_COMPUTESS3_MEMSS0                                                      512   /*CLK_512*/
#define OCS_COMPUTESS_0_PRIM_UNGATED_CLK_COMPUTESS3_MEMSS0                                                                        513   /*CLK_513*/
#define COMPUTESS_NOC_MEDIA_OCS_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS3_MEMSS0                                                514   /*CLK_514*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_NOC_CLK_COMPUTESS3_MEMSS0                                                 515   /*CLK_515*/
#define COMPUTESS_NOC_VPU_MEMC_CLK_NOC_SYSTEM_NOC_SLICE_ATB_CLK_COMPUTESS3_MEMSS0                                                 516   /*CLK_516*/
#define PHY_U1_BYPASSPCLK_COMPUTESS3_MEMSS1                                                                                       517   /*CLK_517*/
#define MC_U1_CORE_DDRC_CORE_CLK_COMPUTESS3_MEMSS1                                                                                518   /*CLK_518*/
#define MC_U2_CORE_DDRC_CORE_CLK_COMPUTESS3_MEMSS1                                                                                519   /*CLK_519*/
#define MC_U1_SBR_CLK_COMPUTESS3_MEMSS1                                                                                           520   /*CLK_520*/
#define MC_U2_SBR_CLK_COMPUTESS3_MEMSS1                                                                                           521   /*CLK_521*/
#define MC_U1_ACLK_0_COMPUTESS3_MEMSS1                                                                                            522   /*CLK_522*/
#define MC_U2_ACLK_0_COMPUTESS3_MEMSS1                                                                                            523   /*CLK_523*/
#define PHY_U1_DFICTLCLK_COMPUTESS3_MEMSS1                                                                                        524   /*CLK_524*/
#define PHY_U1_DFICLK_COMPUTESS3_MEMSS1                                                                                           525   /*CLK_525*/
#define DDRSS_APB_REGS_U1_I_CLK_COMPUTESS3_MEMSS1                                                                                 526   /*CLK_526*/
#define DDRSS_GLUE_U1_I_MCA_CLK_COMPUTESS3_MEMSS1                                                                                 527   /*CLK_527*/
#define DDRSS_GLUE_U1_I_MCB_CLK_COMPUTESS3_MEMSS1                                                                                 528   /*CLK_528*/
#define DDRSS_GLUE_U1_I_DFI_CLK_COMPUTESS3_MEMSS1                                                                                 529   /*CLK_529*/
#define MC_COUNTER_TOP_U1_I_MCA_CLK_COMPUTESS3_MEMSS1                                                                             530   /*CLK_530*/
#define MC_COUNTER_TOP_U1_I_MCB_CLK_COMPUTESS3_MEMSS1                                                                             531   /*CLK_531*/
#define PHY_U1_ATPG_RDQSCLK_COMPUTESS3_MEMSS1                                                                                     532   /*CLK_532*/
#define PHY_U1_ATPG_PCLK_COMPUTESS3_MEMSS1                                                                                        533   /*CLK_533*/
#define PHY_U1_ATPG_TXDLLCLK_COMPUTESS3_MEMSS1                                                                                    534   /*CLK_534*/
#define CXTPIU_0_TRACECLKIN                                                                                                       535   /*CLK_535*/
#define TPIU_REPEATER0_SRC_CLK_0                                                                                                  536   /*CLK_536*/
#define TPIU_REPEATER0_SRC_CLK_1                                                                                                  537   /*CLK_537*/
#define TPIU_REPEATER0_SRC_CLK_2                                                                                                  538   /*CLK_538*/
#define TPIU_REPEATER0_SRC_CLK_3                                                                                                  539   /*CLK_539*/
#define TPIU_REPEATER0_SRC_CLK_4                                                                                                  540   /*CLK_540*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_WEST_CLK_NOC_SYSTEM_NOC_PERIPHSS_NOC_CLK                                                    541   /*CLK_541*/
#define UART_0_SCLK                                                                                                               542   /*CLK_542*/
#define UART_1_SCLK                                                                                                               543   /*CLK_543*/
#define USBPHY_TDR_GLUE_CLKCORE                                                                                                   544   /*CLK_544*/
#define EMMC_AXI_CLK                                                                                                              545   /*CLK_545*/
#define EMMC_XIN_CLK                                                                                                              546   /*CLK_546*/
#define EMMC_SCAN_CLK1                                                                                                            547   /*CLK_547*/
#define EMMC_SCAN_CLK2                                                                                                            548   /*CLK_548*/
#define I2C_0_IC_CLK                                                                                                              549   /*CLK_549*/
#define I2C_1_IC_CLK                                                                                                              550   /*CLK_550*/
#define I2C_2_IC_CLK                                                                                                              551   /*CLK_551*/
#define I2C_3_IC_CLK                                                                                                              552   /*CLK_552*/
#define I2C_4_IC_CLK                                                                                                              553   /*CLK_553*/
#define SSI_0_S_CLK                                                                                                               554   /*CLK_554*/
#define SSI_1_S_CLK                                                                                                               555   /*CLK_555*/
#define DMAC_CORE_CLK                                                                                                             556   /*CLK_556*/
#define TRNG_CLK                                                                                                                  557   /*CLK_557*/
#define UST_DMA_UST_CLK_AXIM_IP                                                                                                   558   /*CLK_558*/
#define DMAC_SECURE_CORE_CLK                                                                                                      559   /*CLK_559*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_0                                                                                            560   /*CLK_560*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_1                                                                                            561   /*CLK_561*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_2                                                                                            562   /*CLK_562*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_3                                                                                            563   /*CLK_563*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_4                                                                                            564   /*CLK_564*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_HORIZONTAL_GRP_CLK_NOC_SYSTEM_NOC_PERIPHSS_200M_CLK                           565   /*CLK_565*/
#define VISA_GPIO_REPEATER_0_SRC_CLK_4_1                                                                                          566   /*CLK_566*/
#define SMBUS_IC_CLK                                                                                                              567   /*CLK_567*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_VERTICAL_GRP_WRAP_CLK_NOC_SYSTEM_NOC_PERIPHSS_DATA_CLK                        568   /*CLK_568*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_VERTICAL_GRP_WRAP_CLK_NOC_SYSTEM_NOC_PERIPHSS_DATA_CLK_1                      569   /*CLK_569*/
#define NS_PERIPHSS_SYSTEM_NS_PERIPHSS_PERIPHSS_NOC_HORIZONTAL_GRP_CLK_NOC_SYSTEM_NOC_PERIPHSS_DATA_CLK                           570   /*CLK_570*/
#define INST_GBE_0_ACLK_I                                                                                                         571   /*CLK_571*/
#define INST_GBE_1_ACLK_I                                                                                                         572   /*CLK_572*/
#define INST_GBE_0_CLK_PTP_REF_I                                                                                                  573   /*CLK_573*/
#define INST_GBE_1_CLK_PTP_REF_I                                                                                                  574   /*CLK_574*/
#define INST_GBE_0_CLK_TX_I                                                                                                       575   /*CLK_575*/
#define INST_GBE_1_CLK_TX_I                                                                                                       576   /*CLK_576*/
#define DWC_USB20_PHY_SCANCLK30M0                                                                                                 577   /*CLK_577*/
#define DWC_USB20_PHY_SCANCLK60M0                                                                                                 578   /*CLK_578*/
#define DWC_USB20_PHY_SCANREFCLK0                                                                                                 579   /*CLK_579*/
#define DWC_USB20_PHY_SCANTESTCLK0                                                                                                580   /*CLK_580*/
#define DWC_USB20_PHY_SCANUTMICLK0                                                                                                581   /*CLK_581*/
#define DWC_USB20_PHY_SCANCLK48M0                                                                                                 582   /*CLK_582*/
#define DWC_USB20_PHY_SCANCDRPHASE11CLK0                                                                                          583   /*CLK_583*/
#define DWC_USB20_PHY_SCANCDRPHASE13CLK0                                                                                          584   /*CLK_584*/
#define DWC_USB20_PHY_SCANCDRPHASE15CLK0                                                                                          585   /*CLK_585*/
#define DWC_USB20_PHY_SCANCDRPHASE1CLK0                                                                                           586   /*CLK_586*/
#define DWC_USB20_PHY_SCANCDRPHASE3CLK0                                                                                           587   /*CLK_587*/
#define DWC_USB20_PHY_SCANCDRPHASE5CLK0                                                                                           588   /*CLK_588*/
#define DWC_USB20_PHY_SCANCDRPHASE7CLK0                                                                                           589   /*CLK_589*/
#define DWC_USB20_PHY_SCANCDRPHASE9CLK0                                                                                           590   /*CLK_590*/
#define DWC_USB20_PHY_SCANSERCLK0                                                                                                 591   /*CLK_591*/
#define DWC_USB20_PHY_SCANSERCLKTX0                                                                                               592   /*CLK_592*/
#define DWC_USB20_PHY_SCANPLL480MCLK0                                                                                             593   /*CLK_593*/
#define DWC_USB20_PHY_SCANPLL480MHSTXCLK0                                                                                         594   /*CLK_594*/
#define DWC_USB20_PHY_SCANCDRPHASE0CLK0                                                                                           595   /*CLK_595*/
#define DWC_USB20_PHY_SCANCDRPHASE10CLK0                                                                                          596   /*CLK_596*/
#define DWC_USB20_PHY_SCANCDRPHASE12CLK0                                                                                          597   /*CLK_597*/
#define DWC_USB20_PHY_SCANCDRPHASE14CLK0                                                                                          598   /*CLK_598*/
#define DWC_USB20_PHY_SCANCDRPHASE2CLK0                                                                                           599   /*CLK_599*/
#define DWC_USB20_PHY_SCANCDRPHASE4CLK0                                                                                           600   /*CLK_600*/
#define DWC_USB20_PHY_SCANCDRPHASE6CLK0                                                                                           601   /*CLK_601*/
#define DWC_USB20_PHY_SCANCDRPHASE8CLK0                                                                                           602   /*CLK_602*/
#define DWC_USB20_PHY_SCANSERCLKRX0                                                                                               603   /*CLK_603*/
#define PCIESS_PHY0_SCAN_MPLLA_DIV33_CLK                                                                                          604   /*CLK_604*/
#define PCIESS_PHY0_SCAN_MPLLB_DIV33_CLK                                                                                          605   /*CLK_605*/
#define PCIESS_PHY1_SCAN_MPLLA_QWORD_CLK                                                                                          606   /*CLK_606*/
#define PCIESS_PHY0_SCAN_MPLLA_QWORD_CLK                                                                                          607   /*CLK_607*/
#define PCIESS_PHY1_SCAN_MPLLB_QWORD_CLK                                                                                          608   /*CLK_608*/
#define PCIESS_PHY0_SCAN_MPLLB_QWORD_CLK                                                                                          609   /*CLK_609*/
#define PCIESS_PHY1_SCAN_MPLLB_DIV33_CLK                                                                                          610   /*CLK_610*/
#define PCIESS_PHY1_SCAN_MPLLA_DIV33_CLK                                                                                          611   /*CLK_611*/
#define PCIESS_PHY0_SCAN_MPLLA_DIV66_CLK                                                                                          612   /*CLK_612*/
#define PCIESS_PHY0_SCAN_MPLLB_DIV66_CLK                                                                                          613   /*CLK_613*/
#define PCIESS_PHY1_SCAN_MPLLA_DIV66_CLK                                                                                          614   /*CLK_614*/
#define PCIESS_PHY1_SCAN_MPLLB_DIV66_CLK                                                                                          615   /*CLK_615*/
#define PCIESS_PHY0_SCAN_MPLLA_OWORD_CLK                                                                                          616   /*CLK_616*/
#define PCIESS_PHY0_SCAN_MPLLB_OWORD_CLK                                                                                          617   /*CLK_617*/
#define PCIESS_PHY1_SCAN_MPLLA_OWORD_CLK                                                                                          618   /*CLK_618*/
#define PCIESS_PHY1_SCAN_MPLLB_OWORD_CLK                                                                                          619   /*CLK_619*/
#define PCIESS_PHY0_SCAN_MPLLA_REF_CLK                                                                                            620   /*CLK_620*/
#define PCIESS_PHY0_SCAN_MPLLB_REF_CLK                                                                                            621   /*CLK_621*/
#define PCIESS_PHY1_SCAN_MPLLA_REF_CLK                                                                                            622   /*CLK_622*/
#define PCIESS_PHY1_SCAN_MPLLB_REF_CLK                                                                                            623   /*CLK_623*/
#define PCIESS_PHY0_SCAN_REF_DIG_CLK                                                                                              624   /*CLK_624*/
#define PCIESS_PHY1_SCAN_REF_DIG_CLK                                                                                              625   /*CLK_625*/
#define PCIESS_PHY0_SCAN_REF_RANGE_CLK                                                                                            626   /*CLK_626*/
#define PCIESS_PHY1_SCAN_REF_RANGE_CLK                                                                                            627   /*CLK_627*/
#define PCIESS_PHY0_SCAN_MPLLA_WORD_CLK                                                                                           628   /*CLK_628*/
#define PCIESS_PHY0_SCAN_MPLLB_WORD_CLK                                                                                           629   /*CLK_629*/
#define PCIESS_PHY1_SCAN_MPLLA_WORD_CLK                                                                                           630   /*CLK_630*/
#define PCIESS_PHY1_SCAN_MPLLB_WORD_CLK                                                                                           631   /*CLK_631*/
#define PCIESS_PHY0_SCAN_MPLLA_DIV_CLK                                                                                            632   /*CLK_632*/
#define PCIESS_PHY1_SCAN_MPLLB_DIV_CLK                                                                                            633   /*CLK_633*/
#define PCIESS_PHY1_SCAN_MPLLA_DIV_CLK                                                                                            634   /*CLK_634*/
#define PCIESS_PHY0_SCAN_MPLLB_DIV_CLK                                                                                            635   /*CLK_635*/
#define PCIESS_PHY_SCAN_RX0_ASIC_CLK                                                                                              636   /*CLK_636*/
#define PCIESS_PHY_SCAN_RX0_DIV16P5_CLK                                                                                           637   /*CLK_637*/
#define PCIESS_PHY_SCAN_RX0_DPLL_CLK                                                                                              638   /*CLK_638*/
#define PCIESS_PHY_SCAN_RX0_SCOPE_CLK                                                                                             639   /*CLK_639*/
#define PCIESS_PHY_SCAN_RX0_WORD_CLK                                                                                              640   /*CLK_640*/
#define PCIESS_PHY_SCAN_RX1_ASIC_CLK                                                                                              641   /*CLK_641*/
#define PCIESS_PHY_SCAN_RX1_DIV16P5_CLK                                                                                           642   /*CLK_642*/
#define PCIESS_PHY_SCAN_RX1_DPLL_CLK                                                                                              643   /*CLK_643*/
#define PCIESS_PHY_SCAN_RX1_SCOPE_CLK                                                                                             644   /*CLK_644*/
#define PCIESS_PHY_SCAN_RX1_WORD_CLK                                                                                              645   /*CLK_645*/
#define PCIESS_PHY_SCAN_RX2_ASIC_CLK                                                                                              646   /*CLK_646*/
#define PCIESS_PHY_SCAN_RX2_DIV16P5_CLK                                                                                           647   /*CLK_647*/
#define PCIESS_PHY_SCAN_RX2_DPLL_CLK                                                                                              648   /*CLK_648*/
#define PCIESS_PHY_SCAN_RX2_SCOPE_CLK                                                                                             649   /*CLK_649*/
#define PCIESS_PHY_SCAN_RX2_WORD_CLK                                                                                              650   /*CLK_650*/
#define PCIESS_PHY_SCAN_RX3_ASIC_CLK                                                                                              651   /*CLK_651*/
#define PCIESS_PHY_SCAN_RX3_DIV16P5_CLK                                                                                           652   /*CLK_652*/
#define PCIESS_PHY_SCAN_RX3_DPLL_CLK                                                                                              653   /*CLK_653*/
#define PCIESS_PHY_SCAN_RX3_SCOPE_CLK                                                                                             654   /*CLK_654*/
#define PCIESS_PHY_SCAN_RX3_WORD_CLK                                                                                              655   /*CLK_655*/
#define PCIESS_PHY_SCAN_RX4_ASIC_CLK                                                                                              656   /*CLK_656*/
#define PCIESS_PHY_SCAN_RX4_DIV16P5_CLK                                                                                           657   /*CLK_657*/
#define PCIESS_PHY_SCAN_RX4_DPLL_CLK                                                                                              658   /*CLK_658*/
#define PCIESS_PHY_SCAN_RX4_SCOPE_CLK                                                                                             659   /*CLK_659*/
#define PCIESS_PHY_SCAN_RX4_WORD_CLK                                                                                              660   /*CLK_660*/
#define PCIESS_PHY_SCAN_RX5_ASIC_CLK                                                                                              661   /*CLK_661*/
#define PCIESS_PHY_SCAN_RX5_DIV16P5_CLK                                                                                           662   /*CLK_662*/
#define PCIESS_PHY_SCAN_RX5_DPLL_CLK                                                                                              663   /*CLK_663*/
#define PCIESS_PHY_SCAN_RX5_SCOPE_CLK                                                                                             664   /*CLK_664*/
#define PCIESS_PHY_SCAN_RX5_WORD_CLK                                                                                              665   /*CLK_665*/
#define PCIESS_PHY_SCAN_RX6_ASIC_CLK                                                                                              666   /*CLK_666*/
#define PCIESS_PHY_SCAN_RX6_DIV16P5_CLK                                                                                           667   /*CLK_667*/
#define PCIESS_PHY_SCAN_RX6_DPLL_CLK                                                                                              668   /*CLK_668*/
#define PCIESS_PHY_SCAN_RX6_SCOPE_CLK                                                                                             669   /*CLK_669*/
#define PCIESS_PHY_SCAN_RX6_WORD_CLK                                                                                              670   /*CLK_670*/
#define PCIESS_PHY_SCAN_RX7_ASIC_CLK                                                                                              671   /*CLK_671*/
#define PCIESS_PHY_SCAN_RX7_DIV16P5_CLK                                                                                           672   /*CLK_672*/
#define PCIESS_PHY_SCAN_RX7_DPLL_CLK                                                                                              673   /*CLK_673*/
#define PCIESS_PHY_SCAN_RX7_SCOPE_CLK                                                                                             674   /*CLK_674*/
#define PCIESS_PHY_SCAN_RX7_WORD_CLK                                                                                              675   /*CLK_675*/
#define PCIESS_PHY_SCAN_TX0_ANA_WORD_CLK                                                                                          676   /*CLK_676*/
#define PCIESS_PHY_SCAN_TX1_ANA_WORD_CLK                                                                                          677   /*CLK_677*/
#define PCIESS_PHY_SCAN_TX2_ANA_WORD_CLK                                                                                          678   /*CLK_678*/
#define PCIESS_PHY_SCAN_TX3_ANA_WORD_CLK                                                                                          679   /*CLK_679*/
#define PCIESS_PHY_SCAN_TX4_ANA_WORD_CLK                                                                                          680   /*CLK_680*/
#define PCIESS_PHY_SCAN_TX5_ANA_WORD_CLK                                                                                          681   /*CLK_681*/
#define PCIESS_PHY_SCAN_TX6_ANA_WORD_CLK                                                                                          682   /*CLK_682*/
#define PCIESS_PHY_SCAN_TX7_ANA_WORD_CLK                                                                                          683   /*CLK_683*/
#define PCIESS_PHY_SCAN_RX0_DWORD_CLK                                                                                             684   /*CLK_684*/
#define PCIESS_PHY_SCAN_RX1_DWORD_CLK                                                                                             685   /*CLK_685*/
#define PCIESS_PHY_SCAN_RX2_DWORD_CLK                                                                                             686   /*CLK_686*/
#define PCIESS_PHY_SCAN_RX3_DWORD_CLK                                                                                             687   /*CLK_687*/
#define PCIESS_PHY_SCAN_RX4_DWORD_CLK                                                                                             688   /*CLK_688*/
#define PCIESS_PHY_SCAN_RX5_DWORD_CLK                                                                                             689   /*CLK_689*/
#define PCIESS_PHY_SCAN_RX6_DWORD_CLK                                                                                             690   /*CLK_690*/
#define PCIESS_PHY_SCAN_RX7_DWORD_CLK                                                                                             691   /*CLK_691*/
#define PCIESS_PHY_SCAN_TX0_ANA_DWORD_CLK                                                                                         692   /*CLK_692*/
#define PCIESS_PHY_SCAN_TX1_ANA_DWORD_CLK                                                                                         693   /*CLK_693*/
#define PCIESS_PHY_SCAN_TX2_ANA_DWORD_CLK                                                                                         694   /*CLK_694*/
#define PCIESS_PHY_SCAN_TX3_ANA_DWORD_CLK                                                                                         695   /*CLK_695*/
#define PCIESS_PHY_SCAN_TX4_ANA_DWORD_CLK                                                                                         696   /*CLK_696*/
#define PCIESS_PHY_SCAN_TX5_ANA_DWORD_CLK                                                                                         697   /*CLK_697*/
#define PCIESS_PHY_SCAN_TX6_ANA_DWORD_CLK                                                                                         698   /*CLK_698*/
#define PCIESS_PHY_SCAN_TX7_ANA_DWORD_CLK                                                                                         699   /*CLK_699*/
#define PCIESS_PHY0_SCAN_MPLLA_DIV16P5_CLK                                                                                        700   /*CLK_700*/
#define PCIESS_PHY0_SCAN_MPLLA_DWORD_CLK                                                                                          701   /*CLK_701*/
#define PCIESS_PHY0_SCAN_MPLLB_DIV16P5_CLK                                                                                        702   /*CLK_702*/
#define PCIESS_PHY0_SCAN_MPLLB_DWORD_CLK                                                                                          703   /*CLK_703*/
#define PCIESS_PHY_SCAN_RX0_ADPT_CLK                                                                                              704   /*CLK_704*/
#define PCIESS_PHY_SCAN_RX1_ADPT_CLK                                                                                              705   /*CLK_705*/
#define PCIESS_PHY_SCAN_RX2_ADPT_CLK                                                                                              706   /*CLK_706*/
#define PCIESS_PHY_SCAN_RX5_ADPT_CLK                                                                                              707   /*CLK_707*/
#define PCIESS_PHY_SCAN_RX4_ADPT_CLK                                                                                              708   /*CLK_708*/
#define PCIESS_PHY_SCAN_RX3_ADPT_CLK                                                                                              709   /*CLK_709*/
#define PCIESS_PHY_SCAN_RX6_ADPT_CLK                                                                                              710   /*CLK_710*/
#define PCIESS_PHY_SCAN_RX7_ADPT_CLK                                                                                              711   /*CLK_711*/
#define PCIESS_PHY1_SCAN_MPLLA_DIV16P5_CLK                                                                                        712   /*CLK_712*/
#define PCIESS_PHY1_SCAN_MPLLB_DIV16P5_CLK                                                                                        713   /*CLK_713*/
#define PCIESS_PHY1_SCAN_MPLLA_DWORD_CLK                                                                                          714   /*CLK_714*/
#define PCIESS_PHY1_SCAN_MPLLB_DWORD_CLK                                                                                          715   /*CLK_715*/
#define PCIESS_PHY_SCAN_RX0_STAT_CLK                                                                                              716   /*CLK_716*/
#define PCIESS_PHY_SCAN_RX1_STAT_CLK                                                                                              717   /*CLK_717*/
#define PCIESS_PHY_SCAN_RX2_STAT_CLK                                                                                              718   /*CLK_718*/
#define PCIESS_PHY_SCAN_RX4_STAT_CLK                                                                                              719   /*CLK_719*/
#define PCIESS_PHY_SCAN_RX3_STAT_CLK                                                                                              720   /*CLK_720*/
#define PCIESS_PHY_SCAN_RX6_STAT_CLK                                                                                              721   /*CLK_721*/
#define PCIESS_PHY_SCAN_RX5_STAT_CLK                                                                                              722   /*CLK_722*/
#define PCIESS_PHY_SCAN_RX7_STAT_CLK                                                                                              723   /*CLK_723*/
#define PCIE_PHY_PCS_SCAN_PCLK                                                                                                    724   /*CLK_724*/
#define PCIE_PHY_PCS_SCAN_PCS_CLK                                                                                                 725   /*CLK_725*/
#define PCIE_PHY_PCS_SCAN_PMA_CLK                                                                                                 726   /*CLK_726*/
#define PCIE_PHY_PCS_SCAN_RX_CLK_DIV                                                                                              727   /*CLK_727*/
#define PCIE_PHY_PCS_SCAN_MPLL_CLK                                                                                                728   /*CLK_728*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_TEST_CORECLK                                                                                   729   /*CLK_729*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_TEST_CORECLK                                                                                   730   /*CLK_730*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_TEST_PCLK                                                                                      731   /*CLK_731*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_TEST_PCLK                                                                                      732   /*CLK_732*/
#define PCIESS_PHY0_SCAN_MPLLA_FB_CLK                                                                                             733   /*CLK_733*/
#define PCIESS_PHY1_SCAN_MPLLA_FB_CLK                                                                                             734   /*CLK_734*/
#define PCIESS_PHY0_SCAN_MPLLB_FB_CLK                                                                                             735   /*CLK_735*/
#define PCIESS_PHY1_SCAN_MPLLB_FB_CLK                                                                                             736   /*CLK_736*/
#define PCIESS_PHY0_SCAN_REF_CLK                                                                                                  737   /*CLK_737*/
#define PCIESS_PHY1_SCAN_REF_CLK                                                                                                  738   /*CLK_738*/
#define PCIESS_PHY0_CR_PARA_CLK                                                                                                   739   /*CLK_739*/
#define PCIESS_PHY1_CR_PARA_CLK                                                                                                   740   /*CLK_740*/
#define INST_APB2CR_BRIDGE_WRAP_PHY0_CR_CLK_I                                                                                     741   /*CLK_741*/
#define INST_APB2CR_BRIDGE_WRAP_PHY1_CR_CLK_I                                                                                     742   /*CLK_742*/
#define CPUSS_NOC_NORTH_CPU01_CLK_NOC_SYSTEM_NOC_CPUSS_NOC_CLK                                                                    743   /*CLK_743*/
#define CPUSS_NOC_SOUTH_CPU23_CLK_NOC_SYSTEM_NOC_CPUSS_NOC_CLK                                                                    744   /*CLK_744*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_WEST_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_C2_CLK                                                  745   /*CLK_745*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_EAST_WRAP_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_C2_CLK                                             746   /*CLK_746*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_0_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          747   /*CLK_747*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_1_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          748   /*CLK_748*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_2_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          749   /*CLK_749*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_3_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          750   /*CLK_750*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_4_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          751   /*CLK_751*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_5_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          752   /*CLK_752*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_6_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          753   /*CLK_753*/
#define NS_SOC_NOC_PD_SRAM_NS_SOC_NOC_SRAM_7_WRAP_CLK_NOC_PD_SRAM_NOC_CENTRAL_NOC_C2_CLK                                          754   /*CLK_754*/
#define NS_SOC_NOC_CENTRAL_NOC_SOUTH_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_C3_CLK                                                        755   /*CLK_755*/
#define CXATBASYNCBRIDGE_COMPSLICE_0_CLKS                                                                                         756   /*CLK_756*/
#define CXATBASYNCBRIDGE_COMPSLICE_1_CLKS                                                                                         757   /*CLK_757*/
#define CXATBASYNCBRIDGE_COMPSLICE_2_CLKS                                                                                         758   /*CLK_758*/
#define CXATBASYNCBRIDGE_COMPSLICE_3_CLKS                                                                                         759   /*CLK_759*/
#define CXATBASYNCBRIDGE_CSRAM_0_CLKS                                                                                             760   /*CLK_760*/
#define CXATBASYNCBRIDGE_CSRAM_1_CLKS                                                                                             761   /*CLK_761*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_MSTR_AXI_CLK                                                                                   762   /*CLK_762*/
#define PCIE_CTRL1_DWC_PCIE_CLKRST_SLV_AXI_CLK                                                                                    763   /*CLK_763*/
#define PCIESS_EP_X8_MSTR_ACLK_UG                                                                                                 764   /*CLK_764*/
#define PCIESS_EP_X8_SLV_ACLK_UG                                                                                                  765   /*CLK_765*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_MSTR_AXI_CLK                                                                                   766   /*CLK_766*/
#define PCIE_CTRL2_DWC_PCIE_CLKRST_SLV_AXI_CLK                                                                                    767   /*CLK_767*/
#define PCIESS_RP_X4_MSTR_ACLK_UG                                                                                                 768   /*CLK_768*/
#define PCIESS_RP_X4_SLV_ACLK_UG                                                                                                  769   /*CLK_769*/
#define DFD_CSRAM0_CXAPBASYNCBRIDGE_PCLKM                                                                                         770   /*CLK_770*/
#define DFD_CSRAM1_CXAPBASYNCBRIDGE_PCLKM                                                                                         771   /*CLK_771*/
#define DFD_CS0_CXATBASYNCBRIDGE_1_CLKM                                                                                           772   /*CLK_772*/
#define DFD_CS0_CXATBASYNCBRIDGE_1_CLKS                                                                                           773   /*CLK_773*/
#define DFD_CS0_CXATBSYNCBRIDGE_2_CLK                                                                                             774   /*CLK_774*/
#define DFD_CS1_CXATBASYNCBRIDGE_1_CLKM                                                                                           775   /*CLK_775*/
#define DFD_CS1_CXATBASYNCBRIDGE_1_CLKS                                                                                           776   /*CLK_776*/
#define DFD_CS1_CXATBSYNCBRIDGE_2_CLK                                                                                             777   /*CLK_777*/
#define DFD_CSRAM1_CXATBASYNCBRIDGE_0_CLKM                                                                                        778   /*CLK_778*/
#define DFD_CSRAM1_CXATBASYNCBRIDGE_0_CLKS                                                                                        779   /*CLK_779*/
#define DFD_CSRAM1_CXATBFUNNEL_CLK                                                                                                780   /*CLK_780*/
#define DFD_CS0_CXATBSYNCBRIDGE_4_CLK                                                                                             781   /*CLK_781*/
#define DFD_CS1_CXATBSYNCBRIDGE_4_CLK                                                                                             782   /*CLK_782*/
#define DFD_CS2_CXATBSYNCBRIDGE_3_CLK                                                                                             783   /*CLK_783*/
#define DFD_CS3_CXATBSYNCBRIDGE_3_CLK                                                                                             784   /*CLK_784*/
#define DFD_CSRAM1_CXATBASYNCBRIDGE_CLKM                                                                                          785   /*CLK_785*/
#define DFD_CSRAM1_CXATBASYNCBRIDGE_CLKS                                                                                          786   /*CLK_786*/
#define DFD_CSRAM0_CXATBASYNCBRIDGE_0_CLKM                                                                                        787   /*CLK_787*/
#define DFD_CSRAM0_CXATBASYNCBRIDGE_0_CLKS                                                                                        788   /*CLK_788*/
#define DFD_CSRAM0_CXATBFUNNEL_CLK                                                                                                789   /*CLK_789*/
#define DFD_CSRAM0_CXATBSYNCBRIDGE_CLK                                                                                            790   /*CLK_790*/
#define DFD_CS0_CXATBASYNCBRIDGE_0_CLKM                                                                                           791   /*CLK_791*/
#define DFD_CS0_CXATBASYNCBRIDGE_0_CLKS                                                                                           792   /*CLK_792*/
#define DFD_CS0_CXATBSYNCBRIDGE_0_CLK                                                                                             793   /*CLK_793*/
#define DFD_CS1_CXATBASYNCBRIDGE_0_CLKM                                                                                           794   /*CLK_794*/
#define DFD_CS1_CXATBASYNCBRIDGE_0_CLKS                                                                                           795   /*CLK_795*/
#define DFD_CS1_CXATBSYNCBRIDGE_0_CLK                                                                                             796   /*CLK_796*/
#define DFD_CS2_CXATBASYNCBRIDGE_0_CLKS                                                                                           797   /*CLK_797*/
#define DFD_CS2_CXATBSYNCBRIDGE_0_CLK                                                                                             798   /*CLK_798*/
#define DFD_CS2_CXATBASYNCBRIDGE_0_CLKM                                                                                           799   /*CLK_799*/
#define DFD_CS3_CXATBASYNCBRIDGE_0_CLKM                                                                                           800   /*CLK_800*/
#define DFD_CS3_CXATBASYNCBRIDGE_0_CLKS                                                                                           801   /*CLK_801*/
#define DFD_CS3_CXATBSYNCBRIDGE_0_CLK                                                                                             802   /*CLK_802*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_WEST_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_ATB_CLK                                                 803   /*CLK_803*/
#define NS_SOC_NOC_CENTRAL_NOC_CENTER_EAST_WRAP_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_ATB_CLK                                            804   /*CLK_804*/
#define NS_SOC_NOC_CENTRAL_NOC_WEST_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_C0_CLK                                                         805   /*CLK_805*/
#define NS_SOC_NOC_CENTRAL_NOC_EAST_CLK_NOC_SYSTEM_NOC_CENTRAL_NOC_C1_CLK                                                         806   /*CLK_806*/
#define NS_SOC_NOC_CENTRAL_NOC_SOUTH_CLK_NOC_SYSTEM_NOC_PCIE_DATA_CLK                                                             807   /*CLK_807*/
#define CXATBASYNCBRIDGE_RTL_CLKM                                                                                                 808   /*CLK_808*/
#define TIMER_CLK                                                                                                                 809   /*CLK_809*/
#define TIMER_WDT_XTAL_CLK                                                                                                        810   /*CLK_810*/
#define EFUSE_REF_CLK                                                                                                             811   /*CLK_811*/
#define INST_DFXAGG_TOP_DFXAGG_CLOCK                                                                                              812   /*CLK_812*/
#define INST_GBE_0_CLK_RX_I                                                                                                       813   /*CLK_813*/
#define INST_GBE_1_CLK_RX_I                                                                                                       814   /*CLK_814*/
#define INST_GBE_0_CLK_RX_180_I                                                                                                   815   /*CLK_815*/
#define INST_GBE_1_CLK_RX_180_I                                                                                                   816   /*CLK_816*/

#define SCMI_CLK_NUM_CLOCKS INST_GBE_1_CLK_RX_180_I+1
/* End of autogenerated code - defines for clock id's exposed to dts file and user's */

#endif /* __THUNDERBAY_CLOCKS_H__ */