# compile verilog/system verilog design source files
verilog fifo_generator_v13_1_1  \
"../../../../Example.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" \
"../../../../Example.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" \

verilog xil_defaultlib  \
"../../../../fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/sim/fifo_32x8bit_0.v" \
"../../../../src/rx.v" \
"../../../../src/top.v" \
"../../../../src/tx.v" \
"../../../../fpgaol_uart.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
