Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb  1 15:14:57 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file leon5mp_control_sets_placed.rpt
| Design       : leon5mp
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1264 |
|    Minimum number of control sets                        |  1105 |
|    Addition due to synthesis replication                 |   159 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3529 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1264 |
| >= 0 to < 4        |    60 |
| >= 4 to < 6        |   545 |
| >= 6 to < 8        |   103 |
| >= 8 to < 10       |   100 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     9 |
| >= 16              |   401 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4683 |         1645 |
| No           | No                    | Yes                    |             123 |           46 |
| No           | Yes                   | No                     |            3801 |         1707 |
| Yes          | No                    | No                     |           14321 |         5863 |
| Yes          | No                    | Yes                    |               5 |            3 |
| Yes          | Yes                   | No                     |            7618 |         3123 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                                        Enable Signal                                                                                                                       |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[mdioen]                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[romsn][0]_i_1_n_0                                                                                                                                                                                                                       | rst0/rst                                                                                                                                                                                        |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                 |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[tnak]_i_1_n_0                                                                                                                                                                                                                      | rst0/rst                                                                                                                                                                                        |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/v[writen]                                                                                                                                                                                                                                 | l5sys/ac0/ri[writen]                                                                                                                                                                            |                1 |              1 |
| ~clk25_0                                                           |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                1 |              1 |
| ~clk25_90                                                          |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                 |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[1][0]                                                                                                                    |                                                                                                                                                                                                 |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__26_1                                                             |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst_1                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              1 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                       | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |                1 |              1 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                2 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/E[0]                                                                                                                                                                                                                    | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                  | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[tpnt]                                                                                                                                                                                                                              | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              2 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                  | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  |                                                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              3 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |                2 |              3 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][95][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][11][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][119][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][9][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][94][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][93][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][92][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][118][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][96][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | i2cm.i2c0/byte_ctrl/bit_ctrl/s_state_0                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][99][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][120][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/r_reg[ready]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][122][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][98][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][121][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/r_reg[ready]_1                                                                                                                                                                                                                                   | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb2_addrmask][7]_i_1_n_0                                                                                                                          |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][97][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/r_reg[ready]_1                                                                                                                                                                                                                                   | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb2_addrmask][3]_i_1_n_0                                                                                                                          |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][0][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[aexc][3]_i_1_n_0                                                                                                                                                                                    | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[mulctr1][1]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/SR[0]                                             |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[mmfsr][l][1]_i_1_n_0                                                                                                                                                                                          | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[mmfsr][ft][2]_i_1_n_0                                                                                                                              |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][108][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_3[0]                                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][116][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][115][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][114][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][113][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][112][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][111][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][110][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][10][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][109][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][117][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][107][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][106][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][s][icc]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][105][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][104][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][103][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][102][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][101][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][100][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][78][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][66][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][67][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][68][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][69][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][6][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][70][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][71][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][72][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][73][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][74][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][75][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][76][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][77][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][65][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][79][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][7][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][80][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][81][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][41][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][40][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][3][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][39][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][38][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][37][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][36][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][35][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][53][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][42][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][43][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][44][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][45][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][46][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][47][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][48][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][49][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][4][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][50][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][51][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][52][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][34][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][54][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][55][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][56][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][57][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][58][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][59][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][5][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][60][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][61][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][62][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][63][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][64][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][84][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/FSM_sequential_r[mdio_state][3]_i_1_n_0                                                                                                                                                                                              | rst0/rst                                                                                                                                                                                        |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[capbil][4]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[ecnt][3]_i_1_n_0                                                                                                                                                                                                                   | rst0/rst                                                                                                                                                                                        |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][13][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][12][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][127][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][126][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][125][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dcerrmaskval]                                                                                                                                                                                                          | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[d2validv]                                                                                                                                                                                                              |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][82][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][83][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/FSM_sequential_r[edclrstate][3]_i_1_n_0                                                                                                                                                                                              | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[d2stbd]                                                                                                                                                                                                                | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2stba][1]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][85][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[dtaccways][0]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][124][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][86][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][87][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][88][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | i2cm.i2c0/byte_ctrl/bit_ctrl/c_state                                                                                                                                                                                                                       |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][89][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][8][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][90][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][91][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][25][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][33][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][32][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][31][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][30][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][2][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][29][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][28][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][27][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][26][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][123][2]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][24][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][23][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][22][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][21][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][20][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][1][2]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][19][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][18][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][17][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][16][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][15][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[bhttable][14][2]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[cnt][3]_i_1_n_0                                                                                                                                                                                             | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                2 |              4 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r[main_state][3]_i_1_n_0                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                       | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/v[uart][inflow]                                                                                                                                                                                                                               | rst0/rst                                                                                                                                                                                        |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/syncregs.r_reg[b2b]_0                                                                                                                                                                                                | rst1/SR[0]                                                                                                                                                                                      |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[dbgmst][0][mhdata][29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[a][imm][1][3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[i2validv][0]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/syncregs.r[rd_ptr][3]_i_1_n_0                                                                                                                                                                                        | rst1/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/v[ws]                                                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                3 |              4 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s2flush][3]                                                                                                                                   |                1 |              4 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[txd][3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                 |                2 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][23]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][27]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][31]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          |                                                                                                                                                                                                 |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][19]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][3]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                 |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[en]__0                                                                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[data][11]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/FSM_sequential_gmiimode0.r[rx_state][3]_i_1_n_0                                                                                                                                                                         | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                 |                1 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                               |                1 |              4 |
|  rgmiii[rx_clk]                                                    | eth0.rgmii0/inbandopt                                                                                                                                                                                                                                      | rst0/rst                                                                                                                                                                                        |                2 |              4 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][21][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][44][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][45][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][22][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[mdio_ctrl][regadr][4]_i_1_n_0                                                                                                                                                                                                      | eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][43][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][46][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][47][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][48][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][49][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][4][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][50][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][51][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][63][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][27][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][29][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][28][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][2][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | i2cm.i2c0/byte_ctrl/bit_ctrl/c_state[4]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][30][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][31][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][32][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][33][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][34][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][35][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][36][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[cnt]                                                                                                                                                                                                                               | rst0/rst                                                                                                                                                                                        |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][37][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][38][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][26][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][25][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][39][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][3][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][24][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][40][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][41][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][42][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][23][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][89][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][76][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][77][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][78][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][79][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][7][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][80][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][81][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][82][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][83][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][84][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][85][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][86][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][87][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][88][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][75][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][8][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][90][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][91][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][92][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][93][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][94][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][95][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][96][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][97][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][98][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][99][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][9][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][80]_553                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][65][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][53][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][54][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][55][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][56][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][57][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][58][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][59][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][5][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][60][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][61][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][62][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][15][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][64][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][52][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][66][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][67][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][68][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][69][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][6][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][70][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][71][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][72][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][73][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][74][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][63][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][27][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][26][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][25][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][57][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][58][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][24][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][59][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][23][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][22][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][21][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][20][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][5][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][60][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][61][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][62][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][28][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][64][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][65][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][66][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][67][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][68][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][69][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][6][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][70][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][71][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][72][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][73][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][74][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][75][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][7][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][3][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][48][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][4][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][47][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][46][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][45][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][44][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][43][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][50][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][42][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][41][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][51][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][52][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][53][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][54][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][40][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][8][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][39][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][38][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][37][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][36][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][35][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][34][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][33][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][55][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][56][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][32][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][31][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][30][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][2][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][29][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[ctrl][txen]                                                                                                                                                                                                                               | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][113][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][114][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][115][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][116][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][117][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][118][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][119][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][11][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][120][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][121][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][122][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][123][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][124][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[rxen]                                                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][125][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][112][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[cmd][ack]                                                                                                                                                                                                                                 | rst0/rst                                                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_4                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][126][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][127][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][12][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][13][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][14][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][49][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][16][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][17][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][18][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/r_reg[ready]                                                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][19][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][1][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][106][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][9][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][1][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][19][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][0][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][18][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][17][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][100][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][101][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][16][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][15][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][102][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][103][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][104][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][105][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][14][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][20][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][13][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][12][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][11][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][10][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dlru][0][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2asi][3]_i_1_n_0                                                                                                                                                                                             | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2asi][7]_i_1_n_0                                                                                                                                  |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2asi][3]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/div0/r[cnt]                                                                                                                                                                                                                  | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][107][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][108][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                5 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][109][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][10][4]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][110][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ilru][111][4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                            |                                                                                                                                                                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                            |                                                                                                                                                                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                            |                                                                                                                                                                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_6[0]                                                                                                            |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_7[0]                                                                                                            |                                                                                                                                                                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_8[0]                                                                                                            |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_2[0]                                                                                                            |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                       | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][s][tt][0]_2[0]                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[cctrl][dsnoop]                                                                                                                                                                                                         | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][100]_542                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][101]_566                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][102]_534                                                                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][103]_574                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][104]_579                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][105]_580                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  |                                                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              5 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[retry_cnt][4]_i_1_n_0                                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                1 |              5 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[ifg_cycls][4]_i_1_n_0                                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                2 |              5 |
|  REFCLK                                                            |                                                                                                                                                                                                                                                            | eth0.rst1/async.rstoutl_reg_0                                                                                                                                                                   |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pass_open_bank_r_lcl_reg_1                                                  |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                  |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[dlctr][7]_i_1_n_0                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s1flush_n_0_][2]                                                                                                                              |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___49_n_0                                                                                                             |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___53_n_0                                                                                                             |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___63_n_0                                                                                                             |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/ac0/rin[hrdatam]                                                                                                                                                                          |                3 |              5 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][98]_543                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/dbgmod/srstregs.r[s][2]_i_1__1_n_0                                                                                                                                                        |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][enable]_i_1_n_0                                                                                                                                                                                                                | rst0/rst                                                                                                                                                                                        |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                       | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[cexc]                                                                                                                                                                                                        | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][52]_i_1_n_0                                                                                                                                                                                    | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][53]_i_1_n_0                                                                                                                         |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                              | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][78]_569                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][113]_559                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][89]_550                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][88]_538                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][87]_541                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][114]_561                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][86]_548                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][85]_567                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][115]_582                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][84]_565                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][83]_583                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][82]_547                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][81]_568                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][116]_557                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][79]_540                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][106]_562                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][77]_536                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][117]_578                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][76]_572                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][127]_560                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][126]_554                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][125]_537                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][118]_581                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][124]_576                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][119]_575                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][120]_552                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][121]_577                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][122]_556                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][123]_555                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][91]_551                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][92]_571                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][108]_539                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][93]_570                                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][109]_545                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][110]_546                                                                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][97]_533                                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][96]_532                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][94]_564                                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][107]_544                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][99]_573                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][111]_535                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][112]_558                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][95]_563                                                                                                                                                                                                          |                                                                                                                                                                                                 |                3 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dlru][90]_549                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              5 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_1_n_0                             |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom0/v[len]                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                 |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_0                                                                                                                                                                                                  | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[m][mem_data_lalu1][1]_i_1_n_0                                                                                                                     |                6 |              6 |
|  clk25_0                                                           |                                                                                                                                                                                                                                                            | rst0/async.rstoutl_reg_0                                                                                                                                                                        |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           |                                                                                                                                                                                                 |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[rd][4]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                3 |              6 |
|  rgmiii[rx_clk]                                                    |                                                                                                                                                                                                                                                            | rst0/async.rstoutl_reg_0                                                                                                                                                                        |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                5 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_reg_0[0]                                        |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                             | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/r[irqcnt][5]_i_1_n_0                                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][s][ec]                                                                                                                                                                                                              | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[d][pc]                                                                                                                                                                                                                 | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][bht_data][1]_i_1_n_0                                                                                                                           |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[sqrtctr][5]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/p_3_out                                                                                                                                                                                                                                       | rst0/rst                                                                                                                                                                                        |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[a][astate]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst_1                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[42].FDRE_inst_1                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/v[twr][reg][2][inv]                                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/syncregs.r[wr_ptr][3]_i_1_n_0                                                                                                                                                                                        | rst1/SR[0]                                                                                                                                                                                      |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[a][imm][1][9]_i_1_n_0                                                                                                                             |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                  | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[i2tlbid][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                              | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  REFCLK                                                            |                                                                                                                                                                                                                                                            | reset_pad/xcv.x0/rst                                                                                                                                                                            |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                 |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                              | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                4 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                |                1 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/crami[dtagcen][2]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][38]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |                7 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[tfrpnt][6]_i_1_n_0                                                                                                                                                                                                                 | rst0/rst                                                                                                                                                                                        |                3 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/crami[dtagcen][3]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                1 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[flushctr][6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                5 |              7 |
|  rgmiii[rx_clk]                                                    |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                4 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/crami[dtagcen][1]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[it][0][pointer_inc][7]_i_1_n_0                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                6 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/crami[dtagcen][0]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              7 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[slot_count][6]_i_1_n_0                                                                                                                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep__1_1[0]                                                                                                                                                                                                 | rst0/rst                                                                                                                                                                                        |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[d][inst][0][46]_0[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r_reg[rindex][6]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                 |                5 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][0]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][1]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[d][inst][0][57]_0[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                5 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][2]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][3]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_1[0]                                                                                                                                                                                                         | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                3 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_3[0]                                                                                                                                                                                                         | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                3 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/srstregs.r_reg[holdn]_0[0]                                                                                                                                                                                               | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                5 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[dtaccidx][6]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[rcntl][6]_i_1_n_0                                                                                                                                                                                                                  | rst0/rst                                                                                                                                                                                        |                7 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[rcntm][6]_i_1_n_0                                                                                                                                                                                                                  | rst0/rst                                                                                                                                                                                        |                6 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/srstregs.r_reg[holdn][0]                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                2 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_0                                                                                                                                                                                                  | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[e][use_memaddr_add1]_i_1_n_0                                                                                                                      |                5 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_3[0]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                5 |              7 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_5[0]                                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][aindex][7]_i_1_n_0                                                                                                                                                                                                             | rst0/rst                                                                                                                                                                                        |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[fpurndmode]                                                                                                                                                                                                  | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                7 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[writedata8][7]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][0]_23                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][1]_24                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][2]_25                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][3]_26                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][5]_28                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[smp][0][ipiirq]                                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbvalid][7]_i_1_n_0                                                                                                                          |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[uart][captb][1][7]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              8 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                 |                2 |              8 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  | ahbjtaggen0.ahbjtag0/tap0/kc7v.u0/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[writedata][31]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[writedata][23]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                 |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][4]_27                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[writedata8][15]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/v[uart][captb][0]_5                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][4]_36                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][6]_32                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom0/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                 |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][7]_31                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/c[ctxswitch]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                2 |              8 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_2_n_0                                                                                                                                                                                      | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[byte_count][9]_i_1_n_0                                                                                                                           |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][5]_33                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_9[0]                                                                                                                                                                                               | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][s][tt]                                                                                                                                                                                                              | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdberr][7]_i_2_n_0                                                                                                                                                                                       | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdberr][7]_i_1_n_0                                                                                                                            |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rshift]                                                                                                                                                                                                                                      | l5sys/uart0/r[rshift][7]_i_1_n_0                                                                                                                                                                |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][0]_37                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom_uart0/v[rhold]                                                                                                                                                                                                                          |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom_uart0/v[rshift]                                                                                                                                                                                                                         | dcomgen.dcom0/dcom_uart0/r[rshift][7]_i_1__0_n_0                                                                                                                                                |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][3]_38                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][7]_30                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                        |                                                                                                                                                                                                 |                2 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                5 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][1]_35                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[thold][2]_34                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                1 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/v[rhold][6]_29                                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                5 |              8 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r_reg[rindex_bhist][6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |                8 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom_uart0/r[tshift][9]_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                 |                2 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/vs[dtacctaglsb]                                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                4 |              9 |
|  clk25_0                                                           |                                                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                3 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][enable]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                 |                6 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[a][imm][0][9]_i_1_n_0                                                                                                                             |                4 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/r[tshift][9]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                 |                4 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[i1ctx][7]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                 |                3 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_8[0]                                                                         |                3 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                 |                3 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][52]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |                8 |             10 |
|  rgmiii[rx_clk]                                                    |                                                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                3 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                5 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][63]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |                6 |             10 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[delay_val][9]_i_1_n_0                                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                4 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[iuctrl][staticd]                                                                                                                                                                                                       | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                5 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[uart][insreg][9]_i_1_n_0                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                5 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][fpc_deadlock_counter][0]_i_1_n_0                                                                                                               |                3 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[sess][0][dbuf][21]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        |                                                                                                                                                                                                 |                6 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/dsur[tt]                                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                5 |             10 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[uart][captsreg][9]_i_1_n_0                                                                                                                                                                                                         | rst0/rst                                                                                                                                                                                        |                3 |             10 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[byte_count]                                                                                                                                                                                                           | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                 |                6 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r_reg[txlength]0                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                7 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[staccways][0]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |                3 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | i2cm.i2c0/byte_ctrl/dcnt                                                                                                                                                                                                                                   |                                                                                                                                                                                                 |                4 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[it][0][buf_read_addr][12]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                 |                3 |             11 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                               | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[rxen]                                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                3 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][2][0]                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |                6 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/edclmst.ahb1/E[0]                                                                                                                                                                                                                    | rst0/rst                                                                                                                                                                                        |                7 |             11 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/uart0/r[scaler][11]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                 |                4 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               10 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[190]_i_1_n_0                             |                2 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                5 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[op2][exp][11]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                 |               12 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                      | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                 |               12 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                         |                                                                                                                                                                                                 |                2 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[a][ctrl][ldd_z]893_out                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               12 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[ctr][11]_i_1_n_0                                                                                                                                                                                                                   | rst0/rst                                                                                                                                                                                        |                4 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | reset_pad/xcv.x0/rst                                                                                                                                                                            |                4 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[it][0][inst_filter][3]_i_1_n_0                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                3 |             12 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[brate]                                                                                                                                                                                                                                    |                                                                                                                                                                                                 |                4 |             12 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[expadj1]                                                                                                                                                                                                     |                                                                                                                                                                                                 |                5 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[op1][exp][12]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                 |                8 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                3 |             13 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_15[0]                                                                                                                                                                                              |                                                                                                                                                                                                 |               10 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r_reg[expadj2][12]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                 |                7 |             13 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2tlbid][4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                 |                7 |             14 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |             14 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[seq]                                                                                                                                                                                                                               | rst0/rst                                                                                                                                                                                        |                4 |             14 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[muli1][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                 |               13 |             14 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                 |                6 |             15 |
|  rgmiii[rx_clk]                                                    |                                                                                                                                                                                                                                                            | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                 |                7 |             15 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             15 |
|  mig_gen.gen_mig.clkgenmigref0/xc7l.v/clk_ref_i                    |                                                                                                                                                                                                                                                            | reset_pad/xcv.x0/rst                                                                                                                                                                            |                5 |             15 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___94_n_0                                                                                                             |                7 |             15 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[sess][0][tstamp][15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                 |               12 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/gpt0/r[scaler][15]_i_1_n_0                                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                9 |             16 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[lentype]                                                                                                                                                                                                              | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/SR[0]                                                                                                                                                 |                4 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/ac0/syncrregs.r[hrdatas][31]_i_1_n_0                                                                                                                                                      |                9 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_7[0]                                                                                                                                                                                                         | rst0/rst                                                                                                                                                                                        |                6 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_6[0]                                                                                                                                                                                                         | rst0/rst                                                                                                                                                                                        |                8 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_2[1]                                                                                                                                                                                                        |                                                                                                                                                                                                 |                5 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_4[1]                                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |                6 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][2]_rep_4[0]                                                                                                                                                                                                    | rst0/rst                                                                                                                                                                                        |                3 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_2                                                                                                                                                                                                           | rst0/rst                                                                                                                                                                                        |                6 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | i2cm.i2c0/byte_ctrl/bit_ctrl/cnt[15]_i_1_n_0                                                                                                                                                                                                               | rst0/rst                                                                                                                                                                                        |                2 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[udpsrc]                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |               12 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/iu0/nr[s]                                                                                                                                                         |                7 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]                                                                                                                                                                                               | eth0.e1/m100.u0/ethc0/r[rmsto][data][31]_i_1_n_0                                                                                                                                                |                2 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]                                                                                                                                                                                               |                                                                                                                                                                                                 |                4 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                            |                                                                                                                                                                                                 |                2 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[3]_i_1_n_0                                |                8 |             16 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[ipcrc][17]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                9 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                6 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               10 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom_uart0/r[scaler][17]_i_1_n_0                                                                                                                                                                                                             | rst0/rst                                                                                                                                                                                        |                9 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom_uart0/r[brate][17]_i_1_n_0                                                                                                                                                                                                              | rst0/rst                                                                                                                                                                                        |               11 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               11 |             18 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][holdn_deadlock_counter][19]_i_1_n_0                                                                                                            |                6 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][s][tba]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               13 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][hissue_deadlock_counter][19]_i_1_n_0                                                                                                           |                6 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                4 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                5 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                4 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[stacctag][20]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |                6 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[irdbufpaddr]                                                                                                                                                                                                           |                                                                                                                                                                                                 |                5 |             20 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r_reg[mst_haddr][6]_rep_1[0]                                                                                                                                                                                                         | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               11 |             21 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[applength]                                                                                                                                                                                                                         | rst0/rst                                                                                                                                                                                        |                9 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][3]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               14 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][2]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                 |                7 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_4[0]                                                                                                                                                                                                         |                                                                                                                                                                                                 |                8 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/v[rxbytecount]                                                                                                                                                                                                                       | rst0/rst                                                                                                                                                                                        |               11 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][0]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | eth0.e1/m100.u0/ethc0/r[duplexstate][2]_i_1_n_0                                                                                                                                                 |               17 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[flop]                                                                                                                                                                                                        |                                                                                                                                                                                                 |               15 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep_1                                                                                                                              |                8 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep[0]                                                                                                                                                                                        | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[cpurstn][0]_rep_0                                                                                                                              |               14 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[mmfsr][l][1]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               11 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs_reg[s3hit][1]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                 |                7 |             22 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[op2][mant][53]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                 |               22 |             23 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |               11 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/p_1_out[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                 |                7 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_19                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                9 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/r[readdata][23]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                 |                9 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                9 |             24 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mctrl_gen.mctrl0/v[address][26]                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                9 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][1][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               11 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][2][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][3][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                9 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][4][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               11 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][5][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               10 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][6][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               11 |             25 |
|  clk25_0                                                           |                                                                                                                                                                                                                                                            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv_0                                                                                                                                      |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][7][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               10 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][8][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                9 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][9][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][15][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               10 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][14][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               10 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][13][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][0][24]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][10][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                9 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][12][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[tagtable][11][24]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                8 |             25 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_1                                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                7 |             26 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[op2][mant][27]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                 |               26 |             26 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                 |                8 |             27 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                 |                8 |             27 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[irdbufvaddr][31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               12 |             27 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                 |                7 |             27 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  | ahbjtaggen0.ahbjtag0/tap0/kc7v.u0/E[1]                                                                                                                                                                                                                     |                                                                                                                                                                                                 |                9 |             27 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                 |                7 |             27 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               14 |             28 |
|  clk25_0                                                           |                                                                                                                                                                                                                                                            | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r[crc][27]_i_1_n_0                                                                                                                                 |               10 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[dbgmst][0][mhdata][31]_i_2_n_0                                                                                                                                                                                                     | l5sys/dbgmod/srstregs.r[dbgmst][0][mhdata][31]_i_1_n_0                                                                                                                                          |                7 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[acclo]                                                                                                                                                                                                       | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[acclo][27]_i_1_n_0                                                                                                                       |               14 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[divrem1]                                                                                                                                                                                                     |                                                                                                                                                                                                 |               16 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[regfladdr][31]_i_1_n_0                                                                                                                                                                                        | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |                7 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[regflmask][31]_i_1_n_0                                                                                                                                                                                        | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               12 |             28 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][inst_pc][0][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                 |               16 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[d][inst_pc][1]_1                                                                                                                                                                                                       | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               11 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[divrem2]                                                                                                                                                                                                     |                                                                                                                                                                                                 |                9 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_0                                                                                                                                                                                                           |                                                                                                                                                                                                 |                6 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[fpc_mosi][addr][7]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                 |                6 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               21 |             29 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/wpr[0][addr]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               12 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/wpr[1][mask]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               11 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/syncregs.r_reg[ahbin_write][haddr][29]_i_1_n_0                                                                                                                                                                       | rst1/SR[0]                                                                                                                                                                                      |               16 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/FSM_sequential_syncregs.r_reg[state][0]_0                                                                                                                                                                                      | rst1/SR[0]                                                                                                                                                                                      |                6 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/ir[addr]                                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               19 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[dbgmst][1][mhdata][31]_i_2_n_0                                                                                                                                                                                                     | l5sys/dbgmod/srstregs.r[dbgmst][1][mhdata][31]_i_1_n_0                                                                                                                                          |                7 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[dbgmst][2][mhdata][31]_i_2_n_0                                                                                                                                                                                                     | l5sys/dbgmod/srstregs.r[dbgmst][2][mhdata][31]_i_1_n_0                                                                                                                                          |                7 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[dsu][pcin][31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                 |                8 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][tbreg][1][addr][31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                 |               13 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][tbreg][1][mask][31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                 |               16 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][tbreg][2][addr][31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                 |               12 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[tr][tbreg][2][mask][31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                 |               13 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[mmctrl1][ctxp][29]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |               15 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom0/v[addr][31]                                                                                                                                                                                                                            |                                                                                                                                                                                                 |                8 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_0[0]                                                                                                                                                                                          | rst0/rst                                                                                                                                                                                        |               10 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/r[txaddr][31]_i_1_n_0                                                                                                                                                                                                                | rst0/rst                                                                                                                                                                                        |                5 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_11[0]                                                                                                                                                                                              | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               17 |             30 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/wpr[1][addr]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               13 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb_haddr][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               15 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][0]_0                                                                                                                                                                                             | rst0/rst                                                                                                                                                                                        |                8 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][0]_rep__0                                                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                8 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][hwrite]_3[0]                                                                                                                                                                                                          | rst0/rst                                                                                                                                                                                        |               16 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/edclmst.ahb1/r_reg[txdstate][0]_rep_0                                                                                                                                                                                                | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                8 |             31 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  | ahbjtaggen0.ahbjtag0/tap0/kc7v.u0/tnr1_reg[qual_rdata][0]                                                                                                                                                                                                  |                                                                                                                                                                                                 |                9 |             31 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][iudiag_miso][rddata][31]_i_1_n_0                                                                                                                                                                          | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/wpr[0][load]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][8]_604[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[f][pc][31]_i_1_n_0                                                                                                                                                                                           | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               23 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][9]_605[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][step][counter]                                                                                                                                                                                                      | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][8]_604[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/v[p][0][pwdata]                                                                                                                                                                                                                             |                                                                                                                                                                                                 |                8 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][7]_603[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][7]_603[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][6]_602[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_1[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_1[1]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_2[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[d][pc]                                                                                                                                                                                                                 | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               22 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                                                                                                                                                                                                  | rst0/rst                                                                                                                                                                                        |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | dcomgen.dcom0/dcom0/v[data]_0                                                                                                                                                                                                                              |                                                                                                                                                                                                 |               10 |             32 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r[crc][31]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |                9 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/FSM_sequential_r_reg[rxdstate][1]_1[0]                                                                                                                                                                                          |                                                                                                                                                                                                 |                7 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/p_4_out                                                                                                                                                                                                                                       | rst0/rst                                                                                                                                                                                        |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[a][bht_ctrl][pc_delay_slot]                                                                                                                                                                                            | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               19 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[iudiag_mosi][accwr]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                 |                7 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/ahb0/r_reg[txdstate][3]_rep[0]                                                                                                                                                                                                       | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |               10 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][9]_605[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[f][btb_pc]                                                                                                                                                                                                             | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/nr[c2c_miso][0][accrdy]                                                                                                                                                                                                                       | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[fpc_mosi][addr][7]_1                                                                                                                           |                9 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/edclmst.ahb1/r_reg[txdstate][1][0]                                                                                                                                                                                                   | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |                8 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[w][s][y]                                                                                                                                                                                                               | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               20 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_3[1]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[x][muldiv_result]                                                                                                                                                                                                      | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/r[x][npc]                                                                                                                                                                                                                | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][12]_608[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][127]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               20 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][159]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][191]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][0]_615[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][0]_615[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               20 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][10]_606[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][10]_606[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][11]_607[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][11]_607[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][2]_600[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][12]_608[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |                7 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][13]_609[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               18 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][13]_609[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][14]_610[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][14]_610[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][15]_611[20]                                                                                                                                                                                              |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][15]_611[52]                                                                                                                                                                                              |                                                                                                                                                                                                 |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][1]_614[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               21 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][1]_614[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_8[0]                                                                                                                                                                                                        |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_3[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               10 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][2]_600[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_4[0]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_4[1]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               10 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][4]_4[0]                                                                                                                                                                                                        | rst0/rst                                                                                                                                                                                        |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][6]_602[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_2[0]                                                                                                                                                                                                        |                                                                                                                                                                                                 |               10 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][haddr][5]_7[0]                                                                                                                                                                                                        |                                                                                                                                                                                                 |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][5]_612[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r_reg[w][waddr][1][6]_2[1]                                                                                                                                                                                     | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               10 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][5]_612[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               20 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/srstregs.r[res][31]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |               24 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ap0/apbx/syncrregs.r_reg[p][0][penable]_8[0]                                                                                                                                                                                                         | rst0/rst                                                                                                                                                                                        |                8 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][4]_613[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               19 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][4]_613[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][3]_601[52]                                                                                                                                                                                               |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/nfpugen.nfpu0/v[rf][3]_601[20]                                                                                                                                                                                               |                                                                                                                                                                                                 |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/c[fpc_mosi][accwr]                                                                                                                                                                                                       |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][63]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                 |               19 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][0][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/v[it][0][buf_rdata]                                                                                                                                                                                                                           |                                                                                                                                                                                                 |               21 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dregval][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               28 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[imisspend]_1[1]                                                                                                                                                                                           | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               23 |             32 |
|  rgmiii[rx_clk]                                                    | eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/v[dataout]                                                                                                                                                                                                              |                                                                                                                                                                                                 |                8 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/gpt0/r[timers][2][value][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][2][mask][63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[fpc_mosi][addr][2]_12[1]                                                                                                                                                                                  |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][2][mask][31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dregval64][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               29 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/gpt0/r[timers][1][value][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][10][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][95]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][1][data][31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[fpc_mosi][addr][2]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_0                                                                                                                                                                                                  | l5sys/cpuloop[0].nocgcpu.core/cc0/SR[0]                                                                                                                                                         |               13 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/ap0/apbx/v[p][0][prdata]                                                                                                                                                                  |               22 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][1][data][63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               12 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[c2c_mosi][accwr]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |                4 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][1][mask][31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][1][mask][63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][2][data][31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[twr][reg][2][data][63]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][6][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r_reg[dbgmst][2][hready]_0                                                                                                                                                                                                           |                                                                                                                                                                                                 |                9 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][223]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               22 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/E[0]                                                                                                                                                                                                                     | rst0/rst                                                                                                                                                                                        |                7 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[ahb3_rdbuf][255]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               21 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/div0/syncrregs.r[x][63]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                 |               24 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/div0/syncrregs.r[x][31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                 |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[hdata][31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                 |               17 |             32 |
|  clk25_0                                                           | eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/v[data]                                                                                                                                                                                                                 |                                                                                                                                                                                                 |                6 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[imisspend]_1[0]                                                                                                                                                                                           | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][9][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][8][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][7][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][11][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][5][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[i2pc][31]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][4][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][3][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][2][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               16 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][1][31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][15][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               17 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][14][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               11 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][13][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               14 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/btb0/r[datatable][12][31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               15 |             32 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r_reg[dbgmst][0][hready]_0                                                                                                                                                                                                           |                                                                                                                                                                                                 |                7 |             33 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                  | ahbjtaggen0.ahbjtag0/tap0/kc7v.u0/y1.q_reg[0]                                                                                                                                                                                                              |                                                                                                                                                                                                 |                7 |             33 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/wsample_axi                                                                                                                                                                                                          | rst1/SR[0]                                                                                                                                                                                      |               13 |             33 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                                   | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |               11 |             33 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                9 |             33 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |               11 |             33 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/syncregs.r_reg[b2b]_1[0]                                                                                                                                                                                                                         | rst1/SR[0]                                                                                                                                                                                      |                7 |             34 |
|  clk25_0                                                           |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |               19 |             34 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/v[deadlock_addr]                                                                                                                                                                                                                              |                                                                                                                                                                                                 |               16 |             35 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                                                                                                                                                                                                | rst0/rst                                                                                                                                                                                        |               12 |             35 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r_reg[dbgmst][1][hready]_0                                                                                                                                                                                                           |                                                                                                                                                                                                 |               13 |             35 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/i___0_n_0                                                                                                                                                                                                                      | rst1/SR[0]                                                                                                                                                                                      |                6 |             36 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                 |                8 |             37 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                       |                                                                                                                                                                                                 |                8 |             37 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.rs[ahberrhwrite]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                 |               11 |             37 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             37 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                 |               10 |             38 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                 |               10 |             38 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             38 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | rst1/SR[0]                                                                                                                                                                                      |               20 |             38 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               17 |             39 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               18 |             41 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                     |                                                                                                                                                                                                 |               11 |             42 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                   |                                                                                                                                                                                                 |               11 |             43 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[selbootcpu][0]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                 |               14 |             43 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_0                                                                                                                                                                                                  |                                                                                                                                                                                                 |               21 |             45 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                 |               11 |             47 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                 |               15 |             47 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/ac0/r_reg[ready]                                                                                                                                                                                                                                     |                                                                                                                                                                                                 |               21 |             47 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               15 |             48 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |                6 |             48 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | eth0.e1/m100.u0/ethc0/rxwrite                                                                                                                                                                                                                              |                                                                                                                                                                                                 |                6 |             48 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |               16 |             49 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               19 |             49 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               16 |             49 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               17 |             49 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[newent][vaddr][31]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                 |               28 |             51 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][15][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][13][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               26 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][8][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               24 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][3][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               24 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][23][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][22][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               29 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][21][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               27 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][20][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][1][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               22 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][19][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][7][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               34 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][6][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][5][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               28 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][0][ctx]                                                                                                                                                                                                          | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[itlb][0][vaddr][31]_i_1_n_0                                                                                                                        |               26 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][10][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               26 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][11][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][12][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               24 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][2][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               28 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][14][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][15][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][16][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               21 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][17][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               31 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][18][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][19][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               28 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][1][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               28 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][20][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][21][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               26 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][22][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               29 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][23][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               27 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][2][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               29 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][3][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               27 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][4][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               29 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][6][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               17 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][10][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][11][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][12][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               24 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][13][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][9][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][8][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][7][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][0][ctx]                                                                                                                                                                                                          | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[itlb][0][vaddr][31]_i_1_n_0                                                                                                                        |               22 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][17][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               17 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][18][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][5][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               20 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][14][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               23 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][16][ctx]                                                                                                                                                                                                         |                                                                                                                                                                                                 |               24 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[itlb][4][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               25 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[dtlb][9][ctx]                                                                                                                                                                                                          |                                                                                                                                                                                                 |               30 |             54 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/v[d][btb_diag_in][wrdata]                                                                                                                                                                                                | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               32 |             55 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |                7 |             56 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | eth0.e1/m100.u0/ethc0/rin[edclactive]                                                                                                                                                           |               38 |             60 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[ahb_hwdata][63]                                                                                                                                                                                                        |                                                                                                                                                                                                 |               24 |             62 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/v[ahbsout][hrdata]                                                                                                                                                                                                   | rst1/SR[0]                                                                                                                                                                                      |                9 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[a][fpustdata][63]_i_1_n_0                                                                                                                                                                                    | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               16 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[d][fpustdata][63]_i_1_n_0                                                                                                                                                                                    | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               26 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                               |                                                                                                                                                                                                 |               12 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |               26 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                    | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               13 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                     |                                                                                                                                                                                                 |               11 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     |                                                                                                                                                                                                 |               10 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                 |               11 |             64 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/dwriting1                                                                                                                                                                                                                |                                                                                                                                                                                                 |               35 |             65 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               25 |             69 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/v[aximout][w][data]                                                                                                                                                                                                  | rst1/SR[0]                                                                                                                                                                                      |               25 |             72 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2vaddr][31]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                 |               41 |             73 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[dtagpipe][0][20]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                 |               42 |             84 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/i___11_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                 |               11 |             88 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__18_n_0                                                                                                    |               38 |             90 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                    |               30 |             91 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               30 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               33 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               12 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               32 |             96 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__17_n_0                                                                                                    |               24 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |               38 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                     |               30 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                     |               35 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               41 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__16_n_0                                                                                                    |               19 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__15_n_0                                                                                                    |               20 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |               42 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                     | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__14_n_0                                                                                                    |               48 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               48 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               33 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               33 |             97 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[d2stbuf][1][addr]                                                                                                                                                                                                      |                                                                                                                                                                                                 |               34 |             98 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[d2stbuf][2][addr]                                                                                                                                                                                                      |                                                                                                                                                                                                 |               37 |             98 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[d2stbuf][3][addr]                                                                                                                                                                                                      |                                                                                                                                                                                                 |               39 |             98 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r[d2stbuf][0][addr][31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                 |               38 |             98 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               13 |            104 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                 |               13 |            104 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                 |               14 |            112 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[untagi]                                                                                                                                                                                                                |                                                                                                                                                                                                 |               38 |            118 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/cpuloop[0].nocgcpu.core/iu0/bht0/r[valid][127]_i_1_n_0                                                                                                                                    |               69 |            128 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/bridge/ahb2axibx/wbuffer/inf.x0/E[0]                                                                                                                                                                                                  | rst1/SR[0]                                                                                                                                                                                      |               27 |            128 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_12[0]                                                                                                                                                                                              | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |              110 |            192 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_13[0]                                                                                                                                                                                              | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |              110 |            236 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/iu0/syncrregs.r[x][data][0][63]_i_1_n_0                                                                                                                                                                                      | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |               99 |            256 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/v[irepdata][0]_871                                                                                                                                                                                                       |                                                                                                                                                                                                 |              135 |            299 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | rst0/rst                                                                                                                                                                                        |              157 |            307 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/dbgmod/srstregs.r[it][0][sample1][383]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                 |               97 |            350 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_data_en                                                                                                                                |                                                                                                                                                                                                 |              130 |            512 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 |                                                                                                                                                                                                 |              189 |            512 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/state_reg[0][0]                                                                    |                                                                                                                                                                                                 |              138 |            513 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[518]_i_1_n_0                                                                                                         |                                                                                                                                                                                                 |               82 |            513 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                            |                                                                                                                                                                                                 |              183 |            576 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                 |              181 |            576 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                 |               96 |            768 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |              509 |            949 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK | l5sys/cpuloop[0].nocgcpu.core/cc0/srstregs.r_reg[holdn]_0                                                                                                                                                                                                  | l5sys/dbgmod/p_0_in_0                                                                                                                                                                           |              900 |           1798 |
|  mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                 |             1615 |           4662 |
+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


