Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/david/Apps/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ea4b22d88a95424593ff02c5cfda95e5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/david/Documents/CR/xarez/multicycle_mips/multicycle_mips.srcs/sources_1/new/ControlUnit.vhd:63]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
