<html><body><samp><pre>
<!@TC:1744136915>

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis

# Written on Tue Apr  8 15:28:43 2025

##### DESIGN INFO #######################################################

Top View:                "testeISP"
Constraint File(s):      "C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\designer\testeISP\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                       Ending                                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  System                                                         |     10.000           |     No paths         |     No paths         |     No paths                         
testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  |     10.000           |     No paths         |     No paths         |     No paths                         
testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     testeISP_sb_CCC_0_FCCC|GL0_net_inferred_clock                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     testeISP_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK42></a>Unconstrained Start/End Points</a>
******************************

p:DEVRST_N
p:MMUART_0_RXD_F2M
p:MMUART_0_TXD_M2F
p:MMUART_1_RXD_F2M
p:MMUART_1_TXD_M2F


<a name=InapplicableconstraintsCCK43></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK44></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK45></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK46></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
