processSpaceRandom

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000101                       # Number of seconds simulated
sim_ticks                                   100674000                       # Number of ticks simulated
final_tick                                  100674000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 473259                       # Simulator instruction rate (inst/s)
host_op_rate                                   473091                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3982515131                       # Simulator tick rate (ticks/s)
host_mem_usage                                6706324                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       11955                       # Number of instructions simulated
sim_ops                                         11955                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    100674000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               15076                       # Number of hits
system.cache.misses                              1627                       # Number of misses
system.cache.missLatency::samples                1627                       # Ticks for misses to the cache
system.cache.missLatency::mean           51610.940381                       # Ticks for misses to the cache
system.cache.missLatency::gmean          43844.930823                       # Ticks for misses to the cache
system.cache.missLatency::stdev          33203.727666                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 553     33.99%     33.99% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             805     49.48%     83.47% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             194     11.92%     95.39% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             22      1.35%     96.74% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            31      1.91%     98.65% # Ticks for misses to the cache
system.cache.missLatency::163840-196607            11      0.68%     99.32% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             2      0.12%     99.45% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.12%     99.57% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             3      0.18%     99.75% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.18%     99.94% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.06%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1627                       # Ticks for misses to the cache
system.cache.hitRatio                        0.902592                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         4865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       207232                       # Cumulative packet size per connected master and slave (bytes)
