Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 10:17:17 2024
| Host         : PAKI-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chrono_display_control_sets_placed.rpt
| Design       : chrono_display
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             206 |           64 |
| Yes          | No                    | No                     |              17 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal      |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_chrono/CLK         |                                 |                              |                1 |              2 |         2.00 |
|  clk_chrono/CLK         | chrono/cnt_hour/c[4]_i_1__1_n_0 |                              |                2 |              5 |         2.50 |
|  clk_chrono/CLK         | chrono/cnt_min/c[5]_i_1_n_0     |                              |                2 |              6 |         3.00 |
|  clk_chrono/CLK         | chrono/cnt_sec/c[5]_i_1__0_n_0  |                              |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG        |                                 |                              |                5 |             11 |         2.20 |
|  clock_IBUF_BUFG        |                                 | reset_IBUF                   |                5 |             19 |         3.80 |
|  addr_cnt/c_reg[1]_2[0] |                                 | reset_IBUF                   |                7 |             20 |         2.86 |
|  addr_cnt/c_reg[1]_0[0] |                                 | reset_IBUF                   |                7 |             20 |         2.86 |
|  addr_cnt/c_reg[1]_1[0] |                                 | reset_IBUF                   |                8 |             20 |         2.50 |
|  addr_cnt/c_reg[2]_0[0] |                                 | reset_IBUF                   |                5 |             20 |         4.00 |
|  addr_cnt/E[0]          |                                 | reset_IBUF                   |                6 |             20 |         3.33 |
|  addr_cnt/c_reg[2]_1[0] |                                 | reset_IBUF                   |                7 |             20 |         2.86 |
|  addr_cnt/c_reg[1]_3[0] |                                 | reset_IBUF                   |                6 |             20 |         3.33 |
|  addr_cnt/c_reg[0]_0[0] |                                 | reset_IBUF                   |                6 |             20 |         3.33 |
|  chrono_mem/tmp         |                                 |                              |                7 |             20 |         2.86 |
|  clock_IBUF_BUFG        |                                 | clk_chrono/clock_tmp         |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG        | db_op/count                     | db_op/main.count[31]_i_1_n_0 |                8 |             31 |         3.88 |
+-------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+


