0.6
2016.4
Dec 14 2016
22:58:16
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v,1618165251,verilog,,,,processor_tb,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v,1618351607,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,ALU,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v,1617553480,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,ALU_control,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v,1617563365,verilog,,,,DataMem,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v,1617563339,verilog,,,,InstMem,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v,1619029001,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,branch_control,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v,1619034076,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,branch_forward_unit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v,1617550784,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,control_unit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,1602891949,verilog,,,,,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v,1619015102,verilog,,,,forward_unit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v,1615297866,verilog,,,,full_adder,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v,1617464639,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,imm_gen,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v,1619039418,verilog,,,,memory,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v,1617557988,verilog,,,,mux_32,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v,1617557772,verilog,,,,mux4x1,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v,1619038453,verilog,,,C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/defines.v,nbit_mux;processor,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v,1618068544,verilog,,,,regFile,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v,1617558495,verilog,,,,flipflop;load_rst_reg;mux,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v,1616405190,verilog,,,,ripple_carry_adder,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v,1617557739,verilog,,,,shifter,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v,1619037981,verilog,,,,BCD;Four_Digit_Seven_Segment_Driver_Optimized,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/uart.v,1613494633,verilog,,,,UART_receiver_multiple_Keys;UART_receiver_switch,,,,,,,,
