# Homework Collections

### Author:

Xiangyu Zi

(2018-2022)Microelectronics Science and Engineering

Hunan Institute of Science and Technology

### Contains:

- (S3) Integrated Circuit CAD
- (S3) Verilog HDL

### Build Requirements:
- Python 3.x [https://www.python.org/downloads/](https://www.python.org/downloads/)
- GNU Make 4.3+ 
- LTSpice [https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html](https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html)
- icarus Verilog [http://iverilog.icarus.com/](http://iverilog.icarus.com/)
- Texlive [https://www.tug.org/texlive/](https://www.tug.org/texlive/)

### How To Build:

Just type commands:
```bash
configure
make <target you want>
```