Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e8ce37ea1b2345de974d2b1944ed8b15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L xlconstant_v1_1_6 -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot adder_subtractor_tb_behav xil_defaultlib.adder_subtractor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture adder_subtractor_fa_0_0_arch of entity xil_defaultlib.adder_subtractor_FA_0_0 [adder_subtractor_fa_0_0_default]
Compiling architecture adder_subtractor_fa_0_1_arch of entity xil_defaultlib.adder_subtractor_FA_0_1 [adder_subtractor_fa_0_1_default]
Compiling architecture adder_subtractor_fa_0_2_arch of entity xil_defaultlib.adder_subtractor_FA_0_2 [adder_subtractor_fa_0_2_default]
Compiling architecture adder_subtractor_fa_0_3_arch of entity xil_defaultlib.adder_subtractor_FA_0_3 [adder_subtractor_fa_0_3_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor_util_vector_logic_0_0 [adder_subtractor_util_vector_log...]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor_util_vector_logic_0_1 [adder_subtractor_util_vector_log...]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor_util_vector_logic_0_2 [adder_subtractor_util_vector_log...]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor_util_vector_logic_0_3 [adder_subtractor_util_vector_log...]
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(dout_wi...
Compiling module xil_defaultlib.adder_subtractor_xlconcat_0_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.adder_subtractor_xlconstant_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.adder_subtractor_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.adder_subtractor_xlslice_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_1
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_2
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_3
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_4
Compiling module xil_defaultlib.adder_subtractor_xlslice_1_5
Compiling architecture behavioral of entity xil_defaultlib.xorGate [xorgate_default]
Compiling architecture adder_subtractor_xorgate_0_0_arch of entity xil_defaultlib.adder_subtractor_xorGate_0_0 [adder_subtractor_xorgate_0_0_def...]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture structure of entity xil_defaultlib.adder_subtractor_wrapper [adder_subtractor_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_subtractor_tb
Built simulation snapshot adder_subtractor_tb_behav
