#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 18:49:08 2018
# Process ID: 6080
# Current directory: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11044 D:\Documents\UA\CR\CR18.git\Delivery\Final\streamtest\streamtest.xpr
# Log file: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/vivado.log
# Journal file: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/UA/CR/CR18.git/Final/streamtest' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 854.945 ; gain = 159.281
update_compile_order -fileset sources_1
open_bd_design {D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_disp_seg
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_push_but
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_disp_an
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding cell -- xilinx.com:module_ref:StreamCopIPCore_v1_0:1.0 - StreamCopIPCore_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 974.293 ; gain = 95.184
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-927] Following properties on pin /StreamCopIPCore_0/m00_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /StreamCopIPCore_0/s00_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamCopIPCore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_seg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_push_but .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_an .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jul 11 18:55:36 2018] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_axi_intc_1_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_fit_timer_0_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_axi_intc_1_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_axi_intc_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_fit_timer_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_fit_timer_0_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/runme.log
[Wed Jul 11 18:55:38 2018] Launched impl_1...
Run output will be captured here: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1291.492 ; gain = 138.582
file copy -force D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference design_1_StreamCopIPCore_v1_0_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/new/StreamCopIPCore_v1_0_S00_AXIS.vhd:152]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/new/StreamCopIPCore_v1_0_S00_AXIS.vhd:158]
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axis_aresetn' as interface 's00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm00_axis_aresetn' as interface 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axis_aclk' as interface 's00_axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm00_axis_aclk' as interface 'm00_axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_StreamCopIPCore_v1_0_0_0 from StreamCopIPCore_v1_0_v1_0 1.0 to StreamCopIPCore_v1_0_v1_0 1.0
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference design_1_StreamCopIPCore_v1_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axis_aresetn' as interface 's00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm00_axis_aresetn' as interface 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axis_aclk' as interface 's00_axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm00_axis_aclk' as interface 'm00_axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_StreamCopIPCore_v1_0_0_0 from StreamCopIPCore_v1_0_v1_0 1.0 to StreamCopIPCore_v1_0_v1_0 1.0
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamCopIPCore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_seg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_push_but .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_an .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jul 11 19:34:08 2018] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_axi_intc_1_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_fit_timer_0_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_StreamCopIPCore_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_axi_intc_1_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_axi_intc_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_fit_timer_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_fit_timer_0_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_StreamCopIPCore_v1_0_0_0_synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/design_1_StreamCopIPCore_v1_0_0_0_synth_1/runme.log
synth_1: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/runme.log
[Wed Jul 11 19:34:09 2018] Launched impl_1...
Run output will be captured here: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1533.402 ; gain = 46.004
file copy -force D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamCopIPCore_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_seg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_push_but .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_disp_an .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = ee04319fffb94854; cache size = 38.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = f82176c716fcedc7; cache size = 38.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_uartlite_0_0, cache-ID = 56ad1b78fcc1ab4e; cache size = 38.625 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_intc_1_0, cache-ID = 689e7e03cce64a28; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = daea51f07ee2ccd2; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = ee1db804095ba2b5; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = ee1db804095ba2b5; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = 2f5b5f5db424dcec; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = c8b253d2869a8dc0; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_0_0, cache-ID = 84633c027574dadc; cache size = 38.626 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_fit_timer_0_0, cache-ID = d1265f10ad758889; cache size = 38.626 MB.
[Wed Jul 11 19:51:12 2018] Launched synth_1...
Run output will be captured here: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/runme.log
[Wed Jul 11 19:51:12 2018] Launched impl_1...
Run output will be captured here: D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.117 ; gain = 54.754
file copy -force D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/impl_1/design_1_wrapper.sysdef D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk -hwspec D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 23:35:47 2018...
