Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 27 13:55:43 2022
| Host         : LAPTOP-FQ40HM1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZYNQ_wrapper_timing_summary_routed.rpt -pb ZYNQ_wrapper_timing_summary_routed.pb -rpx ZYNQ_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.896        0.000                      0                   27        0.212        0.000                      0                   27        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.896        0.000                      0                   27        0.212        0.000                      0                   27        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.896ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.224ns (45.515%)  route 2.662ns (54.485%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.597    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.920 r  ZYNQ_i/LED_0/inst/time_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.920    ZYNQ_i/LED_0/inst/time_count_reg[24]_i_1_n_6
    SLICE_X42Y74         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.549    22.741    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y74         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[25]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X42Y74         FDCE (Setup_fdce_C_D)        0.109    22.816    ZYNQ_i/LED_0/inst/time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 14.896    

Slack (MET) :             15.000ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 2.120ns (44.330%)  route 2.662ns (55.670%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.597 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.597    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.816 r  ZYNQ_i/LED_0/inst/time_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.816    ZYNQ_i/LED_0/inst/time_count_reg[24]_i_1_n_7
    SLICE_X42Y74         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.549    22.741    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y74         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[24]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X42Y74         FDCE (Setup_fdce_C_D)        0.109    22.816    ZYNQ_i/LED_0/inst/time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         22.816    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 15.000    

Slack (MET) :             15.015ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.107ns (44.178%)  route 2.662ns (55.822%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.803 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.803    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_6
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.551    22.743    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[21]/C
                         clock pessimism              0.268    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X42Y73         FDCE (Setup_fdce_C_D)        0.109    22.818    ZYNQ_i/LED_0/inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         22.818    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 15.015    

Slack (MET) :             15.023ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.099ns (44.084%)  route 2.662ns (55.916%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.795 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.795    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_4
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.551    22.743    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism              0.268    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X42Y73         FDCE (Setup_fdce_C_D)        0.109    22.818    ZYNQ_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.818    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 15.023    

Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.023ns (43.177%)  route 2.662ns (56.823%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.719 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.719    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_5
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.551    22.743    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism              0.268    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X42Y73         FDCE (Setup_fdce_C_D)        0.109    22.818    ZYNQ_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         22.818    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             15.119ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.003ns (42.934%)  route 2.662ns (57.066%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.480 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.480    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.699 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.699    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_7
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.551    22.743    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[20]/C
                         clock pessimism              0.268    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X42Y73         FDCE (Setup_fdce_C_D)        0.109    22.818    ZYNQ_i/LED_0/inst/time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         22.818    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                 15.119    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 1.990ns (42.774%)  route 2.662ns (57.226%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.686 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.686    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_6
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.552    22.744    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[17]/C
                         clock pessimism              0.290    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X42Y72         FDCE (Setup_fdce_C_D)        0.109    22.841    ZYNQ_i/LED_0/inst/time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.982ns (42.676%)  route 2.662ns (57.324%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.678 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.678    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_4
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.552    22.744    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism              0.290    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X42Y72         FDCE (Setup_fdce_C_D)        0.109    22.841    ZYNQ_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.239ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.906ns (41.722%)  route 2.662ns (58.278%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.363 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_5
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.552    22.744    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[18]/C
                         clock pessimism              0.290    23.034    
                         clock uncertainty           -0.302    22.732    
    SLICE_X42Y72         FDCE (Setup_fdce_C_D)        0.109    22.841    ZYNQ_i/LED_0/inst/time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 15.239    

Slack (MET) :             15.252ns  (required time - arrival time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.873ns (41.298%)  route 2.662ns (58.702%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 22.746 - 20.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.726     3.034    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 f  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           1.096     4.648    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124     4.772 f  ZYNQ_i/LED_0/inst/led_r_i_4/O
                         net (fo=28, routed)          1.377     6.149    ZYNQ_i/LED_0/inst/led_r_i_4_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.273 r  ZYNQ_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=1, routed)           0.189     6.462    ZYNQ_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.012 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.012    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.129 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.129    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.246 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.569 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.569    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_6
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.554    22.746    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism              0.268    23.014    
                         clock uncertainty           -0.302    22.712    
    SLICE_X42Y71         FDCE (Setup_fdce_C_D)        0.109    22.821    ZYNQ_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.821    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 15.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/led_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.580     0.921    ZYNQ_i/LED_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  ZYNQ_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           0.117     1.179    ZYNQ_i/LED_0/inst/led
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.224 r  ZYNQ_i/LED_0/inst/led_r_i_1/O
                         net (fo=1, routed)           0.000     1.224    ZYNQ_i/LED_0/inst/led_r_i_1_n_0
    SLICE_X43Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/led_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.848     1.218    ZYNQ_i/LED_0/inst/clk
    SLICE_X43Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/led_r_reg/C
                         clock pessimism             -0.297     0.921    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.091     1.012    ZYNQ_i/LED_0/inst/led_r_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.583     0.924    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     1.088 r  ZYNQ_i/LED_0/inst/time_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.225    ZYNQ_i/LED_0/inst/time_count_reg_n_0_[3]
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  ZYNQ_i/LED_0/inst/time_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.270    ZYNQ_i/LED_0/inst/time_count[0]_i_3_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.334 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.334    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_4
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.851     1.221    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[3]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     1.058    ZYNQ_i/LED_0/inst/time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.581     0.922    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y70         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     1.086 r  ZYNQ_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.234    ZYNQ_i/LED_0/inst/time_count_reg[11]
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.279 r  ZYNQ_i/LED_0/inst/time_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.279    ZYNQ_i/LED_0/inst/time_count[8]_i_2_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.343 r  ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.343    ZYNQ_i/LED_0/inst/time_count_reg[8]_i_1_n_4
    SLICE_X42Y70         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.849     1.219    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y70         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[11]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.134     1.056    ZYNQ_i/LED_0/inst/time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.578     0.919    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.164     1.083 r  ZYNQ_i/LED_0/inst/time_count_reg[23]/Q
                         net (fo=2, routed)           0.148     1.231    ZYNQ_i/LED_0/inst/time_count_reg[23]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.276 r  ZYNQ_i/LED_0/inst/time_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.276    ZYNQ_i/LED_0/inst/time_count[20]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.340 r  ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.340    ZYNQ_i/LED_0/inst/time_count_reg[20]_i_1_n_4
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.845     1.215    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y73         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.134     1.053    ZYNQ_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.582     0.923    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_i/LED_0/inst/time_count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.236    ZYNQ_i/LED_0/inst/time_count_reg[7]
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.281 r  ZYNQ_i/LED_0/inst/time_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.281    ZYNQ_i/LED_0/inst/time_count[4]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.345 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_4
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.850     1.220    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[7]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     1.057    ZYNQ_i/LED_0/inst/time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.580     0.921    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  ZYNQ_i/LED_0/inst/time_count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.234    ZYNQ_i/LED_0/inst/time_count_reg[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.279 r  ZYNQ_i/LED_0/inst/time_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.279    ZYNQ_i/LED_0/inst/time_count[12]_i_2_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.343 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.343    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_4
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.848     1.218    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[15]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.134     1.055    ZYNQ_i/LED_0/inst/time_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.580     0.921    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  ZYNQ_i/LED_0/inst/time_count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.234    ZYNQ_i/LED_0/inst/time_count_reg[19]
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.279 r  ZYNQ_i/LED_0/inst/time_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.279    ZYNQ_i/LED_0/inst/time_count[16]_i_2_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.343 r  ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.343    ZYNQ_i/LED_0/inst/time_count_reg[16]_i_1_n_4
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.847     1.217    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X42Y72         FDCE (Hold_fdce_C_D)         0.134     1.055    ZYNQ_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.582     0.923    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     1.087 r  ZYNQ_i/LED_0/inst/time_count_reg[4]/Q
                         net (fo=1, routed)           0.163     1.250    ZYNQ_i/LED_0/inst/time_count_reg_n_0_[4]
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.295 r  ZYNQ_i/LED_0/inst/time_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.295    ZYNQ_i/LED_0/inst/time_count[4]_i_5_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.365 r  ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.365    ZYNQ_i/LED_0/inst/time_count_reg[4]_i_1_n_7
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.850     1.220    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y69         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[4]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X42Y69         FDCE (Hold_fdce_C_D)         0.134     1.057    ZYNQ_i/LED_0/inst/time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.583     0.924    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     1.088 f  ZYNQ_i/LED_0/inst/time_count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.262    ZYNQ_i/LED_0/inst/time_count_reg_n_0_[0]
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.307 r  ZYNQ_i/LED_0/inst/time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.307    ZYNQ_i/LED_0/inst/time_count[0]_i_6_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.377 r  ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.377    ZYNQ_i/LED_0/inst/time_count_reg[0]_i_1_n_7
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.851     1.221    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y68         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[0]/C
                         clock pessimism             -0.297     0.924    
    SLICE_X42Y68         FDCE (Hold_fdce_C_D)         0.134     1.058    ZYNQ_i/LED_0/inst/time_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ZYNQ_i/LED_0/inst/time_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_i/LED_0/inst/time_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.580     0.921    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  ZYNQ_i/LED_0/inst/time_count_reg[12]/Q
                         net (fo=2, routed)           0.174     1.259    ZYNQ_i/LED_0/inst/time_count_reg[12]
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.304 r  ZYNQ_i/LED_0/inst/time_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.304    ZYNQ_i/LED_0/inst/time_count[12]_i_5_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.374 r  ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.374    ZYNQ_i/LED_0/inst/time_count_reg[12]_i_1_n_7
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.848     1.218    ZYNQ_i/LED_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  ZYNQ_i/LED_0/inst/time_count_reg[12]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.134     1.055    ZYNQ_i/LED_0/inst/time_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   ZYNQ_i/LED_0/inst/led_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y68   ZYNQ_i/LED_0/inst/time_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   ZYNQ_i/LED_0/inst/time_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y74   ZYNQ_i/LED_0/inst/time_count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   ZYNQ_i/LED_0/inst/led_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   ZYNQ_i/LED_0/inst/led_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   ZYNQ_i/LED_0/inst/led_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   ZYNQ_i/LED_0/inst/time_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y72   ZYNQ_i/LED_0/inst/time_count_reg[16]/C



