## ğŸ“ Computer Organization and Design RISC-V
Implement a simple quick sort (Hoareâ€™s partition) in RISC-V assembly. 

Also, implement part of a single-cycle RISC-V CPU in Verilog.

### ğŸ”— 1131 NTU CSIE Computer Architecture Programming Homework
- Course code: CSIE3340 (ä¸‰æ ¡è¯ç›Ÿèª²ç¨‹ä»£ç¢¼: 3T1684701)
- Instructor: Prof. Shih-Hao Hung(æ´ªå£«ç æ•™æˆ)
- Textbook: Computer Organization and Design Risc-V Edition: The Hardware Software Interface, by David A. Patterson and John L. Hennessy

## ğŸ“ Contents

## ğŸš€ Homework 2 Getting Started

| Homework 2 | Description | Input | Output |
|-------------|-----------------|-----------------|-----------------|
| RISC-V assembly (RV64I) | å¯¦ç¾ Quick Sort(Hoare partition) | <img src="image/1.PNG" width="250"/> | <img src="image/2.PNG" width="250"/> |

Directory structure shown below:
```
homework_2
â”œâ”€â”€ rars-1.7.jar
â”œâ”€â”€ main.s
â””â”€â”€ sort.s
```

You can download RARS 1.7 from [this link](https://github.com/rarsm/rars/releases/download/v1.7/rars-1.7.jar)

Using this command:
```
java -jar rars-1.7.jar rv64 sm main.s sort.s
```

## ğŸš€ Homework 3 Getting Started

| Homework 3 | Description | Input | Output |
|-------------|-----------------|-----------------|-----------------|
| Verilog |  |  |  |

| Homework 4 | Description | Input | Output |
|-------------|-----------------|-----------------|-----------------|
| Verilog |  |  |  |
