LIBRARY IEEE;
USE IEEE.sTD_LOGIC_1164.all;

PACKAGE lab2_package IS
	component fullAdd
		port(	
		Cin,x,y : in std_logic;
		s,Cout : out std_logic
		);
	end component;
END lab2_package;