
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001533    1.483192 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003579    0.179496    1.214835    2.698027 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.179496    0.000036    2.698063 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002721    0.178467    0.437751    3.135814 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.178467    0.000026    3.135839 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.135839   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001687    1.483347 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.733347   clock uncertainty
                                  0.000000    1.733347   clock reconvergence pessimism
                                  0.161675    1.895022   library hold time
                                              1.895022   data required time
---------------------------------------------------------------------------------------------
                                              1.895022   data required time
                                             -3.135839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.240818   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277026    0.000973    1.470394 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003614    0.179999    1.211728    2.682122 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.179999    0.000037    2.682158 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002735    0.177500    0.438108    3.120266 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.177500    0.000026    3.120292 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.120292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277026    0.000923    1.470344 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720344   clock uncertainty
                                  0.000000    1.720344   clock reconvergence pessimism
                                  0.158450    1.878794   library hold time
                                              1.878794   data required time
---------------------------------------------------------------------------------------------
                                              1.878794   data required time
                                             -3.120292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.241498   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000854    1.470275 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010999    0.424086    1.501643    2.971918 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.424086    0.000124    2.972042 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003451    0.238540    0.202949    3.174991 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.238540    0.000035    3.175025 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.175025   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000836    1.470257 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720257   clock uncertainty
                                  0.000000    1.720257   clock reconvergence pessimism
                                  0.147116    1.867373   library hold time
                                              1.867373   data required time
---------------------------------------------------------------------------------------------
                                              1.867373   data required time
                                             -3.175025   data arrival time
---------------------------------------------------------------------------------------------
                                              1.307652   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277026    0.000923    1.470344 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011785    0.298886    1.317272    2.787616 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.298886    0.000131    2.787747 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.178885    0.479802    3.267549 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.178885    0.000029    3.267578 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.267578   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000596    1.470016 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720016   clock uncertainty
                                  0.000000    1.720016   clock reconvergence pessimism
                                  0.158196    1.878213   library hold time
                                              1.878213   data required time
---------------------------------------------------------------------------------------------
                                              1.878213   data required time
                                             -3.267578   data arrival time
---------------------------------------------------------------------------------------------
                                              1.389365   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001407    1.483067 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014990    0.343435    1.357045    2.840112 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.343435    0.000366    2.840478 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005179    0.288752    0.269890    3.110368 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.288752    0.000095    3.110463 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003058    0.208446    0.190183    3.300646 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.208446    0.000031    3.300677 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.300677   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000574    1.482234 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732234   clock uncertainty
                                  0.000000    1.732234   clock reconvergence pessimism
                                  0.156179    1.888413   library hold time
                                              1.888413   data required time
---------------------------------------------------------------------------------------------
                                              1.888413   data required time
                                             -3.300677   data arrival time
---------------------------------------------------------------------------------------------
                                              1.412264   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000720    1.482380 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012011    0.302027    1.323378    2.805758 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.302027    0.000193    2.805950 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010198    0.378396    0.302073    3.108023 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.378396    0.000087    3.108110 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004079    0.253693    0.218142    3.326252 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.253693    0.000079    3.326331 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.326331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000720    1.482380 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732380   clock uncertainty
                                  0.000000    1.732380   clock reconvergence pessimism
                                  0.145966    1.878346   library hold time
                                              1.878346   data required time
---------------------------------------------------------------------------------------------
                                              1.878346   data required time
                                             -3.326331   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447985   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000986    1.491150 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011209    0.290906    1.317192    2.808342 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.290906    0.000247    2.808590 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005781    0.300832    0.265597    3.074187 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.300832    0.000064    3.074250 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002728    0.306039    0.254234    3.328484 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.306039    0.000026    3.328510 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.328510   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000986    1.491150 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.741150   clock uncertainty
                                  0.000000    1.741150   clock reconvergence pessimism
                                  0.133049    1.874199   library hold time
                                              1.874199   data required time
---------------------------------------------------------------------------------------------
                                              1.874199   data required time
                                             -3.328510   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454312   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001687    1.483347 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004623    0.194689    1.229336    2.712683 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.194689    0.000044    2.712727 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015509    0.515828    0.353040    3.065768 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.515828    0.000110    3.065878 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003026    0.277698    0.245646    3.311524 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.277698    0.000054    3.311578 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.311578   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000618    1.470039 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720039   clock uncertainty
                                  0.000000    1.720039   clock reconvergence pessimism
                                  0.135353    1.855392   library hold time
                                              1.855392   data required time
---------------------------------------------------------------------------------------------
                                              1.855392   data required time
                                             -3.311578   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456185   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000574    1.482234 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010275    0.405036    1.493921    2.976155 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.405036    0.000074    2.976229 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010327    0.392918    0.316907    3.293135 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.392918    0.000168    3.293303 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.293303   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000305    1.471957 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721957   clock uncertainty
                                  0.000000    1.721957   clock reconvergence pessimism
                                  0.101423    1.823380   library hold time
                                              1.823380   data required time
---------------------------------------------------------------------------------------------
                                              1.823380   data required time
                                             -3.293303   data arrival time
---------------------------------------------------------------------------------------------
                                              1.469923   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000448    1.470432 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020720    0.425299    1.417985    2.888417 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.425299    0.000249    2.888666 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005318    0.276113    0.253431    3.142097 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.276113    0.000099    3.142196 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003351    0.272092    0.238573    3.380769 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.272092    0.000062    3.380831 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.380831   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000448    1.470432 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720432   clock uncertainty
                                  0.000000    1.720432   clock reconvergence pessimism
                                  0.137383    1.857815   library hold time
                                              1.857815   data required time
---------------------------------------------------------------------------------------------
                                              1.857815   data required time
                                             -3.380831   data arrival time
---------------------------------------------------------------------------------------------
                                              1.523016   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000706    1.465983 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020063    0.415903    1.409793    2.875776 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.415903    0.000316    2.876093 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005373    0.359119    0.331009    3.207101 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.359119    0.000056    3.207157 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003375    0.219458    0.187204    3.394361 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.219458    0.000064    3.394425 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.394425   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000706    1.465983 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715983   clock uncertainty
                                  0.000000    1.715983   clock reconvergence pessimism
                                  0.149613    1.865597   library hold time
                                              1.865597   data required time
---------------------------------------------------------------------------------------------
                                              1.865597   data required time
                                             -3.394425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.528828   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000342    1.471994 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009697    0.269980    1.294352    2.766346 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.269980    0.000087    2.766433 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005214    0.463889    0.422740    3.189172 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.463889    0.000054    3.189227 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003522    0.223889    0.246408    3.435634 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.223889    0.000066    3.435700 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.435700   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306084    0.001528    1.491692 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.741692   clock uncertainty
                                  0.000000    1.741692   clock reconvergence pessimism
                                  0.156157    1.897849   library hold time
                                              1.897849   data required time
---------------------------------------------------------------------------------------------
                                              1.897849   data required time
                                             -3.435700   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537850   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000353    1.476040 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008666    0.255727    1.283682    2.759722 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.255727    0.000088    2.759811 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.034613    0.530477    0.388428    3.148239 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.530477    0.000429    3.148667 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003679    0.265661    0.279079    3.427747 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.265661    0.000068    3.427814 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.427814   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000353    1.476040 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726040   clock uncertainty
                                  0.000000    1.726040   clock reconvergence pessimism
                                  0.140625    1.866665   library hold time
                                              1.866665   data required time
---------------------------------------------------------------------------------------------
                                              1.866665   data required time
                                             -3.427814   data arrival time
---------------------------------------------------------------------------------------------
                                              1.561149   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001133    1.482350 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016044    0.358086    1.369103    2.851454 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.358086    0.000282    2.851735 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005320    0.471473    0.396522    3.248258 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.471473    0.000055    3.248313 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003749    0.235465    0.207306    3.455619 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.235465    0.000071    3.455690 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.455690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001133    1.482350 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732350   clock uncertainty
                                  0.000000    1.732350   clock reconvergence pessimism
                                  0.151328    1.883678   library hold time
                                              1.883678   data required time
---------------------------------------------------------------------------------------------
                                              1.883678   data required time
                                             -3.455690   data arrival time
---------------------------------------------------------------------------------------------
                                              1.572012   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001720    1.483380 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012215    0.304910    1.325697    2.809078 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.304910    0.000189    2.809266 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004545    0.467957    0.343384    3.152650 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.467957    0.000046    3.152695 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002872    0.306352    0.286128    3.438823 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.306352    0.000028    3.438851 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.438851   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001720    1.483380 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.733380   clock uncertainty
                                  0.000000    1.733380   clock reconvergence pessimism
                                  0.130147    1.863527   library hold time
                                              1.863527   data required time
---------------------------------------------------------------------------------------------
                                              1.863527   data required time
                                             -3.438851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.575324   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000640    1.470450 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026182    0.503718    1.473417    2.943867 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.503718    0.000214    2.944082 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005455    0.329631    0.321036    3.265118 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.329631    0.000056    3.265174 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003182    0.219792    0.184983    3.450156 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.219792    0.000057    3.450213 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.450213   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000640    1.470450 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720450   clock uncertainty
                                  0.000000    1.720450   clock reconvergence pessimism
                                  0.151182    1.871633   library hold time
                                              1.871633   data required time
---------------------------------------------------------------------------------------------
                                              1.871633   data required time
                                             -3.450213   data arrival time
---------------------------------------------------------------------------------------------
                                              1.578581   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000601    1.465878 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011819    0.299365    1.316476    2.782354 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.299365    0.000178    2.782531 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005528    0.290102    0.263527    3.046058 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.290102    0.000106    3.046164 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004124    0.411172    0.345471    3.391634 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.411172    0.000081    3.391716 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.391716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000601    1.465878 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715878   clock uncertainty
                                  0.000000    1.715878   clock reconvergence pessimism
                                  0.094111    1.809989   library hold time
                                              1.809989   data required time
---------------------------------------------------------------------------------------------
                                              1.809989   data required time
                                             -3.391716   data arrival time
---------------------------------------------------------------------------------------------
                                              1.581726   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001115    1.468011 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027879    0.528214    1.489545    2.957556 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.528214    0.000323    2.957879 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006661    0.326397    0.305879    3.263758 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.326397    0.000135    3.263894 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002938    0.219812    0.191737    3.455631 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.219812    0.000029    3.455659 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.455659   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001115    1.468011 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.718011   clock uncertainty
                                  0.000000    1.718011   clock reconvergence pessimism
                                  0.150375    1.868387   library hold time
                                              1.868387   data required time
---------------------------------------------------------------------------------------------
                                              1.868387   data required time
                                             -3.455659   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587273   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001180    1.482397 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018870    0.397796    1.401143    2.883540 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.397796    0.000256    2.883795 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006149    0.322917    0.303571    3.187367 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.322917    0.000126    3.187493 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002934    0.316619    0.260217    3.447710 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.316619    0.000028    3.447737 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.447737   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001180    1.482397 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732397   clock uncertainty
                                  0.000000    1.732397   clock reconvergence pessimism
                                  0.127164    1.859561   library hold time
                                              1.859561   data required time
---------------------------------------------------------------------------------------------
                                              1.859561   data required time
                                             -3.447737   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588176   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000344    1.473036 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023274    0.461881    1.444255    2.917290 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.461881    0.000272    2.917563 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005180    0.328553    0.342010    3.259572 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.328553    0.000051    3.259623 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004267    0.234873    0.200597    3.460220 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.234873    0.000080    3.460301 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.460301   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000344    1.473036 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723036   clock uncertainty
                                  0.000000    1.723036   clock reconvergence pessimism
                                  0.148732    1.871768   library hold time
                                              1.871768   data required time
---------------------------------------------------------------------------------------------
                                              1.871768   data required time
                                             -3.460301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.588533   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001154    1.482371 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014802    0.340836    1.355132    2.837503 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.340836    0.000169    2.837672 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005374    0.293345    0.272694    3.110366 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.293345    0.000100    3.110466 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003064    0.378180    0.328949    3.439416 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.378180    0.000031    3.439446 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.439446   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.001154    1.482371 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732371   clock uncertainty
                                  0.000000    1.732371   clock reconvergence pessimism
                                  0.108671    1.841042   library hold time
                                              1.841042   data required time
---------------------------------------------------------------------------------------------
                                              1.841042   data required time
                                             -3.439446   data arrival time
---------------------------------------------------------------------------------------------
                                              1.598405   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.001011    1.482671 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013692    0.325406    1.342382    2.825053 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.325406    0.000253    2.825307 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004940    0.536433    0.390302    3.215609 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.536433    0.000050    3.215658 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003358    0.282138    0.255246    3.470904 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.282138    0.000035    3.470939 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.470939   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.001011    1.482671 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732671   clock uncertainty
                                  0.000000    1.732671   clock reconvergence pessimism
                                  0.137421    1.870092   library hold time
                                              1.870092   data required time
---------------------------------------------------------------------------------------------
                                              1.870092   data required time
                                             -3.470939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600847   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000515    1.489922 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019744    0.410893    1.413838    2.903760 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.410893    0.000231    2.903991 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006935    0.470763    0.391429    3.295420 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.470763    0.000148    3.295568 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003793    0.246598    0.199529    3.495097 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.246598    0.000068    3.495164 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.495164   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000515    1.489922 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739922   clock uncertainty
                                  0.000000    1.739922   clock reconvergence pessimism
                                  0.150793    1.890715   library hold time
                                              1.890715   data required time
---------------------------------------------------------------------------------------------
                                              1.890715   data required time
                                             -3.495164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.604449   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000649    1.465926 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023635    0.467051    1.445828    2.911754 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.467051    0.000198    2.911952 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006208    0.373828    0.362273    3.274225 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.373828    0.000175    3.274401 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003793    0.231258    0.194917    3.469318 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.231258    0.000073    3.469391 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.469391   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000649    1.465926 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715926   clock uncertainty
                                  0.000000    1.715926   clock reconvergence pessimism
                                  0.147451    1.863376   library hold time
                                              1.863376   data required time
---------------------------------------------------------------------------------------------
                                              1.863376   data required time
                                             -3.469391   data arrival time
---------------------------------------------------------------------------------------------
                                              1.606015   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000627    1.459551 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028064    0.530910    1.489071    2.948622 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.530910    0.000209    2.948831 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005125    0.293643    0.276080    3.224911 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.293643    0.000095    3.225007 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002823    0.266180    0.232696    3.457703 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.266180    0.000028    3.457731 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.457731   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000627    1.459551 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.709551   clock uncertainty
                                  0.000000    1.709551   clock reconvergence pessimism
                                  0.136206    1.845757   library hold time
                                              1.845757   data required time
---------------------------------------------------------------------------------------------
                                              1.845757   data required time
                                             -3.457731   data arrival time
---------------------------------------------------------------------------------------------
                                              1.611973   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000607    1.467356 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022559    0.451642    1.435704    2.903060 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.451642    0.000201    2.903260 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005272    0.315598    0.302518    3.205778 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.315598    0.000058    3.205836 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003207    0.322958    0.265687    3.471523 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.322958    0.000059    3.471582 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.471582   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000607    1.467356 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717356   clock uncertainty
                                  0.000000    1.717356   clock reconvergence pessimism
                                  0.121287    1.838643   library hold time
                                              1.838643   data required time
---------------------------------------------------------------------------------------------
                                              1.838643   data required time
                                             -3.471582   data arrival time
---------------------------------------------------------------------------------------------
                                              1.632939   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000597    1.470581 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025657    0.496101    1.467820    2.938401 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.496101    0.000306    2.938706 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005451    0.430932    0.382994    3.321700 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.430932    0.000058    3.321758 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002954    0.223264    0.183136    3.504893 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.223264    0.000029    3.504922 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.504922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000597    1.470581 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720581   clock uncertainty
                                  0.000000    1.720581   clock reconvergence pessimism
                                  0.150407    1.870988   library hold time
                                              1.870988   data required time
---------------------------------------------------------------------------------------------
                                              1.870988   data required time
                                             -3.504922   data arrival time
---------------------------------------------------------------------------------------------
                                              1.633935   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306084    0.001525    1.491689 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024490    0.479339    1.462297    2.953986 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.479339    0.000200    2.954186 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005168    0.418969    0.371020    3.325206 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.418969    0.000051    3.325256 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004483    0.253797    0.208931    3.534187 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.253797    0.000092    3.534279 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.534279   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306084    0.001525    1.491689 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.741689   clock uncertainty
                                  0.000000    1.741689   clock reconvergence pessimism
                                  0.148743    1.890431   library hold time
                                              1.890431   data required time
---------------------------------------------------------------------------------------------
                                              1.890431   data required time
                                             -3.534279   data arrival time
---------------------------------------------------------------------------------------------
                                              1.643848   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000675    1.472327 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013820    0.327181    1.341024    2.813351 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.327181    0.000205    2.813555 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005198    0.506883    0.396088    3.209643 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.506883    0.000059    3.209702 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003296    0.247358    0.302372    3.512074 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.247358    0.000061    3.512136 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.512136   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000675    1.472327 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722327   clock uncertainty
                                  0.000000    1.722327   clock reconvergence pessimism
                                  0.145149    1.867477   library hold time
                                              1.867477   data required time
---------------------------------------------------------------------------------------------
                                              1.867477   data required time
                                             -3.512136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.644659   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001407    1.483067 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014990    0.343435    1.357045    2.840112 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.343435    0.000332    2.840444 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004962    0.493082    0.367649    3.208093 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.493082    0.000097    3.208190 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003351    0.319808    0.300828    3.509018 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.319808    0.000062    3.509080 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.509080   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001407    1.483067 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.733067   clock uncertainty
                                  0.000000    1.733067   clock reconvergence pessimism
                                  0.126105    1.859172   library hold time
                                              1.859172   data required time
---------------------------------------------------------------------------------------------
                                              1.859172   data required time
                                             -3.509080   data arrival time
---------------------------------------------------------------------------------------------
                                              1.649909   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000289    1.475976 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028814    0.541748    1.500982    2.976958 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.541748    0.000319    2.977277 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005728    0.348069    0.377274    3.354551 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.348069    0.000111    3.354662 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002844    0.207197    0.177876    3.532538 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.207197    0.000028    3.532566 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.532566   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000289    1.475976 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.725976   clock uncertainty
                                  0.000000    1.725976   clock reconvergence pessimism
                                  0.154663    1.880639   library hold time
                                              1.880639   data required time
---------------------------------------------------------------------------------------------
                                              1.880639   data required time
                                             -3.532566   data arrival time
---------------------------------------------------------------------------------------------
                                              1.651927   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000671    1.459594 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025149    0.488735    1.459463    2.919057 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.488735    0.000353    2.919410 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004830    0.306333    0.304365    3.223775 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.306333    0.000090    3.223865 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003069    0.316951    0.262038    3.485902 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.316951    0.000055    3.485957 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.485957   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000671    1.459594 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.709594   clock uncertainty
                                  0.000000    1.709594   clock reconvergence pessimism
                                  0.120955    1.830549   library hold time
                                              1.830549   data required time
---------------------------------------------------------------------------------------------
                                              1.830549   data required time
                                             -3.485957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.655408   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025349    0.491648    1.466049    2.942318 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.491648    0.000354    2.942672 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004681    0.303287    0.302234    3.244905 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.303287    0.000086    3.244991 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003015    0.310629    0.269035    3.514026 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.310629    0.000030    3.514056 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.514056   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726269   clock uncertainty
                                  0.000000    1.726269   clock reconvergence pessimism
                                  0.127117    1.853386   library hold time
                                              1.853386   data required time
---------------------------------------------------------------------------------------------
                                              1.853386   data required time
                                             -3.514056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.660670   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001024    1.490431 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023150    0.460112    1.448591    2.939022 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.460112    0.000162    2.939184 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005097    0.312609    0.301548    3.240733 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.312609    0.000055    3.240788 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004000    0.348944    0.282788    3.523576 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.348944    0.000076    3.523652 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.523652   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001024    1.490431 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740431   clock uncertainty
                                  0.000000    1.740431   clock reconvergence pessimism
                                  0.120048    1.860479   library hold time
                                              1.860479   data required time
---------------------------------------------------------------------------------------------
                                              1.860479   data required time
                                             -3.523652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.663173   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000347    1.467097 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027020    0.515783    1.480761    2.947858 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.515783    0.000165    2.948022 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005717    0.436177    0.395478    3.343500 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.436177    0.000108    3.343608 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003691    0.241484    0.196129    3.539737 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.241484    0.000039    3.539777 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.539777   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000347    1.467097 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717097   clock uncertainty
                                  0.000000    1.717097   clock reconvergence pessimism
                                  0.145763    1.862859   library hold time
                                              1.862859   data required time
---------------------------------------------------------------------------------------------
                                              1.862859   data required time
                                             -3.539777   data arrival time
---------------------------------------------------------------------------------------------
                                              1.676917   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000719    1.472371 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019193    0.402409    1.401861    2.874233 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.402409    0.000288    2.874521 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006805    0.503425    0.481564    3.356085 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.503425    0.000140    3.356225 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002766    0.227285    0.198762    3.554987 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.227285    0.000026    3.555013 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.555013   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000687    1.472339 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722339   clock uncertainty
                                  0.000000    1.722339   clock reconvergence pessimism
                                  0.150007    1.872346   library hold time
                                              1.872346   data required time
---------------------------------------------------------------------------------------------
                                              1.872346   data required time
                                             -3.555013   data arrival time
---------------------------------------------------------------------------------------------
                                              1.682667   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000535    1.470345 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020036    0.415529    1.411245    2.881591 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.415529    0.000250    2.881841 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005540    0.316189    0.297299    3.179140 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.316189    0.000058    3.179198 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003069    0.384729    0.329150    3.508348 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.384729    0.000031    3.508379 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.508379   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000535    1.470345 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720346   clock uncertainty
                                  0.000000    1.720346   clock reconvergence pessimism
                                  0.103685    1.824030   library hold time
                                              1.824030   data required time
---------------------------------------------------------------------------------------------
                                              1.824030   data required time
                                             -3.508379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.684348   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000637    1.470447 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024642    0.481509    1.457762    2.928209 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.481509    0.000179    2.928389 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010380    0.413427    0.358173    3.286562 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.413427    0.000076    3.286638 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003227    0.296999    0.256761    3.543399 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.296999    0.000059    3.543458 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.543458   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000637    1.470447 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720448   clock uncertainty
                                  0.000000    1.720448   clock reconvergence pessimism
                                  0.130039    1.850487   library hold time
                                              1.850487   data required time
---------------------------------------------------------------------------------------------
                                              1.850487   data required time
                                             -3.543458   data arrival time
---------------------------------------------------------------------------------------------
                                              1.692971   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000562    1.476249 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012669    0.311202    1.328990    2.805240 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.311202    0.000179    2.805419 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021234    0.656962    0.477175    3.282594 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.656962    0.000298    3.282891 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003187    0.252320    0.281080    3.563971 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.252320    0.000032    3.564003 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.564003   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000562    1.476249 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726250   clock uncertainty
                                  0.000000    1.726250   clock reconvergence pessimism
                                  0.144633    1.870883   library hold time
                                              1.870883   data required time
---------------------------------------------------------------------------------------------
                                              1.870883   data required time
                                             -3.564003   data arrival time
---------------------------------------------------------------------------------------------
                                              1.693121   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000319    1.467068 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024557    0.480268    1.455842    2.922910 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.480268    0.000326    2.923236 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004649    0.304766    0.298451    3.221688 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.304766    0.000046    3.221734 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004651    0.369550    0.296381    3.518114 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.369550    0.000095    3.518209 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.518209   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000319    1.467068 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717068   clock uncertainty
                                  0.000000    1.717068   clock reconvergence pessimism
                                  0.107291    1.824359   library hold time
                                              1.824359   data required time
---------------------------------------------------------------------------------------------
                                              1.824359   data required time
                                             -3.518209   data arrival time
---------------------------------------------------------------------------------------------
                                              1.693850   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000574    1.482234 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010275    0.405036    1.493921    2.976155 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.405036    0.000074    2.976229 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010327    0.392918    0.316907    3.293135 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.392918    0.000181    3.293316 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003316    0.227151    0.209401    3.502717 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.227151    0.000033    3.502750 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.502750   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000410    1.472063 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722063   clock uncertainty
                                  0.000000    1.722063   clock reconvergence pessimism
                                  0.086232    1.808295   library hold time
                                              1.808295   data required time
---------------------------------------------------------------------------------------------
                                              1.808295   data required time
                                             -3.502750   data arrival time
---------------------------------------------------------------------------------------------
                                              1.694456   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000593    1.470403 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019850    0.412603    1.409214    2.879617 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.412603    0.000125    2.879743 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005883    0.324737    0.302945    3.182687 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.324737    0.000063    3.182750 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003511    0.393739    0.338692    3.521441 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.393739    0.000064    3.521505 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.521505   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000593    1.470403 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720403   clock uncertainty
                                  0.000000    1.720403   clock reconvergence pessimism
                                  0.100978    1.821382   library hold time
                                              1.821382   data required time
---------------------------------------------------------------------------------------------
                                              1.821382   data required time
                                             -3.521505   data arrival time
---------------------------------------------------------------------------------------------
                                              1.700124   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000529    1.490693 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.046142    0.481864    1.555630    3.046323 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.481864    0.000348    3.046671 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005426    0.422440    0.378032    3.424703 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.422440    0.000105    3.424808 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003413    0.230476    0.190688    3.615495 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.230476    0.000063    3.615558 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              3.615558   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000529    1.490693 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.740693   clock uncertainty
                                  0.000000    1.740693   clock reconvergence pessimism
                                  0.168039    1.908732   library hold time
                                              1.908732   data required time
---------------------------------------------------------------------------------------------
                                              1.908732   data required time
                                             -3.615558   data arrival time
---------------------------------------------------------------------------------------------
                                              1.706826   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001065    1.471559 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020379    0.420422    1.414890    2.886449 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.420422    0.000244    2.886693 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005988    0.328870    0.307234    3.193927 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.328870    0.000065    3.193992 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003505    0.393998    0.338770    3.532763 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.393998    0.000066    3.532829 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.532829   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001065    1.471559 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721559   clock uncertainty
                                  0.000000    1.721559   clock reconvergence pessimism
                                  0.101086    1.822645   library hold time
                                              1.822645   data required time
---------------------------------------------------------------------------------------------
                                              1.822645   data required time
                                             -3.532829   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710184   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001352    1.468248 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028015    0.530134    1.490756    2.959004 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.530134    0.000432    2.959436 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005639    0.338972    0.332363    3.291799 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.338972    0.000061    3.291860 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003370    0.331849    0.270889    3.562750 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.331849    0.000063    3.562813 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.562813   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001352    1.468248 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.718248   clock uncertainty
                                  0.000000    1.718248   clock reconvergence pessimism
                                  0.118767    1.837015   library hold time
                                              1.837015   data required time
---------------------------------------------------------------------------------------------
                                              1.837015   data required time
                                             -3.562813   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725798   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001292    1.482951 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017967    0.385004    1.390863    2.873814 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.385004    0.000139    2.873953 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004943    0.497911    0.477783    3.351736 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.497911    0.000049    3.351785 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003591    0.283694    0.253297    3.605083 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.283694    0.000069    3.605152 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.605152   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001292    1.482951 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732951   clock uncertainty
                                  0.000000    1.732951   clock reconvergence pessimism
                                  0.136954    1.869905   library hold time
                                              1.869905   data required time
---------------------------------------------------------------------------------------------
                                              1.869905   data required time
                                             -3.605152   data arrival time
---------------------------------------------------------------------------------------------
                                              1.735247   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000576    1.459499 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024455    0.478812    1.452578    2.912078 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.478812    0.000304    2.912381 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004985    0.308256    0.304618    3.217000 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.308256    0.000092    3.217092 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003093    0.384688    0.328592    3.545683 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.384688    0.000031    3.545714 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.545714   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000576    1.459499 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.709499   clock uncertainty
                                  0.000000    1.709499   clock reconvergence pessimism
                                  0.100606    1.810105   library hold time
                                              1.810105   data required time
---------------------------------------------------------------------------------------------
                                              1.810105   data required time
                                             -3.545714   data arrival time
---------------------------------------------------------------------------------------------
                                              1.735609   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000419    1.470230 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018758    0.396224    1.396817    2.867047 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.396224    0.000110    2.867157 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005655    0.457769    0.492116    3.359273 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.457769    0.000059    3.359333 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004247    0.265863    0.245720    3.605053 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.265863    0.000083    3.605136 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.605136   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000419    1.470230 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720230   clock uncertainty
                                  0.000000    1.720230   clock reconvergence pessimism
                                  0.139392    1.859622   library hold time
                                              1.859622   data required time
---------------------------------------------------------------------------------------------
                                              1.859622   data required time
                                             -3.605136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.745514   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000714    1.467609 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028914    0.543219    1.499945    2.967555 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.543219    0.000353    2.967908 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005989    0.343352    0.343204    3.311112 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.343352    0.000121    3.311233 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003732    0.344460    0.279176    3.590409 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.344460    0.000071    3.590480 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.590480   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000714    1.467609 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717609   clock uncertainty
                                  0.000000    1.717609   clock reconvergence pessimism
                                  0.114979    1.832588   library hold time
                                              1.832588   data required time
---------------------------------------------------------------------------------------------
                                              1.832588   data required time
                                             -3.590480   data arrival time
---------------------------------------------------------------------------------------------
                                              1.757892   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001760    1.483420 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021821    0.441100    1.432388    2.915808 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.441100    0.000142    2.915951 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004501    0.449294    0.394556    3.310507 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.449294    0.000044    3.310550 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002784    0.343293    0.301196    3.611746 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.343293    0.000027    3.611773 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.611773   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292945    0.001760    1.483420 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.733420   clock uncertainty
                                  0.000000    1.733420   clock reconvergence pessimism
                                  0.119050    1.852470   library hold time
                                              1.852470   data required time
---------------------------------------------------------------------------------------------
                                              1.852470   data required time
                                             -3.611773   data arrival time
---------------------------------------------------------------------------------------------
                                              1.759302   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000452    1.470262 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024577    0.480548    1.457040    2.927303 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.480548    0.000422    2.927724 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005886    0.330328    0.322813    3.250538 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.330328    0.000117    3.250654 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003153    0.389258    0.332526    3.583180 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.389258    0.000032    3.583212 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.583212   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517379    0.003371    0.905984 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050850    0.279291    0.563827    1.469811 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.279291    0.000452    1.470262 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720262   clock uncertainty
                                  0.000000    1.720262   clock reconvergence pessimism
                                  0.102324    1.822587   library hold time
                                              1.822587   data required time
---------------------------------------------------------------------------------------------
                                              1.822587   data required time
                                             -3.583212   data arrival time
---------------------------------------------------------------------------------------------
                                              1.760626   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000618    1.470039 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010666    0.283403    1.304628    2.774667 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.283403    0.000096    2.774762 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005548    0.621412    0.485979    3.260742 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.621412    0.000104    3.260846 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002814    0.393658    0.336680    3.597527 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.393658    0.000027    3.597554 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.597554   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000584    1.470005 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720005   clock uncertainty
                                  0.000000    1.720005   clock reconvergence pessimism
                                  0.100518    1.820523   library hold time
                                              1.820523   data required time
---------------------------------------------------------------------------------------------
                                              1.820523   data required time
                                             -3.597554   data arrival time
---------------------------------------------------------------------------------------------
                                              1.777030   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000840    1.472641 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027174    0.518019    1.483541    2.956182 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.518019    0.000208    2.956390 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005166    0.439511    0.457245    3.413635 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.439511    0.000096    3.413731 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002838    0.266908    0.235347    3.649079 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.266908    0.000028    3.649107 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.649107   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000840    1.472641 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722641   clock uncertainty
                                  0.000000    1.722641   clock reconvergence pessimism
                                  0.139263    1.861905   library hold time
                                              1.861905   data required time
---------------------------------------------------------------------------------------------
                                              1.861905   data required time
                                             -3.649107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.787202   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000718    1.490125 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028402    0.535768    1.501482    2.991607 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.535768    0.000386    2.991993 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005023    0.324533    0.321513    3.313506 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.324533    0.000049    3.313555 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002941    0.381140    0.327787    3.641342 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.381140    0.000028    3.641371 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.641371   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000718    1.490125 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740125   clock uncertainty
                                  0.000000    1.740125   clock reconvergence pessimism
                                  0.110377    1.850502   library hold time
                                              1.850502   data required time
---------------------------------------------------------------------------------------------
                                              1.850502   data required time
                                             -3.641371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.790869   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000576    1.470560 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027567    0.523670    1.487037    2.957596 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.523670    0.000341    2.957937 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004966    0.320874    0.316936    3.274873 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.320874    0.000046    3.274918 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003528    0.393808    0.338819    3.613738 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.393808    0.000064    3.613801 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.613801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000576    1.470560 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720560   clock uncertainty
                                  0.000000    1.720560   clock reconvergence pessimism
                                  0.100819    1.821379   library hold time
                                              1.821379   data required time
---------------------------------------------------------------------------------------------
                                              1.821379   data required time
                                             -3.613801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.792423   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000337    1.467087 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028623    0.538996    1.496897    2.963984 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.538996    0.000416    2.964400 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006006    0.343042    0.342315    3.306715 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.343042    0.000119    3.306833 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002768    0.377201    0.326835    3.633669 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.377201    0.000026    3.633695 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.633695   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000337    1.467087 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717087   clock uncertainty
                                  0.000000    1.717087   clock reconvergence pessimism
                                  0.104993    1.822079   library hold time
                                              1.822079   data required time
---------------------------------------------------------------------------------------------
                                              1.822079   data required time
                                             -3.633695   data arrival time
---------------------------------------------------------------------------------------------
                                              1.811615   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000744    1.473436 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036044    0.647465    1.573335    3.046771 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.647465    0.000377    3.047148 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006568    0.486508    0.452371    3.499519 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.486508    0.000133    3.499652 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003637    0.245664    0.197517    3.697169 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.245664    0.000069    3.697238 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.697238   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000744    1.473436 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723436   clock uncertainty
                                  0.000000    1.723436   clock reconvergence pessimism
                                  0.145774    1.869210   library hold time
                                              1.869210   data required time
---------------------------------------------------------------------------------------------
                                              1.869210   data required time
                                             -3.697238   data arrival time
---------------------------------------------------------------------------------------------
                                              1.828028   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000642    1.472443 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031484    0.580639    1.526913    2.999357 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.580639    0.000357    2.999714 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003278    0.199084    0.711546    3.711259 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.199084    0.000061    3.711320 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.711320   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000642    1.472443 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722443   clock uncertainty
                                  0.000000    1.722443   clock reconvergence pessimism
                                  0.155162    1.877606   library hold time
                                              1.877606   data required time
---------------------------------------------------------------------------------------------
                                              1.877606   data required time
                                             -3.711320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.833715   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000311    1.469732 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031007    0.573686    1.521426    2.991158 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.573686    0.000176    2.991333 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003797    0.202892    0.716611    3.707944 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.202892    0.000070    3.708014 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.708014   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000311    1.469732 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.719732   clock uncertainty
                                  0.000000    1.719732   clock reconvergence pessimism
                                  0.153796    1.873528   library hold time
                                              1.873528   data required time
---------------------------------------------------------------------------------------------
                                              1.873528   data required time
                                             -3.708014   data arrival time
---------------------------------------------------------------------------------------------
                                              1.834486   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000305    1.472106 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029275    0.548467    1.504669    2.976775 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.548467    0.000333    2.977107 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006040    0.345436    0.345795    3.322902 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.345436    0.000121    3.323023 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003997    0.415900    0.350477    3.673500 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.415900    0.000080    3.673580 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.673580   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000305    1.472106 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722106   clock uncertainty
                                  0.000000    1.722106   clock reconvergence pessimism
                                  0.094505    1.816611   library hold time
                                              1.816611   data required time
---------------------------------------------------------------------------------------------
                                              1.816611   data required time
                                             -3.673580   data arrival time
---------------------------------------------------------------------------------------------
                                              1.856969   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000760    1.482419 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.024799    0.483691    1.462235    2.944654 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.483691    0.000475    2.945129 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021333    0.664680    0.532039    3.477168 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.664680    0.000322    3.477490 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004926    0.256090    0.262186    3.739677 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.256090    0.000097    3.739774 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.739774   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000760    1.482419 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732419   clock uncertainty
                                  0.000000    1.732419   clock reconvergence pessimism
                                  0.145246    1.877665   library hold time
                                              1.877665   data required time
---------------------------------------------------------------------------------------------
                                              1.877665   data required time
                                             -3.739774   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862109   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000836    1.470257 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018389    0.390987    1.392101    2.862358 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.390987    0.000167    2.862525 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024564    0.833088    0.616141    3.478666 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.833088    0.000318    3.478984 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003146    0.321684    0.226039    3.705023 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.321684    0.000032    3.705055 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.705055   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000779    1.470200 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720200   clock uncertainty
                                  0.000000    1.720200   clock reconvergence pessimism
                                  0.122140    1.842340   library hold time
                                              1.842340   data required time
---------------------------------------------------------------------------------------------
                                              1.842340   data required time
                                             -3.705055   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862715   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000362    1.476049 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030713    0.569373    1.520064    2.996113 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.569373    0.000567    2.996680 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005153    0.328679    0.333131    3.329811 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.328679    0.000095    3.329906 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004296    0.421611    0.353889    3.683795 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.421611    0.000083    3.683878 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.683878   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000362    1.476049 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726049   clock uncertainty
                                  0.000000    1.726049   clock reconvergence pessimism
                                  0.093778    1.819827   library hold time
                                              1.819827   data required time
---------------------------------------------------------------------------------------------
                                              1.819827   data required time
                                             -3.683878   data arrival time
---------------------------------------------------------------------------------------------
                                              1.864051   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000421    1.472074 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006230    0.218110    1.248794    2.720868 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.218110    0.000123    2.720991 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028611    0.861884    0.574884    3.295875 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.861884    0.000343    3.296218 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009122    0.321002    0.417030    3.713248 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.321002    0.000122    3.713370 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.713370   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000421    1.472074 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722074   clock uncertainty
                                  0.000000    1.722074   clock reconvergence pessimism
                                  0.123027    1.845101   library hold time
                                              1.845101   data required time
---------------------------------------------------------------------------------------------
                                              1.845101   data required time
                                             -3.713370   data arrival time
---------------------------------------------------------------------------------------------
                                              1.868269   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000791    1.472592 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014286    0.333664    1.346280    2.818872 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.333664    0.000229    2.819101 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012208    0.707433    0.708986    3.528087 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.707433    0.000188    3.528275 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004338    0.291997    0.226257    3.754532 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.291997    0.000088    3.754620 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.754620   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000791    1.472592 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722592   clock uncertainty
                                  0.000000    1.722592   clock reconvergence pessimism
                                  0.131726    1.854318   library hold time
                                              1.854318   data required time
---------------------------------------------------------------------------------------------
                                              1.854318   data required time
                                             -3.754620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900302   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000952    1.482169 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034939    0.631188    1.564599    3.046768 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.631188    0.000237    3.047005 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005524    0.349466    0.354917    3.401922 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.349466    0.000103    3.402025 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003221    0.393735    0.336249    3.738274 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.393735    0.000032    3.738306 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.738306   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000952    1.482169 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732169   clock uncertainty
                                  0.000000    1.732169   clock reconvergence pessimism
                                  0.103998    1.836167   library hold time
                                              1.836167   data required time
---------------------------------------------------------------------------------------------
                                              1.836167   data required time
                                             -3.738306   data arrival time
---------------------------------------------------------------------------------------------
                                              1.902139   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000472    1.476159 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030511    0.566415    1.518007    2.994166 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.566415    0.000515    2.994681 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006993    0.371199    0.370267    3.364948 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.371199    0.000147    3.365095 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004202    0.425259    0.357841    3.722936 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.425259    0.000084    3.723020 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.723020   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000472    1.476159 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726159   clock uncertainty
                                  0.000000    1.726159   clock reconvergence pessimism
                                  0.092682    1.818841   library hold time
                                              1.818841   data required time
---------------------------------------------------------------------------------------------
                                              1.818841   data required time
                                             -3.723020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.904179   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000609    1.465886 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020835    0.426980    1.417659    2.883545 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.426980    0.000153    2.883698 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012514    0.943838    0.647463    3.531162 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.943838    0.000215    3.531377 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002885    0.291307    0.221806    3.753183 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.291307    0.000028    3.753211 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.753211   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000609    1.465886 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715886   clock uncertainty
                                  0.000000    1.715886   clock reconvergence pessimism
                                  0.130119    1.846005   library hold time
                                              1.846005   data required time
---------------------------------------------------------------------------------------------
                                              1.846005   data required time
                                             -3.753211   data arrival time
---------------------------------------------------------------------------------------------
                                              1.907206   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000719    1.472371 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019193    0.402409    1.401861    2.874233 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.402409    0.000325    2.874557 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011029    0.681750    0.539618    3.414176 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.681750    0.000183    3.414358 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004050    0.366273    0.340110    3.754468 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.366273    0.000078    3.754546 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.754546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000719    1.472371 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722371   clock uncertainty
                                  0.000000    1.722371   clock reconvergence pessimism
                                  0.109427    1.831799   library hold time
                                              1.831799   data required time
---------------------------------------------------------------------------------------------
                                              1.831799   data required time
                                             -3.754546   data arrival time
---------------------------------------------------------------------------------------------
                                              1.922747   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000342    1.471994 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009697    0.389764    1.482003    2.953997 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.389764    0.000074    2.954072 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021854    0.677191    0.682332    3.636404 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.677191    0.000285    3.636689 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002874    0.215090    0.216004    3.852693 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.215090    0.000028    3.852721 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.852721   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000342    1.471994 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721994   clock uncertainty
                                  0.000000    1.721994   clock reconvergence pessimism
                                  0.152242    1.874236   library hold time
                                              1.874236   data required time
---------------------------------------------------------------------------------------------
                                              1.874236   data required time
                                             -3.852721   data arrival time
---------------------------------------------------------------------------------------------
                                              1.978485   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000906    1.482123 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.040172    0.708590    1.616677    3.098801 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.708590    0.000465    3.099266 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005775    0.370692    0.378105    3.477371 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.370692    0.000113    3.477484 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003598    0.407132    0.346188    3.823672 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.407132    0.000066    3.823737 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.823737   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000906    1.482123 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732123   clock uncertainty
                                  0.000000    1.732123   clock reconvergence pessimism
                                  0.099973    1.832097   library hold time
                                              1.832097   data required time
---------------------------------------------------------------------------------------------
                                              1.832097   data required time
                                             -3.823737   data arrival time
---------------------------------------------------------------------------------------------
                                              1.991641   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000719    1.472371 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019193    0.402409    1.401861    2.874233 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.402409    0.000263    2.874496 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007115    1.014888    0.731746    3.606242 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      1.014888    0.000092    3.606334 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002939    0.300173    0.282460    3.888794 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.300173    0.000029    3.888823 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.888823   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000588    1.472240 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722240   clock uncertainty
                                  0.000000    1.722240   clock reconvergence pessimism
                                  0.129284    1.851524   library hold time
                                              1.851524   data required time
---------------------------------------------------------------------------------------------
                                              1.851524   data required time
                                             -3.888823   data arrival time
---------------------------------------------------------------------------------------------
                                              2.037299   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000337    1.473029 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021167    0.431698    1.422946    2.895975 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.431698    0.000446    2.896421 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017117    1.193299    0.786893    3.683314 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      1.193299    0.000180    3.683493 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003426    0.240869    0.237031    3.920524 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.240869    0.000063    3.920587 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.920587   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000337    1.473029 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723029   clock uncertainty
                                  0.000000    1.723029   clock reconvergence pessimism
                                  0.147215    1.870244   library hold time
                                              1.870244   data required time
---------------------------------------------------------------------------------------------
                                              1.870244   data required time
                                             -3.920587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.050343   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000752    1.481969 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042434    0.743102    1.638323    3.120292 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.743102    0.000314    3.120606 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006905    0.404933    0.411131    3.531737 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.404933    0.000143    3.531880 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004222    0.430704    0.362756    3.894635 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.430704    0.000082    3.894717 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.894717   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000752    1.481969 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.731969   clock uncertainty
                                  0.000000    1.731969   clock reconvergence pessimism
                                  0.092892    1.824861   library hold time
                                              1.824861   data required time
---------------------------------------------------------------------------------------------
                                              1.824861   data required time
                                             -3.894717   data arrival time
---------------------------------------------------------------------------------------------
                                              2.069856   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011996    0.301815    1.321384    2.797654 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.301815    0.000195    2.797849 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.021986    1.457037    0.899210    3.697059 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      1.457037    0.000286    3.697345 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003948    0.297445    0.248756    3.946101 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.297445    0.000043    3.946144 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.946144   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726269   clock uncertainty
                                  0.000000    1.726269   clock reconvergence pessimism
                                  0.131077    1.857347   library hold time
                                              1.857347   data required time
---------------------------------------------------------------------------------------------
                                              1.857347   data required time
                                             -3.946144   data arrival time
---------------------------------------------------------------------------------------------
                                              2.088798   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001294    1.471788 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021961    0.443042    1.430783    2.902571 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.443042    0.000355    2.902925 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016886    1.180728    0.783011    3.685937 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      1.180728    0.000120    3.686057 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004524    0.289127    0.269053    3.955110 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.289127    0.000088    3.955198 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.955198   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001294    1.471788 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721788   clock uncertainty
                                  0.000000    1.721788   clock reconvergence pessimism
                                  0.132590    1.854378   library hold time
                                              1.854378   data required time
---------------------------------------------------------------------------------------------
                                              1.854378   data required time
                                             -3.955198   data arrival time
---------------------------------------------------------------------------------------------
                                              2.100820   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000445    1.467194 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021479    0.436197    1.424860    2.892054 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.436197    0.000164    2.892217 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016666    1.168856    0.774584    3.666801 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      1.168856    0.000183    3.666984 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004968    0.302829    0.280831    3.947815 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.302829    0.000104    3.947919 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.947919   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000445    1.467194 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717194   clock uncertainty
                                  0.000000    1.717194   clock reconvergence pessimism
                                  0.127334    1.844528   library hold time
                                              1.844528   data required time
---------------------------------------------------------------------------------------------
                                              1.844528   data required time
                                             -3.947919   data arrival time
---------------------------------------------------------------------------------------------
                                              2.103391   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000741    1.467637 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004700    0.195811    1.226494    2.694131 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.195811    0.000051    2.694182 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015805    0.487871    0.550817    3.244999 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.487871    0.000265    3.245264 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006697    0.351084    0.340946    3.586210 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.351084    0.000139    3.586349 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003546    0.405261    0.342656    3.929005 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.405261    0.000037    3.929042 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.929042   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000741    1.467637 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717637   clock uncertainty
                                  0.000000    1.717637   clock reconvergence pessimism
                                  0.096714    1.814351   library hold time
                                              1.814351   data required time
---------------------------------------------------------------------------------------------
                                              1.814351   data required time
                                             -3.929042   data arrival time
---------------------------------------------------------------------------------------------
                                              2.114691   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000952    1.482169 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034939    0.631188    1.564599    3.046768 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.631188    0.000590    3.047359 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011546    0.890975    0.740364    3.787722 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.890975    0.000097    3.787819 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004334    0.239210    0.226263    4.014081 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.239210    0.000087    4.014169 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.014169   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000876    1.482093 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732093   clock uncertainty
                                  0.000000    1.732093   clock reconvergence pessimism
                                  0.150417    1.882511   library hold time
                                              1.882511   data required time
---------------------------------------------------------------------------------------------
                                              1.882511   data required time
                                             -4.014169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.131658   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000638    1.476325 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014399    0.335242    1.348640    2.824965 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.335242    0.000172    2.825137 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008863    0.394667    0.333164    3.158301 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.394667    0.000084    3.158385 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.030952    0.443250    0.372849    3.531234 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.443251    0.000525    3.531759 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002853    0.374614    0.414513    3.946272 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.374614    0.000027    3.946299 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.946299   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000606    1.476293 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726293   clock uncertainty
                                  0.000000    1.726293   clock reconvergence pessimism
                                  0.079215    1.805508   library hold time
                                              1.805508   data required time
---------------------------------------------------------------------------------------------
                                              1.805508   data required time
                                             -3.946299   data arrival time
---------------------------------------------------------------------------------------------
                                              2.140791   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000440    1.472092 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.038590    1.134313    1.930157    3.402249 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      1.134313    0.000627    3.402876 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008217    0.355313    0.393749    3.796625 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.355313    0.000252    3.796877 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002879    0.208561    0.193415    3.990292 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.208561    0.000028    3.990320 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.990320   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517386    0.004465    0.907078 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051161    0.280217    0.564575    1.471653 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.280217    0.000440    1.472092 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722092   clock uncertainty
                                  0.000000    1.722092   clock reconvergence pessimism
                                  0.088291    1.810384   library hold time
                                              1.810384   data required time
---------------------------------------------------------------------------------------------
                                              1.810384   data required time
                                             -3.990320   data arrival time
---------------------------------------------------------------------------------------------
                                              2.179936   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000583    1.473275 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022323    0.448233    1.434583    2.907858 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.448233    0.000398    2.908256 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022793    1.500625    0.961929    3.870185 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      1.500625    0.000388    3.870573 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002837    0.287735    0.166966    4.037540 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.287735    0.000027    4.037567 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.037567   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000583    1.473275 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723275   clock uncertainty
                                  0.000000    1.723275   clock reconvergence pessimism
                                  0.133136    1.856411   library hold time
                                              1.856411   data required time
---------------------------------------------------------------------------------------------
                                              1.856411   data required time
                                             -4.037567   data arrival time
---------------------------------------------------------------------------------------------
                                              2.181156   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011996    0.301815    1.321384    2.797654 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.301815    0.000145    2.797799 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008542    0.258009    0.528490    3.326288 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.258009    0.000162    3.326450 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021308    0.668178    0.502220    3.828670 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.668178    0.000160    3.828830 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003981    0.286919    0.219000    4.047830 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.286919    0.000074    4.047904 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.047904   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000638    1.476325 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.726325   clock uncertainty
                                  0.000000    1.726325   clock reconvergence pessimism
                                  0.134239    1.860565   library hold time
                                              1.860565   data required time
---------------------------------------------------------------------------------------------
                                              1.860565   data required time
                                             -4.047904   data arrival time
---------------------------------------------------------------------------------------------
                                              2.187339   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000361    1.467111 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014234    0.495455    1.551659    3.018770 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.495455    0.000120    3.018889 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021607    0.722858    0.531472    3.550361 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.722858    0.000176    3.550537 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002962    0.389807    0.434476    3.985013 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.389807    0.000029    3.985043 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.985043   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000361    1.467111 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717111   clock uncertainty
                                  0.000000    1.717111   clock reconvergence pessimism
                                  0.076676    1.793786   library hold time
                                              1.793786   data required time
---------------------------------------------------------------------------------------------
                                              1.793786   data required time
                                             -3.985043   data arrival time
---------------------------------------------------------------------------------------------
                                              2.191256   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000791    1.472592 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014286    0.496739    1.553626    3.026218 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.496739    0.000224    3.026442 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011267    0.443348    0.348126    3.374568 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.443348    0.000087    3.374655 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013739    0.529727    0.449723    3.824378 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.529727    0.000266    3.824644 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005064    0.288395    0.237678    4.062322 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.288395    0.000097    4.062419 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.062419   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000923    1.472725 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722725   clock uncertainty
                                  0.000000    1.722725   clock reconvergence pessimism
                                  0.132808    1.855533   library hold time
                                              1.855533   data required time
---------------------------------------------------------------------------------------------
                                              1.855533   data required time
                                             -4.062419   data arrival time
---------------------------------------------------------------------------------------------
                                              2.206886   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000615    1.470599 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014297    0.497032    1.553480    3.024079 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.497032    0.000193    3.024272 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005556    0.325907    0.267644    3.291916 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.325907    0.000057    3.291973 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026173    0.823448    0.570989    3.862962 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.823448    0.000223    3.863186 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003597    0.234730    0.237043    4.100229 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.234730    0.000065    4.100294 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.100294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000615    1.470599 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720599   clock uncertainty
                                  0.000000    1.720599   clock reconvergence pessimism
                                  0.148306    1.868905   library hold time
                                              1.868905   data required time
---------------------------------------------------------------------------------------------
                                              1.868905   data required time
                                             -4.100294   data arrival time
---------------------------------------------------------------------------------------------
                                              2.231389   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000521    1.490685 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010339    0.278864    1.307354    2.798040 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.278864    0.000154    2.798194 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027744    0.532997    0.728986    3.527180 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.532997    0.000301    3.527481 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006508    0.466025    0.419093    3.946574 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.466025    0.000131    3.946705 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002852    0.226573    0.182803    4.129508 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.226573    0.000028    4.129536 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.129536   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000521    1.490685 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740685   clock uncertainty
                                  0.000000    1.740685   clock reconvergence pessimism
                                  0.155664    1.896350   library hold time
                                              1.896350   data required time
---------------------------------------------------------------------------------------------
                                              1.896350   data required time
                                             -4.129536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233186   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001030    1.471525 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013601    0.324146    1.338521    2.810046 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.324146    0.000195    2.810241 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022716    0.661236    0.695513    3.505755 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.661236    0.000266    3.506021 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005090    0.443630    0.419670    3.925691 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.443630    0.000050    3.925740 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002880    0.223595    0.182384    4.108124 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.223595    0.000028    4.108152 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.108152   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001030    1.471525 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721525   clock uncertainty
                                  0.000000    1.721525   clock reconvergence pessimism
                                  0.150671    1.872196   library hold time
                                              1.872196   data required time
---------------------------------------------------------------------------------------------
                                              1.872196   data required time
                                             -4.108152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.235956   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000704    1.465981 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011831    0.299519    1.316587    2.782568 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.299519    0.000170    2.782737 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030032    0.566361    0.759127    3.541865 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.566361    0.000255    3.542120 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005514    0.434966    0.405608    3.947728 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.434966    0.000105    3.947833 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003035    0.225826    0.184705    4.132537 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.225826    0.000030    4.132568 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.132568   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000704    1.465981 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715981   clock uncertainty
                                  0.000000    1.715981   clock reconvergence pessimism
                                  0.148446    1.864427   library hold time
                                              1.864427   data required time
---------------------------------------------------------------------------------------------
                                              1.864427   data required time
                                             -4.132568   data arrival time
---------------------------------------------------------------------------------------------
                                              2.268140   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001332    1.490739 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013377    0.486814    1.545249    3.035988 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.486814    0.000118    3.036106 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014048    0.519430    0.409601    3.445707 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.519430    0.000139    3.445846 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005195    0.556426    0.456505    3.902351 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.556426    0.000103    3.902454 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002749    0.283608    0.246675    4.149129 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.283608    0.000026    4.149155 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.149155   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001332    1.490739 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740739   clock uncertainty
                                  0.000000    1.740739   clock reconvergence pessimism
                                  0.139676    1.880415   library hold time
                                              1.880415   data required time
---------------------------------------------------------------------------------------------
                                              1.880415   data required time
                                             -4.149155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.268740   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000771    1.459695 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019709    0.410328    1.404217    2.863912 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.410328    0.000324    2.864237 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008264    0.716185    0.515416    3.379653 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.716185    0.000084    3.379737 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004919    0.356449    0.272605    3.652341 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.356449    0.000049    3.652390 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005520    0.517843    0.411036    4.063426 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.517843    0.000120    4.063546 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.063546   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000771    1.459695 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.709695   clock uncertainty
                                  0.000000    1.709695   clock reconvergence pessimism
                                  0.068723    1.778418   library hold time
                                              1.778418   data required time
---------------------------------------------------------------------------------------------
                                              1.778418   data required time
                                             -4.063546   data arrival time
---------------------------------------------------------------------------------------------
                                              2.285128   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000660    1.467409 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020824    0.426762    1.418095    2.885505 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.426762    0.000512    2.886017 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023442    1.535750    0.975854    3.861871 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      1.535750    0.000274    3.862145 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004450    0.319750    0.263927    4.126072 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.319750    0.000084    4.126156 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.126156   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000660    1.467409 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717409   clock uncertainty
                                  0.000000    1.717409   clock reconvergence pessimism
                                  0.122251    1.839661   library hold time
                                              1.839661   data required time
---------------------------------------------------------------------------------------------
                                              1.839661   data required time
                                             -4.126156   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286495   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000315    1.473007 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015547    0.528744    1.573502    3.046509 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.528744    0.000137    3.046646 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011064    0.454161    0.373086    3.419732 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.454161    0.000157    3.419889 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017519    0.584978    0.463413    3.883302 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.584978    0.000193    3.883495 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004852    0.315016    0.257180    4.140675 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.315016    0.000099    4.140774 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.140774   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000315    1.473007 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723007   clock uncertainty
                                  0.000000    1.723007   clock reconvergence pessimism
                                  0.124941    1.847948   library hold time
                                              1.847948   data required time
---------------------------------------------------------------------------------------------
                                              1.847948   data required time
                                             -4.140774   data arrival time
---------------------------------------------------------------------------------------------
                                              2.292826   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000854    1.470275 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010999    0.288004    1.308389    2.778664 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.288004    0.000085    2.778749 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021833    0.638556    0.672231    3.450981 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.638556    0.000341    3.451322 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003374    0.197833    0.724779    4.176101 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.197833    0.000061    4.176162 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.176162   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000854    1.470275 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720275   clock uncertainty
                                  0.000000    1.720275   clock reconvergence pessimism
                                  0.154723    1.874998   library hold time
                                              1.874998   data required time
---------------------------------------------------------------------------------------------
                                              1.874998   data required time
                                             -4.176162   data arrival time
---------------------------------------------------------------------------------------------
                                              2.301164   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000494    1.467390 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027317    0.520056    1.483847    2.951237 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.520056    0.000478    2.951715 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007956    0.582809    0.527369    3.479084 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.582809    0.000076    3.479160 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006292    0.355845    0.292852    3.772012 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.355845    0.000129    3.772141 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003010    0.397784    0.333290    4.105431 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.397784    0.000029    4.105460 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.105460   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000596    1.467492 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717492   clock uncertainty
                                  0.000000    1.717492   clock reconvergence pessimism
                                  0.076414    1.793906   library hold time
                                              1.793906   data required time
---------------------------------------------------------------------------------------------
                                              1.793906   data required time
                                             -4.105460   data arrival time
---------------------------------------------------------------------------------------------
                                              2.311554   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000604    1.490011 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012663    0.311125    1.333594    2.823605 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.311125    0.000144    2.823749 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024947    0.492677    0.711502    3.535251 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.492677    0.000212    3.535463 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005100    0.313512    0.310800    3.846263 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.313512    0.000094    3.846357 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002957    0.380452    0.326700    4.173057 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.380452    0.000029    4.173086 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.173086   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000604    1.490011 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740011   clock uncertainty
                                  0.000000    1.740011   clock reconvergence pessimism
                                  0.110583    1.850594   library hold time
                                              1.850594   data required time
---------------------------------------------------------------------------------------------
                                              1.850594   data required time
                                             -4.173086   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322492   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000332    1.470315 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011550    0.295628    1.314955    2.785270 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.295628    0.000149    2.785420 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027702    0.532434    0.734166    3.519585 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.532434    0.000164    3.519749 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005299    0.325336    0.326110    3.845859 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.325336    0.000101    3.845960 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002794    0.376056    0.325117    4.171077 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.376056    0.000027    4.171103 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.171103   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000332    1.470315 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720315   clock uncertainty
                                  0.000000    1.720315   clock reconvergence pessimism
                                  0.106152    1.826467   library hold time
                                              1.826467   data required time
---------------------------------------------------------------------------------------------
                                              1.826467   data required time
                                             -4.171103   data arrival time
---------------------------------------------------------------------------------------------
                                              2.344636   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000587    1.489994 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018466    0.392062    1.399309    2.889303 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.392062    0.000246    2.889549 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014162    0.982961    0.656290    3.545839 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.982961    0.000227    3.546066 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003938    0.297165    0.258751    3.804816 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.297165    0.000042    3.804858 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004089    0.189431    0.464809    4.269667 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.189431    0.000074    4.269741 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.269741   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000878    1.482095 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732095   clock uncertainty
                                  0.000000    1.732095   clock reconvergence pessimism
                                  0.159766    1.891860   library hold time
                                              1.891860   data required time
---------------------------------------------------------------------------------------------
                                              1.891860   data required time
                                             -4.269741   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377880   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000866    1.472667 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010886    0.286438    1.307779    2.780447 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.286438    0.000143    2.780590 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029928    0.564749    0.753459    3.534049 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.564749    0.000381    3.534430 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006112    0.356885    0.351832    3.886262 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.356885    0.000071    3.886333 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002886    0.372982    0.330804    4.217137 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.372982    0.000028    4.217165 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.217165   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000866    1.472667 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722667   clock uncertainty
                                  0.000000    1.722667   clock reconvergence pessimism
                                  0.107398    1.830066   library hold time
                                              1.830066   data required time
---------------------------------------------------------------------------------------------
                                              1.830066   data required time
                                             -4.217165   data arrival time
---------------------------------------------------------------------------------------------
                                              2.387100   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001227    1.471722 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011634    0.296793    1.316258    2.787979 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.296793    0.000106    2.788086 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028029    0.537156    0.737784    3.525869 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.537156    0.000382    3.526252 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007445    0.377961    0.370904    3.897156 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.377961    0.000162    3.897317 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002715    0.366812    0.330157    4.227475 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.366812    0.000026    4.227500 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.227500   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001227    1.471722 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721722   clock uncertainty
                                  0.000000    1.721722   clock reconvergence pessimism
                                  0.109253    1.830975   library hold time
                                              1.830975   data required time
---------------------------------------------------------------------------------------------
                                              1.830975   data required time
                                             -4.227500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.396525   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000609    1.465886 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020835    0.426980    1.417659    2.883545 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.426980    0.000236    2.883780 v _1231_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006347    0.332701    0.315964    3.199745 ^ _1231_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0637_ (net)
                      0.332701    0.000127    3.199872 ^ _1240_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.018643    0.504546    0.404413    3.604285 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.504546    0.000421    3.604706 v _1241_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006547    0.580206    0.468324    4.073030 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.580206    0.000132    4.073163 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003173    0.236241    0.206170    4.279332 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.236241    0.000032    4.279364 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.279364   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000767    1.473459 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723459   clock uncertainty
                                  0.000000    1.723459   clock reconvergence pessimism
                                  0.148481    1.871940   library hold time
                                              1.871940   data required time
---------------------------------------------------------------------------------------------
                                              1.871940   data required time
                                             -4.279364   data arrival time
---------------------------------------------------------------------------------------------
                                              2.407423   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000624    1.472425 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019116    0.619049    1.629095    3.101520 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.619049    0.000274    3.101794 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.013812    0.533590    0.430723    3.532517 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.533590    0.000121    3.532638 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006330    0.606573    0.494141    4.026779 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.606573    0.000132    4.026910 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002728    0.294190    0.249954    4.276865 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.294190    0.000026    4.276890 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.276890   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000624    1.472425 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.722425   clock uncertainty
                                  0.000000    1.722425   clock reconvergence pessimism
                                  0.131067    1.853493   library hold time
                                              1.853493   data required time
---------------------------------------------------------------------------------------------
                                              1.853493   data required time
                                             -4.276890   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423398   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000468    1.470452 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011391    0.293402    1.313109    2.783561 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.293402    0.000181    2.783742 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029943    0.565000    0.756006    3.539748 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.565000    0.000197    3.539944 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007029    0.371815    0.370650    3.910595 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.371815    0.000148    3.910743 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003215    0.394511    0.338980    4.249723 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.394511    0.000060    4.249783 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.249783   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000468    1.470452 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720452   clock uncertainty
                                  0.000000    1.720452   clock reconvergence pessimism
                                  0.100608    1.821060   library hold time
                                              1.821060   data required time
---------------------------------------------------------------------------------------------
                                              1.821060   data required time
                                             -4.249783   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428723   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000615    1.470599 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014297    0.333819    1.346094    2.816693 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.333819    0.000151    2.816844 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012768    0.494376    0.398968    3.215813 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.494376    0.000224    3.216037 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008273    0.353520    0.298739    3.514776 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.353520    0.000083    3.514860 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005864    0.591428    0.487508    4.002368 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.591428    0.000117    4.002485 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003358    0.304071    0.261403    4.263887 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.304071    0.000034    4.263922 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.263922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000753    1.459677 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.709677   clock uncertainty
                                  0.000000    1.709677   clock reconvergence pessimism
                                  0.124824    1.834500   library hold time
                                              1.834500   data required time
---------------------------------------------------------------------------------------------
                                              1.834500   data required time
                                             -4.263922   data arrival time
---------------------------------------------------------------------------------------------
                                              2.429421   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.001027    1.473719 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012141    0.303787    1.322062    2.795782 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.303787    0.000207    2.795989 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029819    0.563271    0.758379    3.554368 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.563271    0.000407    3.554775 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007052    0.372048    0.370703    3.925478 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.372048    0.000147    3.925625 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003457    0.402591    0.343657    4.269282 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.402591    0.000065    4.269347 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.269347   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.001027    1.473719 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723719   clock uncertainty
                                  0.000000    1.723719   clock reconvergence pessimism
                                  0.098633    1.822352   library hold time
                                              1.822352   data required time
---------------------------------------------------------------------------------------------
                                              1.822352   data required time
                                             -4.269347   data arrival time
---------------------------------------------------------------------------------------------
                                              2.446995   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001251    1.490658 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010889    0.286488    1.313500    2.804157 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.286488    0.000140    2.804298 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021308    0.736153    0.528732    3.333030 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.736153    0.000308    3.333338 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009997    0.374248    0.320751    3.654088 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.374248    0.000212    3.654300 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005861    0.587749    0.432768    4.087068 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.587749    0.000113    4.087181 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002930    0.294327    0.252689    4.339869 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.294327    0.000028    4.339898 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.339898   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.001251    1.490658 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.740658   clock uncertainty
                                  0.000000    1.740658   clock reconvergence pessimism
                                  0.136456    1.877114   library hold time
                                              1.877114   data required time
---------------------------------------------------------------------------------------------
                                              1.877114   data required time
                                             -4.339898   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462784   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001005    1.467901 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012916    0.314627    1.329710    2.797611 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.314627    0.000157    2.797767 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034043    0.625150    0.804853    3.602620 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.625150    0.000385    3.603006 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005572    0.349396    0.354543    3.957549 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.349396    0.000106    3.957655 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002930    0.383580    0.330704    4.288359 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.383580    0.000028    4.288388 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.288388   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001005    1.467901 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717901   clock uncertainty
                                  0.000000    1.717901   clock reconvergence pessimism
                                  0.103227    1.821128   library hold time
                                              1.821128   data required time
---------------------------------------------------------------------------------------------
                                              1.821128   data required time
                                             -4.288388   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467259   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001346    1.468242 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016120    0.359158    1.366030    2.834272 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.359158    0.000228    2.834500 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.018342    0.651030    0.501467    3.335967 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.651030    0.000395    3.336362 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008930    0.389184    0.299063    3.635425 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.389184    0.000175    3.635600 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006101    0.592111    0.444364    4.079964 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.592111    0.000126    4.080090 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002879    0.288002    0.251974    4.332064 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.288002    0.000028    4.332092 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.332092   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001346    1.468242 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.718242   clock uncertainty
                                  0.000000    1.718242   clock reconvergence pessimism
                                  0.131939    1.850181   library hold time
                                              1.850181   data required time
---------------------------------------------------------------------------------------------
                                              1.850181   data required time
                                             -4.332092   data arrival time
---------------------------------------------------------------------------------------------
                                              2.481911   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306083    0.001291    1.491455 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013122    0.317504    1.338914    2.830369 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.317504    0.000153    2.830522 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028797    0.816907    0.788961    3.619483 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.816907    0.000386    3.619870 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005846    0.391633    0.404764    4.024633 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.391633    0.000117    4.024751 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005168    0.394890    0.314790    4.339541 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.394890    0.000107    4.339648 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.339648   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306083    0.001291    1.491455 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.741455   clock uncertainty
                                  0.000000    1.741455   clock reconvergence pessimism
                                  0.106358    1.847812   library hold time
                                              1.847812   data required time
---------------------------------------------------------------------------------------------
                                              1.847812   data required time
                                             -4.339648   data arrival time
---------------------------------------------------------------------------------------------
                                              2.491836   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000587    1.489994 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018466    0.392062    1.399309    2.889303 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.392062    0.000240    2.889543 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005867    0.405596    1.092957    3.982500 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.405596    0.000116    3.982616 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002859    0.396643    0.337077    4.319693 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.396643    0.000028    4.319721 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.319721   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000587    1.489994 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.739994   clock uncertainty
                                  0.000000    1.739994   clock reconvergence pessimism
                                  0.081867    1.821861   library hold time
                                              1.821861   data required time
---------------------------------------------------------------------------------------------
                                              1.821861   data required time
                                             -4.319721   data arrival time
---------------------------------------------------------------------------------------------
                                              2.497859   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000867    1.473559 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012039    0.302400    1.320960    2.794519 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.302400    0.000167    2.794686 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029401    0.557163    0.753675    3.548362 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.557163    0.000238    3.548599 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008019    0.523856    0.534042    4.082642 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.523856    0.000177    4.082819 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004545    0.313575    0.269531    4.352350 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.313575    0.000091    4.352441 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.352441   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000867    1.473559 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.723560   clock uncertainty
                                  0.000000    1.723560   clock reconvergence pessimism
                                  0.125374    1.848933   library hold time
                                              1.848933   data required time
---------------------------------------------------------------------------------------------
                                              1.848933   data required time
                                             -4.352441   data arrival time
---------------------------------------------------------------------------------------------
                                              2.503508   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000793    1.482010 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019302    0.403969    1.405882    2.887892 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.403969    0.000250    2.888143 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024945    0.718518    0.751414    3.639557 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.718518    0.000155    3.639713 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005126    0.357207    0.366171    4.005884 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.357207    0.000095    4.005979 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003215    0.394375    0.337124    4.343102 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.394375    0.000033    4.343135 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.343135   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000793    1.482010 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732010   clock uncertainty
                                  0.000000    1.732010   clock reconvergence pessimism
                                  0.103806    1.835816   library hold time
                                              1.835816   data required time
---------------------------------------------------------------------------------------------
                                              1.835816   data required time
                                             -4.343135   data arrival time
---------------------------------------------------------------------------------------------
                                              2.507319   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000494    1.467390 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027317    0.835173    1.754885    3.222274 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.835173    0.000360    3.222634 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011021    0.453033    0.407230    3.629865 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.453033    0.000160    3.630025 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011563    0.719079    0.562946    4.192971 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.719079    0.000091    4.193063 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003567    0.245939    0.219412    4.412475 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.245939    0.000067    4.412541 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.412541   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000494    1.467390 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717390   clock uncertainty
                                  0.000000    1.717390   clock reconvergence pessimism
                                  0.144575    1.861964   library hold time
                                              1.861964   data required time
---------------------------------------------------------------------------------------------
                                              1.861964   data required time
                                             -4.412541   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550577   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001295    1.468191 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015908    0.356197    1.363580    2.831771 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.356197    0.000285    2.832056 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012051    0.489087    0.393886    3.225942 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.489087    0.000093    3.226035 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009733    0.365154    0.321606    3.547641 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.365154    0.000201    3.547842 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008502    0.593765    0.624848    4.172690 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.593765    0.000194    4.172884 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002939    0.208424    0.253266    4.426150 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.208424    0.000028    4.426178 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.426178   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280160    0.000254    1.470748 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720748   clock uncertainty
                                  0.000000    1.720748   clock reconvergence pessimism
                                  0.153452    1.874200   library hold time
                                              1.874200   data required time
---------------------------------------------------------------------------------------------
                                              1.874200   data required time
                                             -4.426178   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551977   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000690    1.465967 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024026    0.472661    1.449803    2.915770 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.472661    0.000376    2.916146 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005374    0.350708    1.105353    4.021498 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.350708    0.000057    4.021555 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002870    0.390036    0.328052    4.349607 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.390036    0.000028    4.349635 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.349635   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000690    1.465967 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.715967   clock uncertainty
                                  0.000000    1.715967   clock reconvergence pessimism
                                  0.076095    1.792061   library hold time
                                              1.792061   data required time
---------------------------------------------------------------------------------------------
                                              1.792061   data required time
                                             -4.349635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.557574   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280160    0.000747    1.471241 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015337    0.348267    1.358159    2.829401 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.348267    0.000191    2.829591 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036608    0.663035    0.842336    3.671927 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.663035    0.000463    3.672390 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007221    0.546524    0.536472    4.208862 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.546524    0.000155    4.209017 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002896    0.255621    0.232738    4.441755 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.255621    0.000029    4.441783 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.441783   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280160    0.000747    1.471241 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.721241   clock uncertainty
                                  0.000000    1.721241   clock reconvergence pessimism
                                  0.142655    1.863897   library hold time
                                              1.863897   data required time
---------------------------------------------------------------------------------------------
                                              1.863897   data required time
                                             -4.441783   data arrival time
---------------------------------------------------------------------------------------------
                                              2.577887   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000660    1.467409 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020824    0.663358    1.654354    3.121763 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.663358    0.000349    3.122113 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005150    0.329648    0.254872    3.376984 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.329648    0.000093    3.377078 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009273    0.396521    0.338285    3.715363 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.396521    0.000191    3.715554 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004438    0.288079    0.280672    3.996225 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.288079    0.000088    3.996314 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002752    0.171082    0.472481    4.468795 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.171082    0.000026    4.468821 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.468821   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000615    1.467364 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.717364   clock uncertainty
                                  0.000000    1.717364   clock reconvergence pessimism
                                  0.159157    1.876522   library hold time
                                              1.876522   data required time
---------------------------------------------------------------------------------------------
                                              1.876522   data required time
                                             -4.468821   data arrival time
---------------------------------------------------------------------------------------------
                                              2.592299   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001295    1.468191 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015908    0.356197    1.363580    2.831771 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.356197    0.000297    2.832068 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014041    1.026924    0.673842    3.505910 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      1.026924    0.000245    3.506155 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023079    0.712840    0.795145    4.301301 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.712840    0.000443    4.301744 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006120    0.344550    0.288358    4.590102 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.344550    0.000143    4.590245 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.590245   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001295    1.468191 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.718191   clock uncertainty
                                  0.000000    1.718191   clock reconvergence pessimism
                                  0.114952    1.833143   library hold time
                                              1.833143   data required time
---------------------------------------------------------------------------------------------
                                              1.833143   data required time
                                             -4.590245   data arrival time
---------------------------------------------------------------------------------------------
                                              2.757102   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005084    0.129972    0.049902    4.849903 v ref_clk (in)
                                                         ref_clk (net)
                      0.129972    0.000000    4.849903 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003153    0.184599    0.321524    5.171427 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.184599    0.000030    5.171457 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002822    0.178786    0.440746    5.612203 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.178786    0.000027    5.612229 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.612229   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277026    0.000973    1.470394 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.720394   clock uncertainty
                                  0.000000    1.720394   clock reconvergence pessimism
                                  0.158215    1.878608   library hold time
                                              1.878608   data required time
---------------------------------------------------------------------------------------------
                                              1.878608   data required time
                                             -5.612229   data arrival time
---------------------------------------------------------------------------------------------
                                              3.733621   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004405    0.119316    0.043266    4.843266 v rst_n (in)
                                                         rst_n (net)
                      0.119316    0.000000    4.843266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005217    0.230318    0.354176    5.197442 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.230318    0.000060    5.197502 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025978    0.744447    0.721744    5.919246 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.744447    0.000192    5.919438 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041593    0.739914    1.020849    6.940287 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.739916    0.000800    6.941087 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032103    0.600050    0.924708    7.865795 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.600054    0.000857    7.866652 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025294    0.728076    0.805338    8.671990 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.728079    0.000811    8.672801 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.672801   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000705    1.482365 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.732365   clock uncertainty
                                  0.000000    1.732365   clock reconvergence pessimism
                                  0.001596    1.733961   library hold time
                                              1.733961   data required time
---------------------------------------------------------------------------------------------
                                              1.733961   data required time
                                             -8.672801   data arrival time
---------------------------------------------------------------------------------------------
                                              6.938840   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000866    1.472667 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010886    0.286438    1.307779    2.780447 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.286438    0.000194    2.780640 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073829    0.594992    0.759958    3.540599 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.594995    0.000848    3.541447 v debug_dco_word[13] (out)
                                              3.541447   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.541447   data arrival time
---------------------------------------------------------------------------------------------
                                              8.091447   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000468    1.470452 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011391    0.293402    1.313109    2.783561 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.293402    0.000305    2.783866 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073940    0.595747    0.762520    3.546386 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.595751    0.000872    3.547257 v debug_dco_word[22] (out)
                                              3.547257   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.547257   data arrival time
---------------------------------------------------------------------------------------------
                                              8.097258   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000332    1.470315 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011550    0.295628    1.314955    2.785270 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.295628    0.000211    2.785481 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073514    0.593007    0.761316    3.546798 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.593011    0.000818    3.547616 v debug_dco_word[21] (out)
                                              3.547616   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.547616   data arrival time
---------------------------------------------------------------------------------------------
                                              8.097615   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001227    1.471722 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011634    0.296793    1.316258    2.787979 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.296793    0.000190    2.788169 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073581    0.593449    0.761965    3.550134 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.593452    0.000819    3.550953 v debug_dco_word[14] (out)
                                              3.550953   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.550953   data arrival time
---------------------------------------------------------------------------------------------
                                              8.100953   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517385    0.004331    0.906944 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.059307    0.306082    0.583220    1.490164 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.306082    0.000521    1.490685 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010339    0.278864    1.307354    2.798040 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.278864    0.000184    2.798224 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073561    0.593204    0.756506    3.554730 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.593207    0.000818    3.555548 v debug_dco_word[11] (out)
                                              3.555548   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.555548   data arrival time
---------------------------------------------------------------------------------------------
                                              8.105549   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000867    1.473559 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012039    0.302400    1.320960    2.794519 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.302400    0.000234    2.794753 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074164    0.597259    0.766219    3.560972 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.597263    0.000874    3.561846 v debug_dco_word[8] (out)
                                              3.561846   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.561846   data arrival time
---------------------------------------------------------------------------------------------
                                              8.111846   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.001027    1.473719 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012141    0.303787    1.322062    2.795782 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.303787    0.000335    2.796117 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074627    0.600121    0.768660    3.564777 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.600126    0.000942    3.565719 v debug_dco_word[9] (out)
                                              3.565719   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.565719   data arrival time
---------------------------------------------------------------------------------------------
                                              8.115720   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001005    1.467901 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012916    0.314627    1.329710    2.797611 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.314627    0.000274    2.797885 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073611    0.593751    0.767448    3.565333 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.593755    0.000802    3.566135 v debug_dco_word[17] (out)
                                              3.566135   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.566135   data arrival time
---------------------------------------------------------------------------------------------
                                              8.116136   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280161    0.001030    1.471525 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013601    0.324146    1.338521    2.810046 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.324146    0.000241    2.810287 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073894    0.595640    0.771516    3.581803 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.595644    0.000872    3.582675 v debug_dco_word[15] (out)
                                              3.582675   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.582675   data arrival time
---------------------------------------------------------------------------------------------
                                              8.132675   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000604    1.490011 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012663    0.311125    1.333594    2.823605 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.311125    0.000141    2.823745 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075150    0.603029    0.772788    3.596533 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.603041    0.001497    3.598030 v debug_dco_word[26] (out)
                                              3.598030   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.598030   data arrival time
---------------------------------------------------------------------------------------------
                                              8.148030   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003501    0.906114 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.051173    0.280160    0.564380    1.470494 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.280160    0.000747    1.471241 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015337    0.348267    1.358159    2.829401 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.348267    0.000319    2.829720 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073479    0.593102    0.776925    3.606644 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.593106    0.000801    3.607445 v debug_dco_word[19] (out)
                                              3.607445   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.607445   data arrival time
---------------------------------------------------------------------------------------------
                                              8.157445   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004405    0.119316    0.043266    4.843266 v rst_n (in)
                                                         rst_n (net)
                      0.119316    0.000000    4.843266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005217    0.230318    0.354176    5.197442 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.230318    0.000060    5.197502 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025978    0.744447    0.721744    5.919246 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.744447    0.000192    5.919438 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.041593    0.739914    1.020849    6.940287 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.739916    0.000800    6.941087 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032103    0.600050    0.924708    7.865795 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.600050    0.000222    7.866017 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024121    0.698240    0.787212    8.653230 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.698240    0.000435    8.653665 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032890    0.610954    0.919696    9.573361 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.610957    0.000757    9.574118 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003254    0.182420    0.550528   10.124645 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.182420    0.000034   10.124680 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.124680   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292944    0.001533    1.483192 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.733192   clock uncertainty
                                  0.000000    1.733192   clock reconvergence pessimism
                                  0.160950    1.894143   library hold time
                                              1.894143   data required time
---------------------------------------------------------------------------------------------
                                              1.894143   data required time
                                            -10.124680   data arrival time
---------------------------------------------------------------------------------------------
                                              8.230536   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000793    1.482010 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019302    0.403969    1.405882    2.887892 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.403971    0.000658    2.888550 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075460    0.605738    0.802466    3.691016 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.605742    0.000855    3.691871 v debug_dco_word[29] (out)
                                              3.691871   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.691871   data arrival time
---------------------------------------------------------------------------------------------
                                              8.241872   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000576    1.459499 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024455    0.478812    1.452578    2.912078 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.478812    0.000425    2.912502 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074466    0.600321    0.820498    3.733001 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.600323    0.000715    3.733716 v debug_dco_word[25] (out)
                                              3.733716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.733716   data arrival time
---------------------------------------------------------------------------------------------
                                              8.283715   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517387    0.004551    0.907164 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.055519    0.292943    0.574496    1.481660 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.292943    0.000760    1.482419 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.024799    0.483691    1.462235    2.944654 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.483693    0.000658    2.945312 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073664    0.595136    0.818262    3.763574 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.595140    0.000836    3.764409 v lock_detect (out)
                                              3.764409   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.764409   data arrival time
---------------------------------------------------------------------------------------------
                                              8.314409   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000582    1.476269 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025349    0.491648    1.466049    2.942318 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.491648    0.000448    2.942766 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074400    0.599879    0.823542    3.766308 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.599888    0.001345    3.767653 v debug_dco_word[4] (out)
                                              3.767653   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.767653   data arrival time
---------------------------------------------------------------------------------------------
                                              8.317653   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004020    0.906633 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050622    0.278643    0.563351    1.469984 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.278643    0.000597    1.470581 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025657    0.496101    1.467820    2.938401 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.496101    0.000466    2.938867 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075036    0.603530    0.827614    3.766481 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.603542    0.001513    3.767993 v debug_dco_word[23] (out)
                                              3.767993   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.767993   data arrival time
---------------------------------------------------------------------------------------------
                                              8.317993   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517383    0.004029    0.906643 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045956    0.264826    0.552281    1.458924 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.264826    0.000627    1.459551 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028064    0.530910    1.489071    2.948622 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.530910    0.000441    2.949064 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074491    0.600801    0.836192    3.785255 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.600804    0.000727    3.785982 v debug_dco_word[24] (out)
                                              3.785982   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.785982   data arrival time
---------------------------------------------------------------------------------------------
                                              8.335983   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000840    1.472641 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027174    0.518019    1.483541    2.956182 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.518019    0.000366    2.956549 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074354    0.599808    0.831577    3.788126 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.599812    0.000900    3.789026 v debug_dco_word[12] (out)
                                              3.789026   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.789026   data arrival time
---------------------------------------------------------------------------------------------
                                              8.339025   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275533    0.001115    1.468011 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027879    0.528214    1.489545    2.957556 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.528214    0.000435    2.957990 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073465    0.594130    0.830723    3.788713 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.594134    0.000801    3.789514 v debug_dco_word[16] (out)
                                              3.789514   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.789514   data arrival time
---------------------------------------------------------------------------------------------
                                              8.339514   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003834    0.906448 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.049333    0.274829    0.560301    1.466749 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.274829    0.000337    1.467087 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028623    0.538996    1.496897    2.963984 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.538996    0.000452    2.964436 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073926    0.597175    0.835978    3.800414 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.597179    0.000850    3.801264 v debug_dco_word[20] (out)
                                              3.801264   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.801264   data arrival time
---------------------------------------------------------------------------------------------
                                              8.351264   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517388    0.004687    0.907301 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.051145    0.280154    0.564501    1.471801 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.280154    0.000305    1.472106 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029275    0.548467    1.504669    2.976775 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.548467    0.000518    2.977293 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074197    0.598979    0.840003    3.817296 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.598983    0.000875    3.818172 v debug_dco_word[10] (out)
                                              3.818172   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.818172   data arrival time
---------------------------------------------------------------------------------------------
                                              8.368173   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517382    0.003841    0.906454 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.059112    0.305561    0.582953    1.489407 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.305561    0.000718    1.490125 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028402    0.535768    1.501482    2.991607 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.535769    0.000675    2.992282 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074301    0.599606    0.836835    3.829117 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.599609    0.000671    3.829788 v debug_dco_word[27] (out)
                                              3.829788   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.829788   data arrival time
---------------------------------------------------------------------------------------------
                                              8.379787   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000311    1.469732 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031007    0.573686    1.521426    2.991158 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.573686    0.000711    2.991869 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074635    0.601972    0.849085    3.840954 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.601974    0.000642    3.841596 v debug_dco_word[1] (out)
                                              3.841596   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.841596   data arrival time
---------------------------------------------------------------------------------------------
                                              8.391597   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000472    1.476159 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030511    0.566415    1.518007    2.994166 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.566417    0.000840    2.995006 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074551    0.601300    0.846274    3.841280 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.601311    0.001390    3.842671 v debug_dco_word[3] (out)
                                              3.842671   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.842671   data arrival time
---------------------------------------------------------------------------------------------
                                              8.392671   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004844    0.907458 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052699    0.284776    0.568230    1.475687 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.284776    0.000362    1.476049 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030713    0.569373    1.520064    2.996113 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.569374    0.000779    2.996892 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074137    0.598819    0.845765    3.842657 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.598822    0.000635    3.843292 v debug_dco_word[2] (out)
                                              3.843292   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.843292   data arrival time
---------------------------------------------------------------------------------------------
                                              8.393292   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000952    1.482169 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.034939    0.631188    1.564599    3.046768 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.631192    0.001231    3.047999 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073487    0.595412    0.858396    3.906394 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.595415    0.000790    3.907184 v debug_dco_word[31] (out)
                                              3.907184   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.907184   data arrival time
---------------------------------------------------------------------------------------------
                                              8.457185   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517392    0.005133    0.907746 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.051358    0.280760    0.564946    1.472692 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.280760    0.000744    1.473436 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036044    0.647465    1.573335    3.046771 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.647465    0.000418    3.047189 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074176    0.600086    0.865730    3.912920 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.600088    0.000641    3.913561 v debug_dco_word[7] (out)
                                              3.913561   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.913561   data arrival time
---------------------------------------------------------------------------------------------
                                              8.463561   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000906    1.482123 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.040172    0.708590    1.616677    3.098801 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.708593    0.001170    3.099971 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073633    0.597376    0.878661    3.978632 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.597379    0.000803    3.979435 v debug_dco_word[30] (out)
                                              3.979435   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.979435   data arrival time
---------------------------------------------------------------------------------------------
                                              8.529435   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000752    1.481969 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042434    0.743102    1.638323    3.120292 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.743110    0.001726    3.122018 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075129    0.606867    0.893637    4.015655 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.606879    0.001453    4.017107 v debug_dco_word[28] (out)
                                              4.017107   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.017107   data arrival time
---------------------------------------------------------------------------------------------
                                              8.567108   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000601    1.465878 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011819    0.299365    1.316476    2.782354 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.299365    0.000089    2.782442 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025421    0.499440    0.712282    3.494725 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.499440    0.000330    3.495054 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074284    0.599274    0.825907    4.320961 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.599277    0.000643    4.321605 v debug_dco_word[6] (out)
                                              4.321605   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.321605   data arrival time
---------------------------------------------------------------------------------------------
                                              8.871605   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517390    0.004923    0.907536 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.048270    0.271664    0.557741    1.465277 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.271664    0.000704    1.465981 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011831    0.299519    1.316587    2.782568 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.299519    0.000170    2.782737 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030032    0.566361    0.759127    3.541865 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.566361    0.000462    3.542327 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074616    0.601651    0.846568    4.388894 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.601661    0.001370    4.390265 v debug_dco_word[5] (out)
                                              4.390265   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.390265   data arrival time
---------------------------------------------------------------------------------------------
                                              8.940265   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517389    0.004835    0.907448 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050093    0.277025    0.561973    1.469421 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.277025    0.000854    1.470275 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010999    0.288004    1.308389    2.778664 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.288004    0.000085    2.778749 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021833    0.638556    0.672231    3.450981 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.638556    0.000322    3.451303 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006406    0.267481    0.509184    3.960487 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.267481    0.000119    3.960606 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076256    0.609907    0.764526    4.725132 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.609920    0.001594    4.726726 v debug_dco_word[0] (out)
                                              4.726726   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.726726   data arrival time
---------------------------------------------------------------------------------------------
                                              9.276726   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003601    0.906214 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.049607    0.275532    0.560682    1.466896 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.275532    0.000741    1.467637 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004700    0.195811    1.226494    2.694131 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.195811    0.000051    2.694182 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015805    0.487871    0.550817    3.244999 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.487871    0.000208    3.245207 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026909    0.521757    0.791256    4.036463 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.521757    0.000398    4.036861 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074185    0.598738    0.831955    4.868817 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.598742    0.000876    4.869693 v debug_dco_word[18] (out)
                                              4.869693   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -4.869693   data arrival time
---------------------------------------------------------------------------------------------
                                              9.419694   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.049251    0.395405    0.198893    0.198893 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.395419    0.000000    0.198893 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.252027    0.517369    0.703721    0.902613 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.517380    0.003618    0.906232 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.055652    0.293416    0.574985    1.481217 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.293416    0.000876    1.482093 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005573    0.208568    1.242625    2.724718 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.208568    0.000110    2.724829 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017792    0.536824    0.586204    3.311032 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.536824    0.000294    3.311326 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019985    0.592315    0.708205    4.019531 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.592315    0.000466    4.019997 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024302    0.702793    0.788516    4.808512 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.702793    0.000512    4.809024 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010032    0.354691    0.583472    5.392497 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.354691    0.000227    5.392724 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.019770    0.586347    0.657189    6.049912 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.586347    0.000312    6.050224 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073368    0.594050    0.846509    6.896733 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.594053    0.000772    6.897505 v pll_out (out)
                                              6.897505   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -6.897505   data arrival time
---------------------------------------------------------------------------------------------
                                             11.447505   slack (MET)



