Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule_tb_isim_beh.exe -prj E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule_tb_beh.prj work.Topmodule_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/remote_sources/_/_/_/phase2/viterbiDP/viterbi.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/remote_sources/_/_/_/pahse3/deinterleaver/deinterleaver.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/remote_sources/_/Descrambler/Descrambler.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/viterbi_control.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/remote_sources/_/Descrambler/Descrambler_control.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/control-deinterleaver.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule.v" into library work
Analyzing Verilog file "E:/courses/FPGA/Projects/verilog/New folder/reciever/Scrambler_descrambler_tb.v" into library work
WARNING:HDLCompiler:1818 - "E:/courses/FPGA/Projects/verilog/New folder/reciever/Scrambler_descrambler_tb.v" Line 66: Invalid size of integer constant literal
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/courses/FPGA/Projects/verilog/New folder/reciever/control-deinterleaver.v" Line 46: Size mismatch in connection of port <Size>. Formal port size is 12-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module deinterleaver_default
Compiling module control_deinterleaver
Compiling module Viterbidecoder
Compiling module viterbicontrol
Compiling module Descrambler
Compiling module Descrambler_control
Compiling module Topmodule
Compiling module Topmodule_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable E:/courses/FPGA/Projects/verilog/New folder/reciever/Topmodule_tb_isim_beh.exe
Fuse Memory Usage: 29112 KB
Fuse CPU Usage: 389 ms
