library ieee ;
use ieee . std_logic_1164 .all;
entity bloco_mem is
port (e0, e1 : in std_logic_vector(63 downto 0);
		sw : in std_logic;
		s: out std_logic_vector(63 downto 0));
end bloco_mem ;

architecture ckt of bloco_mem is
begin
process (e0, e1 , sw )
begin
	case sw is
      when '0' => s <= e0;
      when '1' => s <= e1;
    end case;
end process;
end ckt ;