(PCB H:/Projet_S8/Typon/allegro/carte.brd
 (parser
  (string_quote ')
  (space_in_quoted_tokens on)
  (host_cad allegro)
  (host_version 'v16-0-87BH_3/25/2008')
  (write_resolution MIL 10)
  (routes_include testpoint)
  (constant pcb_xlo 1160)
  (constant pcb_ylo 2960)
  (constant pcb_xhi 6940)
  (constant pcb_yhi 8740)
  (constant board_name H:/Projet_S8/Typon/allegro/carte.brd)
  (via_rotate_first off))
 (resolution MIL 10)
 (time_resolution nsec 1000000)
 (structure
  (boundary (rect pcb 871 2382 7229 9029))
  (boundary (path signal 0 1160 3230 1430 3230 1430 2960 6670 2960 6670 3230
    6940 3230 6940 8470 6670 8470 6670 8740 1430 8740 1430 8470 1160 8470 1160
    3230))
  (place_boundary (path signal 0 1130 3200 1400 3200 1400 2930 6700 2930 6700
    3200 6970 3200 6970 8500 6700 8500 6700 8770 1400 8770 1400 8500 1130 8500
    1130 3200))
  (control (off_grid off)
   (force_to_terminal_point on)
   (noise_accumulation RSS)
   (noise_calculation linear_interpolation)
   (crosstalk_model CCT1A)
   (bbv_ctr2ctr on)
   (roundoff_rotation on)
   (average_pair_length off)
   (reroute_order_viols on))
  (layer TOP
   (type signal))
  (layer BOTTOM
   (type signal))
  (rule (clearance 20))
  (rule (width 30))
  (via VIA75_28)
  (grid via 1)
  (grid wire 1))
 (placement
  (place_control (flip_style mirror_first))
  (component XTAL_A_Y1
   (place Y1 2700 4800 front 90 (property (value '20 MHz') (height 150))))
  (component TO220_E_U9
   (place U9 1900 5500 front 0 (property (value LM7805) (height 150))))
  (component SW4_A_U8
   (place U8 4500 8100 front 0 (property (value BP4) (height 150))))
  (component SW4_A_U7
   (place U7 3600 8100 front 0 (property (value BP3) (height 150))))
  (component SW4_A_U6
   (place U6 2700 8100 front 0 (property (value BP2) (height 150))))
  (component SW4_A_U5
   (place U5 1800 8100 front 0 (property (value BP1) (height 150))))
  (component AFFICHEUR_LCD_2X16_U2
   (place U2 5100 3300 front 90 (property (value LCD) (height 150))))
  (component DIP40_6E_U1
   (place U1 3900 5200 front 0 (property (value PIC16F877) (height 150))))
  (component CN1_A_TP11
   (place TP11 1800 3500 front 0 (property (value conn1) (height 150))))
  (component CN1_A_TP10
   (place TP10 2500 3500 front 0 (property (value conn1) (height 150))))
  (component CN1_A_TP9
   (place TP9 1800 4100 front 0 (property (value conn1) (height 150))))
  (component RES_A_R5
   (place R5 4500 7000 front 0 (property (value 10k) (height 150))))
  (component RES_A_R4
   (place R4 3600 6900 front 0 (property (value 10k) (height 150))))
  (component RES_A_R3
   (place R3 2700 6900 front 0 (property (value 10k) (height 150))))
  (component RES_A_R1
   (place R1 1800 6900 front 0 (property (value 47k) (height 150))))
  (component CN4_A_J4
   (place J4 5800 7200 front 0 (property (value conn4) (height 150))))
  (component CN4_A_J3
   (place J3 5800 7700 front 0 (property (value conn4) (height 150))))
  (component CN4_A_J2
   (place J2 6600 7100 front 0 (property (value conn4) (height 150))))
  (component RJ12_J1
   (place J1 6100 8400 front 90 (property (value PIC_RJ12) (height 150))))
  (component CAP_A_C4
   (place C4 2200 4000 front 0 (property (value '0.1 u') (height 150))))
  (component CAP_A_C3
   (place C3 1900 4800 front 180 (property (value '0.33 u') (height 150))))
  (component CAP_A_C2
   (place C2 2900 4100 front 0 (property (value 22p) (height 150))))
  (component CAP_A_C1
   (place C1 2500 5500 front 0 (property (value 22p) (height 150))))
  (component cct_misc_220336448
   (place cct_misc_220336448 1250 3050 front 0 (lock_type position)))
  (component cct_misc_220336368
   (place cct_misc_220336368 1250 8650 front 0 (lock_type position)))
  (component cct_misc_220336288
   (place cct_misc_220336288 6850 8650 front 0 (lock_type position)))
  (component cct_misc_220336208
   (place cct_misc_220336208 6850 3050 front 0 (lock_type position))))
 (library
  (image XTAL_A
   (pin PAD75CIR38D 2 200 0)
   (pin PAD75CIR38D 1 0 0)
   (outline (rect signal -100 -100 300 100)))
  (image XTAL_A_Y1
   (pin PAD75CIR38D 1 0 0)
   (pin PAD75CIR38D 2 200 0)
   (outline (polygon signal 0 -100 -100 300 -100 300 100 -100 100 -100 -100)))
  (image TO220_E
   (pin PAD75SQ49D 3 0 0)
   (pin PAD75SQ49D 2 100 0)
   (pin PAD75SQ49D 1 -100 0)
   (outline (rect signal -200 -200 200 100)))
  (image TO220_E_U9
   (pin PAD75SQ49D 1 -100 0)
   (pin PAD75SQ49D 2 100 0)
   (pin PAD75SQ49D 3 0 0)
   (outline (polygon signal 0 -200 -200 200 -200 200 100 -200 100 -200 -200)))
  (image SW4_A
   (pin PAD100CIR62D cct_misc_220401512 200 200)
   (pin PAD100CIR62D cct_misc_220401392 0 200)
   (pin PAD100CIR62D 2 200 0)
   (pin PAD100CIR62D 1 0 0)
   (outline (rect signal -200 -200 400 400))
   (wire_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300))
   (via_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300)))
  (image SW4_A_U8
   (pin PAD100CIR62D 1 0 0)
   (pin PAD100CIR62D 2 200 0)
   (pin PAD100CIR62D cct_misc_220401392 0 200)
   (pin PAD100CIR62D cct_misc_220401512 200 200)
   (outline (polygon signal 0 -200 -200 400 -200 400 400 -200 400 -200 -200))
   (wire_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300))
   (via_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300)))
  (image SW4_A_U7
   (pin PAD100CIR62D 1 0 0)
   (pin PAD100CIR62D 2 200 0)
   (pin PAD100CIR62D cct_misc_220401392 0 200)
   (pin PAD100CIR62D cct_misc_220401512 200 200)
   (outline (polygon signal 0 -200 -200 400 -200 400 400 -200 400 -200 -200))
   (wire_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300))
   (via_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300)))
  (image SW4_A_U6
   (pin PAD100CIR62D 1 0 0)
   (pin PAD100CIR62D 2 200 0)
   (pin PAD100CIR62D cct_misc_220401392 0 200)
   (pin PAD100CIR62D cct_misc_220401512 200 200)
   (outline (polygon signal 0 -200 -200 400 -200 400 400 -200 400 -200 -200))
   (wire_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300))
   (via_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300)))
  (image SW4_A_U5
   (pin PAD100CIR62D 1 0 0)
   (pin PAD100CIR62D 2 200 0)
   (pin PAD100CIR62D cct_misc_220401392 0 200)
   (pin PAD100CIR62D cct_misc_220401512 200 200)
   (outline (polygon signal 0 -200 -200 400 -200 400 400 -200 400 -200 -200))
   (wire_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300))
   (via_keepout (polygon TOP 0 -100 300 -100 -100 300 -100 300 300 -100 300)))
  (image AFFICHEUR_LCD_2X16
   (pin PAD_DIP_80X55_E 16 2000 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 15 1900 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 14 1800 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 13 1700 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 12 1600 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 11 1500 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 10 1400 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 9 1300 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 8 1200 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 7 1100 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 6 1000 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 5 900 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 4 800 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 3 700 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 2 600 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 1 500 -70 (rotate 90))
   (pin HOLE120 cct_misc_220394752 3210 -100)
   (pin HOLE120 cct_misc_220394632 3210 -1630)
   (pin HOLE120 cct_misc_220394512 100 -1630)
   (pin HOLE120 cct_misc_220394392 100 -100)
   (outline (rect signal 0 -1700 3300 0)))
  (image AFFICHEUR_LCD_2X16_U2
   (pin HOLE120 cct_misc_220394392 100 -100)
   (pin HOLE120 cct_misc_220394512 100 -1630)
   (pin HOLE120 cct_misc_220394632 3210 -1630)
   (pin HOLE120 cct_misc_220394752 3210 -100)
   (pin PAD_DIP_80X55_E 1 500 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 2 600 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 3 700 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 4 800 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 5 900 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 6 1000 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 7 1100 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 8 1200 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 9 1300 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 10 1400 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 11 1500 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 12 1600 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 13 1700 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 14 1800 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 15 1900 -70 (rotate 90))
   (pin PAD_DIP_80X55_E 16 2000 -70 (rotate 90))
   (outline (polygon signal 0 0 -1700 3300 -1700 3300 0 0 0 0 -1700)))
  (image DIP40_6E
   (pin PAD_DIP_80X55 40 300 950)
   (pin PAD_DIP_80X55 39 300 850)
   (pin PAD_DIP_80X55 38 300 750)
   (pin PAD_DIP_80X55 37 300 650)
   (pin PAD_DIP_80X55 36 300 550)
   (pin PAD_DIP_80X55 35 300 450)
   (pin PAD_DIP_80X55 34 300 350)
   (pin PAD_DIP_80X55 33 300 250)
   (pin PAD_DIP_80X55 32 300 150)
   (pin PAD_DIP_80X55 31 300 50)
   (pin PAD_DIP_80X55 30 300 -50)
   (pin PAD_DIP_80X55 29 300 -150)
   (pin PAD_DIP_80X55 28 300 -250)
   (pin PAD_DIP_80X55 27 300 -350)
   (pin PAD_DIP_80X55 26 300 -450)
   (pin PAD_DIP_80X55 25 300 -550)
   (pin PAD_DIP_80X55 24 300 -650)
   (pin PAD_DIP_80X55 23 300 -750)
   (pin PAD_DIP_80X55 22 300 -850)
   (pin PAD_DIP_80X55 21 300 -950)
   (pin PAD_DIP_80X55 20 -300 -950)
   (pin PAD_DIP_80X55 19 -300 -850)
   (pin PAD_DIP_80X55 18 -300 -750)
   (pin PAD_DIP_80X55 17 -300 -650)
   (pin PAD_DIP_80X55 16 -300 -550)
   (pin PAD_DIP_80X55 15 -300 -450)
   (pin PAD_DIP_80X55 14 -300 -350)
   (pin PAD_DIP_80X55 13 -300 -250)
   (pin PAD_DIP_80X55 12 -300 -150)
   (pin PAD_DIP_80X55 11 -300 -50)
   (pin PAD_DIP_80X55 10 -300 50)
   (pin PAD_DIP_80X55 9 -300 150)
   (pin PAD_DIP_80X55 8 -300 250)
   (pin PAD_DIP_80X55 7 -300 350)
   (pin PAD_DIP_80X55 6 -300 450)
   (pin PAD_DIP_80X55 5 -300 550)
   (pin PAD_DIP_80X55 4 -300 650)
   (pin PAD_DIP_80X55 3 -300 750)
   (pin PAD_DIP_80X55 2 -300 850)
   (pin PAD_DIP_80X55 1 -300 950)
   (outline (rect signal -354 -1050 354 1050)))
  (image DIP40_6E_U1
   (pin PAD_DIP_80X55 1 -300 950)
   (pin PAD_DIP_80X55 2 -300 850)
   (pin PAD_DIP_80X55 3 -300 750)
   (pin PAD_DIP_80X55 4 -300 650)
   (pin PAD_DIP_80X55 5 -300 550)
   (pin PAD_DIP_80X55 6 -300 450)
   (pin PAD_DIP_80X55 7 -300 350)
   (pin PAD_DIP_80X55 8 -300 250)
   (pin PAD_DIP_80X55 9 -300 150)
   (pin PAD_DIP_80X55 10 -300 50)
   (pin PAD_DIP_80X55 11 -300 -50)
   (pin PAD_DIP_80X55 12 -300 -150)
   (pin PAD_DIP_80X55 13 -300 -250)
   (pin PAD_DIP_80X55 14 -300 -350)
   (pin PAD_DIP_80X55 15 -300 -450)
   (pin PAD_DIP_80X55 16 -300 -550)
   (pin PAD_DIP_80X55 17 -300 -650)
   (pin PAD_DIP_80X55 18 -300 -750)
   (pin PAD_DIP_80X55 19 -300 -850)
   (pin PAD_DIP_80X55 20 -300 -950)
   (pin PAD_DIP_80X55 21 300 -950)
   (pin PAD_DIP_80X55 22 300 -850)
   (pin PAD_DIP_80X55 23 300 -750)
   (pin PAD_DIP_80X55 24 300 -650)
   (pin PAD_DIP_80X55 25 300 -550)
   (pin PAD_DIP_80X55 26 300 -450)
   (pin PAD_DIP_80X55 27 300 -350)
   (pin PAD_DIP_80X55 28 300 -250)
   (pin PAD_DIP_80X55 29 300 -150)
   (pin PAD_DIP_80X55 30 300 -50)
   (pin PAD_DIP_80X55 31 300 50)
   (pin PAD_DIP_80X55 32 300 150)
   (pin PAD_DIP_80X55 33 300 250)
   (pin PAD_DIP_80X55 34 300 350)
   (pin PAD_DIP_80X55 35 300 450)
   (pin PAD_DIP_80X55 36 300 550)
   (pin PAD_DIP_80X55 37 300 650)
   (pin PAD_DIP_80X55 38 300 750)
   (pin PAD_DIP_80X55 39 300 850)
   (pin PAD_DIP_80X55 40 300 950)
   (outline (polygon signal 0 -354 -1050 354 -1050 354 1050 -354 1050 -354
     -1050)))
  (image CN1_A
   (pin PAD200SQ52_E 1 0 0)
   (outline (rect signal -114 -114 114 114)))
  (image CN1_A_TP11
   (pin PAD200SQ52_E 1 0 0)
   (outline (polygon signal 0 -114 -114 114 -114 114 114 -114 114 -114 -114)))
  (image CN1_A_TP10
   (pin PAD200SQ52_E 1 0 0)
   (outline (polygon signal 0 -114 -114 114 -114 114 114 -114 114 -114 -114)))
  (image CN1_A_TP9
   (pin PAD200SQ52_E 1 0 0)
   (outline (polygon signal 0 -114 -114 114 -114 114 114 -114 114 -114 -114)))
  (image RES_A
   (pin PAD75CIR38D 2 0 400)
   (pin PAD75CIR38D 1 0 0)
   (outline (rect signal -52 -52 51 451)))
  (image RES_A_R5
   (pin PAD75CIR38D 1 0 0)
   (pin PAD75CIR38D 2 0 400)
   (outline (polygon signal 0 -52 -52 51 -52 51 451 -52 451 -52 -52)))
  (image RES_A_R4
   (pin PAD75CIR38D 1 0 0)
   (pin PAD75CIR38D 2 0 400)
   (outline (polygon signal 0 -52 -52 51 -52 51 451 -52 451 -52 -52)))
  (image RES_A_R3
   (pin PAD75CIR38D 1 0 0)
   (pin PAD75CIR38D 2 0 400)
   (outline (polygon signal 0 -52 -52 51 -52 51 451 -52 451 -52 -52)))
  (image RES_A_R1
   (pin PAD75CIR38D 1 0 0)
   (pin PAD75CIR38D 2 0 400)
   (outline (polygon signal 0 -52 -52 51 -52 51 451 -52 451 -52 -52)))
  (image CN4_A
   (pin PAD_DIP_80X55_E 4 0 -300)
   (pin PAD_DIP_80X55_E 3 0 -200)
   (pin PAD_DIP_80X55_E 2 0 -100)
   (pin PAD_DIP_80X55_E 1 0 0)
   (outline (rect signal -100 -342 100 41))
   (wire_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50))
   (via_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50)))
  (image CN4_A_J4
   (pin PAD_DIP_80X55_E 1 0 0)
   (pin PAD_DIP_80X55_E 2 0 -100)
   (pin PAD_DIP_80X55_E 3 0 -200)
   (pin PAD_DIP_80X55_E 4 0 -300)
   (outline (polygon signal 0 -100 -342 100 -342 100 41 -100 41 -100 -342))
   (wire_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50))
   (via_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50)))
  (image CN4_A_J3
   (pin PAD_DIP_80X55_E 1 0 0)
   (pin PAD_DIP_80X55_E 2 0 -100)
   (pin PAD_DIP_80X55_E 3 0 -200)
   (pin PAD_DIP_80X55_E 4 0 -300)
   (outline (polygon signal 0 -100 -342 100 -342 100 41 -100 41 -100 -342))
   (wire_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50))
   (via_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50)))
  (image CN4_A_J2
   (pin PAD_DIP_80X55_E 1 0 0)
   (pin PAD_DIP_80X55_E 2 0 -100)
   (pin PAD_DIP_80X55_E 3 0 -200)
   (pin PAD_DIP_80X55_E 4 0 -300)
   (outline (polygon signal 0 -100 -342 100 -342 100 41 -100 41 -100 -342))
   (wire_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50))
   (via_keepout (polygon TOP 0 -70 50 -70 -350 70 -350 70 50 -70 50)))
  (image RJ12
   (pin HOLE120 cct_misc_220368664 200 0)
   (pin HOLE120 cct_misc_220368544 -200 0)
   (pin PAD75CIR38D 6 125 250)
   (pin PAD75CIR38D 5 75 350)
   (pin PAD75CIR38D 4 25 250)
   (pin PAD75CIR38D 3 -25 350)
   (pin PAD75CIR38D 2 -75 250)
   (pin PAD75CIR38D 1 -125 350)
   (outline (rect signal -275 -475 275 425))
   (wire_keepout (polygon TOP 0 -275 425 -275 150 275 150 275 425 -275 425))
   (via_keepout (polygon TOP 0 -275 425 -275 150 275 150 275 425 -275 425)))
  (image RJ12_J1
   (pin PAD75CIR38D 1 -125 350)
   (pin PAD75CIR38D 2 -75 250)
   (pin PAD75CIR38D 3 -25 350)
   (pin PAD75CIR38D 4 25 250)
   (pin PAD75CIR38D 5 75 350)
   (pin PAD75CIR38D 6 125 250)
   (pin HOLE120 cct_misc_220368544 -200 0)
   (pin HOLE120 cct_misc_220368664 200 0)
   (outline (polygon signal 0 -275 -475 275 -475 275 425 -275 425 -275 -475))
   (wire_keepout (polygon TOP 0 -275 425 -275 150 275 150 275 425 -275 425))
   (via_keepout (polygon TOP 0 -275 425 -275 150 275 150 275 425 -275 425)))
  (image CAP_A
   (pin PAD100CIR32_E 2 200 0)
   (pin PAD100CIR32_E 1 0 0)
   (outline (rect signal -64 -100 264 100)))
  (image CAP_A_C4
   (pin PAD100CIR32_E 1 0 0)
   (pin PAD100CIR32_E 2 200 0)
   (outline (polygon signal 0 -64 -100 264 -100 264 100 -64 100 -64 -100)))
  (image CAP_A_C3
   (pin PAD100CIR32_E 1 0 0)
   (pin PAD100CIR32_E 2 200 0)
   (outline (polygon signal 0 -64 -100 264 -100 264 100 -64 100 -64 -100)))
  (image CAP_A_C2
   (pin PAD100CIR32_E 1 0 0)
   (pin PAD100CIR32_E 2 200 0)
   (outline (polygon signal 0 -64 -100 264 -100 264 100 -64 100 -64 -100)))
  (image CAP_A_C1
   (pin PAD100CIR32_E 1 0 0)
   (pin PAD100CIR32_E 2 200 0)
   (outline (polygon signal 0 -64 -100 264 -100 264 100 -64 100 -64 -100)))
  (image cct_misc_220336448
   (pin VIA62_28 1 0 0))
  (image cct_misc_220336368
   (pin VIA62_28 1 0 0))
  (image cct_misc_220336288
   (pin VIA62_28 1 0 0))
  (image cct_misc_220336208
   (pin VIA62_28 1 0 0))
  (padstack VIA75_28
   (shape (circle signal 75 0 0)))
  (padstack PAD75SQ49D
   (shape (rect signal -37.5 -37.5 37.5 37.5)))
  (padstack PAD_SW4_G
   (shape (polygon TOP 0 -63 18 -25 -20 25 -20 63 18 41 18 41 58 28 58 28 18
     -5 18 -5 58 -18 58 -18 18 -51 18 -51 58 -63 58 -63 18)))
  (padstack PAD_SW4_F
   (shape (polygon TOP 0 -120 130 -120 50 -50 -20 50 -20 120 50 76 50 76 130
     53 130 53 50 -10 50 -10 130 -33 130 -33 50 -96 50 -96 130 -120 130)))
  (padstack HOLE230
   (shape (circle signal 240 0 0)))
  (padstack PAD_DIP_80X55
   (shape (rect signal -40 -27.5 40 27.5)))
  (padstack PAD200SQ52_E
   (shape (rect signal -100 -100 100 100)))
  (padstack PAD100CIR62D
   (shape (circle signal 100 0 0)))
  (padstack PAD_PLK1X400
   (shape (circle signal 400 0 0)))
  (padstack PAD_PLK1X240
   (shape (circle signal 240 0 0)))
  (padstack PAD125CIR63D
   (shape (circle signal 125 0 0)))
  (padstack PAD_DIP_80X55_E
   (shape (rect signal -40 -27.5 40 27.5)))
  (padstack HOLE120
   (shape (circle signal 130 0 0)))
  (padstack PAD75CIR38D
   (shape (circle signal 75 0 0)))
  (padstack PAD_CMS2512
   (shape (rect TOP -31.5 -69 31.5 69)))
  (padstack PAD_CMS1206
   (shape (rect TOP -24.5 -35.5 24.5 35.5)))
  (padstack PAD_CMS0805
   (shape (rect TOP -20 -30 20 30)))
  (padstack PAD_CMS0603
   (shape (rect TOP -15 -20 15 20)))
  (padstack PAD60CIR36D
   (shape (circle signal 60 0 0)))
  (padstack PAD75CIR32_E
   (shape (circle signal 75 0 0)))
  (padstack PAD62CIR32D
   (shape (circle signal 62 0 0)))
  (padstack PAD125CIR32_E
   (shape (circle signal 125 0 0)))
  (padstack PAD100CIR32_E
   (shape (circle signal 100 0 0)))
  (padstack VIA62_28
   (shape (circle signal 62 0 0))))
 (floor_plan)
 (part_library
  (logical_part_mapping C_CAP_A_22P
   (comp C1 C2))
  (logical_part C_CAP_A_22P
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             1    2                    0 )
   (pin 1               0    G1             1    1                    0 ))
  (logical_part_mapping 'C_CAP_A_0.33 U_CAP_A,CAP_B,CAPC'
   (comp C3))
  (logical_part 'C_CAP_A_0.33 U_CAP_A,CAP_B,CAPC'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             2    2                    0 )
   (pin 1               0    G1             2    1                    0 ))
  (logical_part_mapping 'C_CAP_A_0.1 U_CAP_A,CAP_B,CAPCK'
   (comp C4))
  (logical_part 'C_CAP_A_0.1 U_CAP_A,CAP_B,CAPCK'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             3    2                    0 )
   (pin 1               0    G1             3    1                    0 ))
  (logical_part_mapping PIC_RJ12_RJ12_PIC_RJ12
   (comp J1))
  (logical_part PIC_RJ12_RJ12_PIC_RJ12
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               0    G1             4    _MCLR                0 )
   (pin 3               0    G1             4    VSS                  0 )
   (pin 2               0    G1             4    VDD                  0 )
   (pin 4               0    G1             4    PGD                  0 )
   (pin 5               0    G1             4    PGC                  0 )
   (pin 6               0    G1             4    NC                   0 ))
  (logical_part_mapping CONN4_CN4_A_CONN4
   (comp J2 J3 J4))
  (logical_part CONN4_CN4_A_CONN4
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               0    G1             5    4                    0 )
   (pin 3               0    G1             5    3                    0 )
   (pin 2               0    G1             5    2                    0 )
   (pin 1               0    G1             5    1                    0 ))
  (logical_part_mapping R_RES_A_47K_RES_A,RES_B,RES_C,R
   (comp R1))
  (logical_part R_RES_A_47K_RES_A,RES_B,RES_C,R
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             6    2                    0 )
   (pin 1               0    G1             6    1                    0 ))
  (logical_part_mapping R_RES_A_10K_RES_A,RES_B,RES_C,R
   (comp R3 R4 R5))
  (logical_part R_RES_A_10K_RES_A,RES_B,RES_C,R
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             7    2                    0 )
   (pin 1               0    G1             7    1                    0 ))
  (logical_part_mapping CONN1_CN1_A_CONN1
   (comp TP10 TP11 TP9))
  (logical_part CONN1_CN1_A_CONN1
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               0    G1             8    1                    0 ))
  (logical_part_mapping PIC16C74_0_DIP40_6E_PIC16F877
   (comp U1))
  (logical_part PIC16C74_0_DIP40_6E_PIC16F877
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 32              2    G1             9    VDD#32               0 )
   (pin 11              2    G1             9    VDD#11               0 )
   (pin 10              5    G1             9    'RE2/C\S\/AN7'       0 )
   (pin 9               5    G1             9    'RE1/W\R\/AN6'       0 )
   (pin 8               5    G1             9    'RE0/R\D\/AN5'       0 )
   (pin 30              5    G1             9    RD7/PSP7             0 )
   (pin 29              5    G1             9    RD6/PSP6             0 )
   (pin 28              5    G1             9    RD5/PSP5             0 )
   (pin 27              5    G1             9    RD4/PSP4             0 )
   (pin 22              5    G1             9    RD3/PSP3             0 )
   (pin 21              5    G1             9    RD2/PSP2             0 )
   (pin 20              5    G1             9    RD1/PSP1             0 )
   (pin 19              5    G1             9    RD0/PSP0             0 )
   (pin 26              5    G1             9    RC7/RX/DT            0 )
   (pin 25              5    G1             9    RC6/TX/CK            0 )
   (pin 24              5    G1             9    RC5/SDO              0 )
   (pin 23              5    G1             9    RC4/SDI/SDA          0 )
   (pin 18              5    G1             9    RC3/SCK/SCL          0 )
   (pin 17              5    G1             9    RC2/CCP1             0 )
   (pin 16              5    G1             9    RC1/T1OSI/CCP2       0 )
   (pin 15              5    G1             9    RC0/T1OSO/T1CLK      0 )
   (pin 40              5    G1             9    RB7                  0 )
   (pin 39              5    G1             9    RB6                  0 )
   (pin 38              5    G1             9    RB5                  0 )
   (pin 37              5    G1             9    RB4                  0 )
   (pin 36              5    G1             9    RB3                  0 )
   (pin 35              5    G1             9    RB2                  0 )
   (pin 34              5    G1             9    RB1                  0 )
   (pin 33              5    G1             9    RB0/INT              0 )
   (pin 7               5    G1             9    'RA5/AN4/S\S\'       0 )
   (pin 6               5    G1             9    RA4/T0CLK            0 )
   (pin 5               5    G1             9    RA3/AN3/REF          0 )
   (pin 4               5    G1             9    RA2/AN2              0 )
   (pin 3               5    G1             9    RA1/AN1              0 )
   (pin 2               5    G1             9    RA0/AN0              0 )
   (pin 14              0    G1             9    OSC2/CLKOUT          0 )
   (pin 13              0    G1             9    OSC1/CLK             0 )
   (pin 1               3    G1             9    'M\C\L\R\/VPP'       0 )
   (pin 31              2    G1             9    GND#31               0 )
   (pin 12              2    G1             9    GND#12               0 ))
  (logical_part_mapping ISO121_6_AFFICHEUR_LCD_2X16_LCD
   (comp U2))
  (logical_part ISO121_6_AFFICHEUR_LCD_2X16_LCD
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               2    G1             10   VDD                  0 )
   (pin 3               2    G1             10   V5                   0 )
   (pin 5               2    G1             10   RW                   0 )
   (pin 4               2    G1             10   RS                   0 )
   (pin 16              0    G1             10   K                    0 )
   (pin 1               2    G1             10   GND                  0 )
   (pin 6               2    G1             10   E                    0 )
   (pin 14              0    G1             10   DB7                  0 )
   (pin 13              0    G1             10   DB6                  0 )
   (pin 12              4    G1             10   DB5                  0 )
   (pin 11              0    G1             10   DB4                  0 )
   (pin 10              0    G1             10   DB3                  0 )
   (pin 9               0    G1             10   DB2                  0 )
   (pin 8               0    G1             10   DB1                  0 )
   (pin 7               0    G1             10   DB0                  0 )
   (pin 15              0    G1             10   A                    0 ))
  (logical_part_mapping POUSSOIR_SW4_A_BP1_SW4_A,SW4_B,
   (comp U5))
  (logical_part POUSSOIR_SW4_A_BP1_SW4_A,SW4_B,
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             11   2                    0 )
   (pin 1               0    G1             11   1                    0 ))
  (logical_part_mapping POUSSOIR_SW4_A_BP2_SW4_A,SW4_B,
   (comp U6))
  (logical_part POUSSOIR_SW4_A_BP2_SW4_A,SW4_B,
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             12   2                    0 )
   (pin 1               0    G1             12   1                    0 ))
  (logical_part_mapping POUSSOIR_SW4_A_BP3_SW4_A,SW4_B,
   (comp U7))
  (logical_part POUSSOIR_SW4_A_BP3_SW4_A,SW4_B,
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             13   2                    0 )
   (pin 1               0    G1             13   1                    0 ))
  (logical_part_mapping POUSSOIR_SW4_A_BP4_SW4_A,SW4_B,
   (comp U8))
  (logical_part POUSSOIR_SW4_A_BP4_SW4_A,SW4_B,
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             14   2                    0 )
   (pin 1               0    G1             14   1                    0 ))
  (logical_part_mapping LM7805_TO220_E_LM7805
   (comp U9))
  (logical_part LM7805_TO220_E_LM7805
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               4    G1             15   VOUT                 0 )
   (pin 1               3    G1             15   VIN                  0 )
   (pin 3               0    G1             15   GND                  0 ))
  (logical_part_mapping 'QUARTZ_XTAL_A_20 MHZ_XTAL_A,XTA'
   (comp Y1))
  (logical_part 'QUARTZ_XTAL_A_20 MHZ_XTAL_A,XTA'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             16   2                    0 )
   (pin 1               0    G1             16   1                    0 )))
 (network
  (net N27067
   (pins U1-38))
  (net N26913
   (pins U1-37))
  (net N26761
   (pins U1-35))
  (net N26611
   (pins U1-34))
  (net N26463
   (pins U1-33))
  (net N26317
   (pins U1-7))
  (net N26173
   (pins U1-6))
  (net N26031
   (pins U1-5))
  (net N25891
   (pins U1-24))
  (net N25753
   (pins U1-23))
  (net N25617
   (pins U1-18))
  (net RB3
   (pins J1-6 U1-36))
  (net N24490
   (pins J1-1))
  (net N15655
   (pins J1-2))
  (net RB7
   (pins J1-4 U1-40))
  (net RA0
   (pins J2-1 U1-2 J3-1))
  (net RA1
   (pins J2-2 U1-3 J3-2))
  (net N11738
   (pins U1-14 Y1-1 C2-2))
  (net RE2
   (pins U1-10 U2-6 J4-1))
  (net RE1
   (pins U1-9 U2-5 J3-4))
  (net RE0
   (pins U1-8 U2-4 J3-3))
  (net RD4
   (pins U2-11 U1-27))
  (net RD6
   (pins U2-13 U1-29))
  (net RD5
   (pins U2-12 U1-28))
  (net RD7
   (pins U2-14 U1-30))
  (net RD2
   (pins U2-9 U1-21))
  (net RD3
   (pins U2-10 U1-22))
  (net RD1
   (pins U2-8 U1-20))
  (net RD0
   (pins U2-7 U1-19))
  (net N05170
   (pins U1-13 Y1-2 C1-2))
  (net RESET
   (pins U1-1 U5-1 R1-1))
  (net RB6
   (pins J1-5 U1-39))
  (net N48908
   (pins TP9-1 C3-2 U9-1))
  (net N06156
   (pins U1-26))
  (net N22353
   (pins U1-4))
  (net N06229
   (pins U1-25))
  (net RC1
   (pins U1-16 R4-2 U7-1))
  (net RC2
   (pins U1-17 R5-2 U8-1))
  (net RC0
   (pins U1-15 U6-1 R3-2))
  (net VDD
   (pins U1-32 U1-11 U2-2 J2-3 R1-2 U2-3 U7-2 U6-2 U8-2 U9-2 C4-2))
  (net GND
   (pins J1-3 U1-31 U1-12 U2-1 C2-1 C1-1 J2-4 U5-2 C3-1 TP10-1 U9-3 C4-1
    TP11-1 R3-1 R4-1 R5-1 J4-2)))
 (wiring)
 (colors
  (color 16 color16 149 0 74)
  (color 17 color17 255 255 0)
  (color 18 color18 88 88 88)
  (color 19 color19 135 113 95)
  (color 20 color20 172 94 64)
  (color 21 color21 216 5 21)
  (color 22 color22 226 128 18)
  (color 23 color23 181 181 0)
  (color 24 color24 99 139 58)
  (color 25 color25 0 162 0)
  (color 26 color26 0 170 123)
  (color 27 color27 0 151 183)
  (color 28 color28 0 112 223)
  (color 29 color29 0 0 227)
  (color 30 color30 141 0 217)
  (color 31 color31 191 0 191)
  (color 32 color32 215 0 107)
  (color 33 color33 0 255 0)
  (color 34 color34 131 131 131)
  (color 35 color35 156 134 114)
  (color 36 color36 202 133 106)
  (color 37 color37 252 78 90)
  (color 38 color38 239 155 63)
  (color 39 color39 215 215 0)
  (color 40 color40 129 180 78)
  (color 41 color41 0 221 0)
  (color 42 color42 0 215 155)
  (color 43 color43 1 192 233)
  (color 44 color44 51 152 255)
  (color 45 color45 100 100 255)
  (color 46 color46 189 66 255)
  (color 47 color47 242 0 242)
  (color 48 color48 255 51 153)
  (color 49 color49 0 0 255)
  (color 50 color50 172 172 172)
  (color 51 color51 169 149 131)
  (color 52 color52 216 160 139)
  (color 53 color53 252 122 132)
  (color 54 color54 242 176 104)
  (color 55 color55 240 240 0)
  (color 56 color56 157 197 118)
  (color 57 color57 38 255 38)
  (color 58 color58 0 244 177)
  (color 59 color59 17 214 255)
  (color 60 color60 98 176 254)
  (color 61 color61 130 130 255)
  (color 62 color62 206 115 255)
  (color 63 color63 255 111 255)
  (color 64 color64 255 119 187)
  (color 65 color65 255 0 255)
  (color 66 color66 217 217 217)
  (color 67 color67 186 169 154)
  (color 68 color68 231 182 169)
  (color 69 color69 253 162 168)
  (color 70 color70 247 199 147)
  (color 71 color71 255 255 140)
  (color 72 color72 192 218 167)
  (color 73 color73 138 255 138)
  (color 74 color74 117 255 217)
  (color 75 color75 145 236 255)
  (color 76 color76 151 203 255)
  (color 77 color77 176 176 255)
  (color 78 color78 223 164 255)
  (color 79 color79 255 168 255)
  (color 80 color80 255 176 216)
  (color 81 color81 0 255 255)
  (color 82 color82 255 255 255)
  (color 83 color83 202 189 170)
  (color 84 color84 235 199 190)
  (color 85 color85 254 197 201)
  (color 86 color86 251 216 181)
  (color 87 color87 255 255 187)
  (color 88 color88 213 231 194)
  (color 89 color89 189 255 189)
  (color 90 color90 176 255 230)
  (color 91 color91 185 241 255)
  (color 92 color92 191 223 255)
  (color 93 color93 198 198 255)
  (color 94 color94 233 191 255)
  (color 95 color95 255 198 255)
  (color 96 color96 255 198 255)
  (color 97 color97 255 0 0)
  (color 98 color98 250 120 120)
  (color 0 background 170 210 255)
  (color 1 blue 0 0 255)
  (color 2 green 0 255 0)
  (color 3 violet 175 0 175)
  (color 4 red 255 0 0)
  (color 5 magenta 125 0 125)
  (color 6 white 255 255 255)
  (color 7 lgtgray 180 180 180)
  (color 8 drkgray 120 120 120)
  (color 9 drkblue 0 0 170)
  (color 10 drkgreen 0 170 0)
  (color 11 coral 255 127 0)
  (color 12 drkred 170 0 0)
  (color 13 lgtmgnta 255 0 255)
  (color 14 yellow 255 255 0)
  (color 15 black 0 0 0)
  (set_color background black)
  (set_color via drkgreen)
  (set_color thru drkgray)
  (set_color select color82)
  (set_color highlight color58)
  (set_color antipad white)
  (set_color guide color59)
  (set_color histogram grid color82)
  (set_color histogram segment red)
  (set_color histogram peak red)
  (set_color grid via color82)
  (set_color grid wiring color82)
  (set_color grid place color82)
  (set_color grid manuf color82)
  (set_color grid major route color82)
  (set_color grid major place color82)
  (set_color error clearance yellow)
  (set_color error length yellow)
  (set_color error crosstalk white)
  (set_color error balance white)
  (set_color error placement white)
  (set_color routability min green)
  (set_color routability max red)
  (set_color iroute target white)
  (set_color testpoint color24)
  (set_color protect white)
  (set_color fix component lgtmgnta)
  (set_color component front color74)
  (set_color component back magenta)
  (set_color site white)
  (set_color ruler drkgray)
  (set_color rowcolumn white)
  (set_color viakeepouts color35)
  (set_color signal 1 color33)
  (set_color signal 2 blue)))
