set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {full_adder_1_bit.vho full_adder_1_bit_vhd.sdo}}
}
