
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_4.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_border line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border ireg_inner mul_inner pe_inner array_4
set current_design array_4
array_4
link

  Linking design 'array_4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_4                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_4' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_OWIDTH24 line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_4' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_OWIDTH24 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH16 line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][15] ifm[3][14] ifm[3][13] ifm[3][12] ifm[3][11] ifm[3][10] ifm[3][9] ifm[3][8] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][15] ifm[2][14] ifm[2][13] ifm[2][12] ifm[2][11] ifm[2][10] ifm[2][9] ifm[2][8] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][15] ifm[1][14] ifm[1][13] ifm[1][12] ifm[1][11] ifm[1][10] ifm[1][9] ifm[1][8] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][15] ifm[0][14] ifm[0][13] ifm[0][12] ifm[0][11] ifm[0][10] ifm[0][9] ifm[0][8] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][14] wght_abs[3][13] wght_abs[3][12] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][15] ifm[3][14] ifm[3][13] ifm[3][12] ifm[3][11] ifm[3][10] ifm[3][9] ifm[3][8] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][15] ifm[2][14] ifm[2][13] ifm[2][12] ifm[2][11] ifm[2][10] ifm[2][9] ifm[2][8] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][15] ifm[1][14] ifm[1][13] ifm[1][12] ifm[1][11] ifm[1][10] ifm[1][9] ifm[1][8] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][15] ifm[0][14] ifm[0][13] ifm[0][12] ifm[0][11] ifm[0][10] ifm[0][9] ifm[0][8] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][14] wght_abs[3][13] wght_abs[3][12] wght_abs[3][11] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_4'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 265 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH16_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH16_OWIDTH24_0'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_OWIDTH24_0'
  Processing 'array_4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0'
  Processing 'mul_inner_WIDTH16_1_DW01_cmp2_0'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_3'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'mul_border_WIDTH16_1_DW01_dec_0'
  Processing 'sobol16_1_DW01_add_0_DW01_add_4'
  Processing 'ireg_border_WIDTH16_1_DW01_sub_0'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_8'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'mul_border_WIDTH16_2_DW01_dec_0_DW01_dec_1'
  Processing 'sobol16_2_DW01_add_0_DW01_add_9'
  Processing 'ireg_border_WIDTH16_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'mul_border_WIDTH16_3_DW01_dec_0_DW01_dec_2'
  Processing 'sobol16_3_DW01_add_0_DW01_add_14'
  Processing 'ireg_border_WIDTH16_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_15'
  Processing 'mul_inner_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_18'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'mul_border_WIDTH16_0_DW01_dec_0_DW01_dec_3'
  Processing 'sobol16_0_DW01_add_0_DW01_add_19'
  Processing 'ireg_border_WIDTH16_0_DW01_sub_0_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   22909.0      0.38      42.1       0.4                          
    0:00:15   22909.0      0.38      42.1       0.4                          
    0:00:15   22909.0      0.38      42.1       0.4                          
    0:00:15   22909.0      0.38      42.1       0.4                          
    0:00:15   22909.0      0.38      42.1       0.4                          
    0:00:16   21550.1      0.40      38.6       0.2                          
    0:00:16   21583.7      0.36      36.8       0.1                          
    0:00:17   21620.0      0.33      35.4       0.1                          
    0:00:17   21643.2      0.33      33.3       0.0                          
    0:00:17   21665.8      0.32      31.8       0.0                          
    0:00:17   21677.7      0.31      30.9       0.0                          
    0:00:18   21697.5      0.31      29.9       0.0                          
    0:00:18   21703.6      0.31      29.3       0.0                          
    0:00:18   21723.2      0.31      29.2       0.0                          
    0:00:18   21756.0      0.29      28.2       0.0                          
    0:00:18   21774.3      0.29      27.5       0.0                          
    0:00:18   21791.1      0.29      26.7       0.0                          
    0:00:18   21806.6      0.29      26.4       0.0                          
    0:00:19   21808.4      0.29      26.1       0.0                          
    0:00:19   21821.6      0.29      26.3       0.0                          
    0:00:19   21832.0      0.29      26.3       0.0                          
    0:00:19   21842.4      0.29      25.9       0.0                          
    0:00:19   21840.6      0.29      26.3       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21842.2      0.29      26.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19   21842.2      0.29      26.2       0.0                          
    0:00:19   21845.5      0.29      26.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:19   21866.0      0.27      25.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:19   21887.6      0.26      25.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:19   21899.8      0.26      25.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:19   21904.2      0.26      24.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   21919.7      0.25      24.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   21932.1      0.25      24.2       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   21934.7      0.25      23.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   21948.4      0.25      23.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   21964.9      0.25      22.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   21972.5      0.24      22.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   21974.1      0.24      22.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   21980.9      0.24      22.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22015.0      0.24      22.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   22018.5      0.24      21.8       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22039.1      0.24      21.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22047.2      0.24      21.1       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22061.7      0.23      20.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22071.9      0.23      20.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   22086.4      0.23      20.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:20   22121.5      0.23      19.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:20   22120.7      0.23      19.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22119.7      0.22      19.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22142.0      0.22      19.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:21   22151.2      0.22      18.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22157.0      0.22      18.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22165.7      0.22      18.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22192.4      0.22      18.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22213.5      0.22      18.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22236.8      0.22      17.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22238.1      0.22      17.3       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22238.1      0.21      17.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22253.6      0.21      16.9       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22291.5      0.21      16.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22314.9      0.21      16.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:21   22315.9      0.21      16.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:21   22314.9      0.21      16.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:21   22334.4      0.20      15.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:22   22365.4      0.20      15.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22387.8      0.20      15.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22417.3      0.20      15.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:22   22449.6      0.20      15.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22481.6      0.19      14.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22493.5      0.19      14.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22541.3      0.19      13.8       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22572.1      0.19      13.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:22   22576.9      0.19      13.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22600.8      0.18      13.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22613.0      0.18      12.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22674.7      0.18      12.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22704.7      0.18      11.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22727.6      0.17      10.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:22   22753.8      0.17      10.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22771.3      0.17      10.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:22   22797.0      0.16       9.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:22   22812.5      0.16       9.6       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:23   22813.2      0.16       9.6       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:23   22826.2      0.16       9.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22834.6      0.16       9.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22848.8      0.16       9.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:23   22853.4      0.15       9.1       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:23   22874.0      0.15       8.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:23   22908.5      0.15       8.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22945.6      0.15       8.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:23   22952.0      0.15       8.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22955.3      0.15       8.2       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22957.6      0.15       8.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   22981.7      0.14       7.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:23   22994.4      0.14       7.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23027.7      0.14       7.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:23   23024.9      0.14       7.5       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:24   23031.8      0.14       7.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:24   23036.1      0.14       7.3       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23113.4      0.14       6.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:24   23106.3      0.14       6.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23177.9      0.13       6.3       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23205.6      0.13       6.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23215.3      0.13       6.0       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23219.6      0.13       6.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23264.1      0.13       5.8       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23273.5      0.13       5.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23282.4      0.12       5.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:24   23305.8      0.12       5.3       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:24   23305.0      0.12       5.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:24   23322.5      0.11       4.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:24   23322.8      0.11       4.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:24   23325.1      0.11       4.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23329.9      0.11       4.7       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23366.5      0.11       4.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23369.3      0.11       4.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:25   23369.6      0.11       4.5       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:25   23371.1      0.11       4.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:25   23416.6      0.10       4.3       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23419.1      0.10       4.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23420.4      0.10       4.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23435.9      0.10       4.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:25   23455.2      0.10       3.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23469.2      0.10       3.8       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23495.9      0.10       3.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23519.2      0.10       3.7       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23528.4      0.09       3.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23532.2      0.09       3.5       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:25   23531.7      0.09       3.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:26   23535.5      0.09       3.5       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23538.3      0.09       3.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23553.6      0.09       3.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23553.8      0.09       3.4       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23563.2      0.08       3.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23563.0      0.08       3.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23623.2      0.08       3.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:26   23667.2      0.08       3.0       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23680.1      0.08       3.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23717.0      0.08       3.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:26   23737.3      0.08       2.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23753.1      0.08       2.8       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23772.4      0.08       2.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23777.2      0.07       2.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23799.8      0.07       2.6       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23825.5      0.07       2.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:26   23848.1      0.07       2.3       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   23856.0      0.07       2.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   23881.9      0.07       2.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   23882.7      0.07       2.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23885.2      0.07       2.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23895.9      0.07       2.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   23898.2      0.07       2.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23896.7      0.07       2.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23893.3      0.06       2.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   23916.7      0.06       2.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23921.3      0.06       2.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23900.7      0.06       2.1       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:27   23913.2      0.06       2.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:27   23911.9      0.06       2.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:27   23923.1      0.06       2.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   23923.6      0.06       2.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:27   23938.1      0.06       2.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   23951.0      0.06       2.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   23958.9      0.06       2.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:28   23972.6      0.06       1.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:28   23984.6      0.06       1.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   23989.7      0.05       1.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24014.6      0.05       1.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24026.3      0.05       1.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:28   24031.1      0.05       1.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24023.7      0.05       1.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24058.8      0.05       1.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:28   24056.0      0.05       1.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24075.3      0.05       1.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:28   24099.2      0.05       1.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:28   24100.7      0.05       1.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24102.8      0.04       1.5       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24093.9      0.04       1.5       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24093.9      0.04       1.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24102.3      0.04       1.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24106.3      0.04       1.5       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:29   24135.3      0.04       1.4       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24138.9      0.04       1.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24139.9      0.04       1.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:29   24139.9      0.04       1.4       0.0                          
    0:00:30   23890.3      0.04       1.3       3.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   23890.3      0.04       0.4       3.0                          
    0:00:30   23910.4      0.04       0.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:30   23915.7      0.04       0.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:30   23903.0      0.03       0.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:30   23903.0      0.03       0.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:30   23925.4      0.03       0.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:30   23930.7      0.03       0.3       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   23930.7      0.03       0.3       0.0 genblk3[1].U_pe_border/U_ireg_border/n3
    0:00:31   23934.8      0.03       0.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   23936.0      0.03       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:31   23952.6      0.03       0.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   23974.7      0.03       0.1       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:31   23988.9      0.02       0.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:31   23998.6      0.01       0.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:31   23998.3      0.01       0.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:31   23998.8      0.00       0.0       0.0                          
    0:00:31   23996.0      0.00       0.0       0.0                          
    0:00:31   23997.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31   23997.8      0.00       0.0       0.0                          
    0:00:31   23997.8      0.00       0.0       0.0                          
    0:00:32   22994.7      0.03       0.2       0.0                          
    0:00:32   22585.3      0.03       0.2       0.0                          
    0:00:32   22554.3      0.03       0.2       0.0                          
    0:00:32   22539.0      0.03       0.2       0.0                          
    0:00:32   22539.0      0.03       0.2       0.0                          
    0:00:32   22539.0      0.03       0.2       0.0                          
    0:00:32   22540.3      0.07       1.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:32   22540.8      0.07       1.4       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22657.2      0.02       0.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22658.2      0.02       0.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22659.2      0.02       0.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[14]/D
    0:00:33   22663.0      0.02       0.4       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22655.7      0.02       0.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22661.0      0.02       0.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:33   22686.4      0.02       0.3       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22679.8      0.02       0.3       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22685.9      0.02       0.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22684.1      0.02       0.2       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22681.3      0.02       0.2       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:33   22709.8      0.02       0.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:33   22717.4      0.02       0.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22717.9      0.02       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:34   22717.9      0.02       0.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22720.0      0.02       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:34   22720.0      0.01       0.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:34   22702.9      0.01       0.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22703.4      0.01       0.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:34   22715.4      0.01       0.1       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:34   22715.1      0.01       0.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22737.2      0.01       0.1       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22742.8      0.01       0.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:34   22745.9      0.01       0.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:34   22745.1      0.01       0.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:34   22744.1      0.02       0.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:00:34   22740.3      0.01       0.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:35   22742.6      0.01       0.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:35   22744.6      0.01       0.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:35   22745.4      0.00       0.0       0.0                          
    0:00:35   22213.2      0.02       0.1       0.0                          
    0:00:35   22129.1      0.02       0.1       0.0                          
    0:00:35   22128.1      0.02       0.1       0.0                          
    0:00:35   22128.1      0.02       0.1       0.0                          
    0:00:35   22128.1      0.02       0.1       0.0                          
    0:00:35   22120.4      0.02       0.1       0.0                          
    0:00:35   22120.4      0.02       0.1       0.0                          
    0:00:35   22120.4      0.02       0.1       0.0                          
    0:00:36   22135.7      0.02       0.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:36   22163.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 13:25:57 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    44

Cells                                                             116
    Connected to power or ground (LINT-32)                        112
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 102 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_4'
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:47   23641.5      0.94     120.5      12.5                                0.00  
    0:00:47   23604.1      0.95     119.7      12.5                                0.00  
    0:00:47   23604.1      0.95     119.7      12.5                                0.00  
    0:00:47   23604.1      0.95     119.7      12.5                                0.00  
    0:00:47   23604.1      0.95     119.7      12.5                                0.00  
    0:00:48   21873.2      0.93      65.9       1.4                                0.00  
    0:00:49   21849.0      0.92      64.2       1.4                                0.00  
    0:00:49   21856.1      0.89      61.6       1.4                                0.00  
    0:00:49   21864.0      0.86      58.3       1.4                                0.00  
    0:00:49   21866.3      0.79      56.0       1.4                                0.00  
    0:00:49   21879.0      0.72      50.2       1.4                                0.00  
    0:00:49   21891.2      0.69      43.8       1.4                                0.00  
    0:00:50   21901.1      0.62      42.4       1.4                                0.00  
    0:00:50   21908.0      0.62      40.4       1.4                                0.00  
    0:00:50   21908.0      0.62      40.4       1.4                                0.00  
    0:00:50   21908.0      0.62      40.4       1.4                                0.00  
    0:00:50   21919.7      0.62      40.3       0.6                                0.00  
    0:00:50   21927.5      0.62      40.2       0.4                                0.00  
    0:00:50   21926.3      0.62      40.2       0.1                                0.00  
    0:00:50   21926.3      0.62      40.2       0.1                                0.00  
    0:00:50   21926.3      0.62      40.2       0.1                                0.00  
    0:00:50   21926.3      0.62      40.2       0.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:50   21926.3      0.62      40.2       0.1                                0.00  
    0:00:50   21966.9      0.52      38.3       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:50   22007.6      0.50      37.1       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:50   22041.7      0.48      36.0       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:50   22119.4      0.46      35.2       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:50   22132.9      0.46      34.8       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:50   22166.9      0.45      33.5       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:50   22197.4      0.44      31.9       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22251.6      0.43      29.7       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22277.8      0.40      26.4       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22299.1      0.40      25.2       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22311.3      0.37      23.0       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22332.1      0.36      21.7       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22340.5      0.35      21.4       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22358.3      0.34      21.0       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22367.7      0.34      20.7       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22423.6      0.33      20.2       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22465.3      0.31      19.3       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22501.4      0.30      18.1       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22518.9      0.30      17.7       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22539.5      0.29      17.5       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:51   22549.4      0.29      17.3       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:51   22550.5      0.29      17.3       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22570.5      0.28      16.7       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22575.1      0.28      16.0       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22592.1      0.27      15.5       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22635.8      0.27      15.2       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22674.5      0.26      14.7       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22671.4      0.26      14.6       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22701.2      0.26      14.2       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22723.0      0.25      13.8       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22742.1      0.25      13.5       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22753.5      0.24      13.4       0.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22782.2      0.24      13.0       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:00:52   22806.4      0.23      12.8       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:52   22827.5      0.23      12.7       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:52   22831.0      0.23      12.6       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   22835.6      0.23      12.3       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22848.8      0.22      11.8       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22839.2      0.22      11.6       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   22860.8      0.21      11.2       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:00:53   22892.0      0.21      10.3       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:00:53   22896.3      0.20      10.1       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22904.2      0.20      10.0       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22912.9      0.19       9.7       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22915.9      0.19       9.5       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   22952.5      0.18       9.1       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   22959.4      0.18       9.0       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   22968.8      0.17       8.6       0.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:00:53   22992.2      0.17       8.5       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:53   22999.3      0.17       8.1       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:53   23001.8      0.17       8.0       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   23051.4      0.16       7.3       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23070.7      0.16       7.1       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:54   23089.0      0.16       7.0       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23122.5      0.16       6.9       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:54   23163.7      0.15       6.6       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23174.4      0.15       6.4       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23199.8      0.15       6.3       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23215.5      0.14       6.3       2.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:54   23229.5      0.14       5.9       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23241.2      0.14       5.8       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23265.9      0.14       5.6       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:54   23290.8      0.13       5.4       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:54   23294.6      0.13       5.0       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23306.0      0.13       4.9       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23311.9      0.12       4.8       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:54   23323.8      0.11       4.5       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:54   23352.5      0.11       4.5       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23352.5      0.11       4.6       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23351.8      0.11       4.6       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23369.6      0.11       4.4       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23382.0      0.10       4.3       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23413.0      0.10       3.8       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   23411.7      0.10       3.6       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23422.4      0.10       3.6       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23427.2      0.09       3.5       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23445.0      0.09       3.3       2.4 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23456.5      0.09       3.2       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23459.3      0.09       3.1       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:55   23468.2      0.08       3.0       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   23485.7      0.08       3.0       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:55   23510.6      0.08       2.9       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23515.7      0.08       2.8       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:56   23529.9      0.07       2.5       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23543.4      0.07       2.2       2.4 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23554.1      0.07       2.1       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23554.6      0.07       2.0       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:56   23562.2      0.07       1.9       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23579.2      0.06       1.9       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23591.2      0.06       1.6       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:56   23594.2      0.05       1.5       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:56   23607.4      0.05       1.5       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:56   23646.3      0.05       1.4       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23652.4      0.05       1.3       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23669.7      0.05       1.3       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:56   23678.6      0.04       1.2       2.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23681.6      0.04       1.2       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23692.3      0.04       0.9       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23696.9      0.04       0.7       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23713.4      0.03       0.7       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23724.6      0.03       0.7       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:57   23723.8      0.03       0.6       2.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23724.6      0.02       0.6       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23724.9      0.02       0.6       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:00:57   23728.9      0.02       0.5       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:57   23729.9      0.02       0.4       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23732.0      0.02       0.4       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:00:58   23732.0      0.02       0.4       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23737.3      0.02       0.4       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23734.8      0.02       0.3       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23734.0      0.01       0.3       2.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:58   23749.0      0.01       0.2       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:58   23762.2      0.01       0.2       2.4 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:00:58   23804.9      0.01       0.2       4.8                                0.00  
    0:00:58   23773.6      0.01       0.2       4.8 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   23771.6      0.01       0.2       4.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   23800.1      0.01       0.2       4.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   23792.7      0.01       0.1       4.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   23792.7      0.01       0.1       4.8 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:00:59   23794.2      0.01       0.1       4.8 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:00   23786.4      0.01       0.1       4.8 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:00   23844.0      0.01       0.1       4.8                                0.00  
    0:01:00   23844.8      0.01       0.1       4.8 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:00   23844.3      0.01       0.1       4.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   23841.5      0.01       0.1       4.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:01:01   23840.0      0.01       0.1       4.8 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   23866.2      0.01       0.0       2.5                                0.00  
    0:01:01   23866.4      0.01       0.0       2.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:01   23871.7      0.01       0.0       2.4                                0.00  
    0:01:01   23873.5      0.01       0.0       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:01:02   23874.0      0.01       0.0       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:01:02   23925.9      0.00       0.0       2.4 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   23926.6      0.00       0.0       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:01:02   23985.1      0.00       0.0       4.4                                0.00  
    0:01:02   23983.8      0.00       0.0       4.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:02   23974.9      0.00       0.0       4.4 genblk3[3].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:01:02   23963.2      0.00       0.0       4.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:03   23951.5      0.00       0.0       4.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:03   23934.3      0.00       0.0       4.4                                0.00  
    0:01:04   23157.9      0.00       0.0       6.1                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:04   23157.9      0.00       0.0       6.1                                0.00  
    0:01:05   23165.7      0.00       0.0       0.1                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:05   23165.7      0.00       0.0       0.1                                0.00  
    0:01:05   23165.7      0.00       0.0       0.1                                0.00  
    0:01:06   22236.1      0.02       0.2       0.1                                0.00  
    0:01:06   21978.4      0.02       0.2       0.1                                0.00  
    0:01:06   21917.9      0.02       0.2       0.1                                0.00  
    0:01:06   21894.5      0.03       0.3       0.1                                0.00  
    0:01:06   21883.1      0.03       0.4       0.1                                0.00  
    0:01:06   21883.1      0.03       0.4       0.1                                0.00  
    0:01:06   21883.6      0.03       0.4       0.1 net63499                       0.00  
    0:01:07   21884.3      0.03       0.4       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:07   21883.1      0.02       0.3       0.1                                0.00  
    0:01:07   21882.6      0.02       0.3       0.1                                0.00  
    0:01:07   21884.6      0.02       0.3       0.1                                0.00  
    0:01:07   21883.3      0.02       0.2       0.1                                0.00  
    0:01:07   21589.0      0.02       0.3       0.1                                0.00  
    0:01:07   21469.6      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:07   21452.5      0.02       0.3       0.1                                0.00  
    0:01:08   21453.1      0.02       0.3       0.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:08   21454.3      0.02       0.3       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:01:09   21468.6      0.02       0.2       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:01:09   21466.5      0.02       0.2       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   21466.5      0.01       0.2       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   21466.5      0.01       0.2       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:09   21466.3      0.01       0.2       0.1                                0.00  
    0:01:09   21462.2      0.01       0.2       0.1                                0.00  
    0:01:09   21459.7      0.01       0.2       0.1                                0.00  
    0:01:09   21455.9      0.01       0.1       0.1                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_4_area.txt
report_power > array_4_power.txt
report_timing -delay min > array_4_min_delay.txt
report_timing -delay max > array_4_max_delay.txt
#### write out final netlist ######
write -format verilog array_4 -output array_4.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unarytemporal/array_4.vg'.
1
exit
Memory usage for this session 188 Mbytes.
Memory usage for this session including child processes 188 Mbytes.
CPU usage for this session 69 seconds ( 0.02 hours ).
Elapsed time for this session 72 seconds ( 0.02 hours ).

Thank you...
