============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Fri Mar 10 09:38:24 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 0000111100000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2116/23 useful/useless nets, 1206/4 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1849/20 useful/useless nets, 1553/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 318 better
SYN-1014 : Optimize round 2
SYN-1032 : 1593/45 useful/useless nets, 1297/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1617/157 useful/useless nets, 1344/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 2009/18 useful/useless nets, 1736/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 7469, tnet num: 2009, tinst num: 1735, tnode num: 9499, tedge num: 11539.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2009 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.61), #lev = 6 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.61), #lev = 6 (1.97)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 187 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.474855s wall, 1.265625s user + 0.078125s system = 1.343750s CPU (91.1%)

RUN-1004 : used memory is 144 MB, reserved memory is 115 MB, peak memory is 159 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1194 instances
RUN-0007 : 450 luts, 529 seqs, 103 mslices, 61 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1475 nets
RUN-1001 : 875 nets have 2 pins
RUN-1001 : 459 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     259     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1192 instances, 450 luts, 529 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6297, tnet num: 1473, tinst num: 1192, tnode num: 8366, tedge num: 10560.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.225597s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (76.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 364296
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1192.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 245391, overlap = 72
PHY-3002 : Step(2): len = 167981, overlap = 72
PHY-3002 : Step(3): len = 108057, overlap = 72
PHY-3002 : Step(4): len = 81684.1, overlap = 72
PHY-3002 : Step(5): len = 77742.1, overlap = 72
PHY-3002 : Step(6): len = 65770.7, overlap = 72
PHY-3002 : Step(7): len = 58667.4, overlap = 72
PHY-3002 : Step(8): len = 52805.6, overlap = 72
PHY-3002 : Step(9): len = 49006.3, overlap = 72
PHY-3002 : Step(10): len = 45288.9, overlap = 72
PHY-3002 : Step(11): len = 43074.9, overlap = 72
PHY-3002 : Step(12): len = 41906.8, overlap = 72
PHY-3002 : Step(13): len = 38698.7, overlap = 72
PHY-3002 : Step(14): len = 37474.3, overlap = 72
PHY-3002 : Step(15): len = 35540.2, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36395e-06
PHY-3002 : Step(16): len = 34476, overlap = 72
PHY-3002 : Step(17): len = 36928, overlap = 65.25
PHY-3002 : Step(18): len = 38290.9, overlap = 67.5
PHY-3002 : Step(19): len = 34963.7, overlap = 58.5
PHY-3002 : Step(20): len = 34671.3, overlap = 54
PHY-3002 : Step(21): len = 34885.7, overlap = 54
PHY-3002 : Step(22): len = 34153.4, overlap = 60.75
PHY-3002 : Step(23): len = 33945.1, overlap = 56.25
PHY-3002 : Step(24): len = 31876, overlap = 63
PHY-3002 : Step(25): len = 32095.7, overlap = 63
PHY-3002 : Step(26): len = 29891, overlap = 63
PHY-3002 : Step(27): len = 29599.7, overlap = 69.75
PHY-3002 : Step(28): len = 29784.3, overlap = 69.75
PHY-3002 : Step(29): len = 29391.8, overlap = 69.75
PHY-3002 : Step(30): len = 28887.2, overlap = 69.875
PHY-3002 : Step(31): len = 28782.4, overlap = 69.75
PHY-3002 : Step(32): len = 28468.7, overlap = 70.4375
PHY-3002 : Step(33): len = 27062.8, overlap = 70.25
PHY-3002 : Step(34): len = 26595.6, overlap = 72.5
PHY-3002 : Step(35): len = 26650.5, overlap = 72.75
PHY-3002 : Step(36): len = 26553.9, overlap = 73.25
PHY-3002 : Step(37): len = 25738.5, overlap = 72.7812
PHY-3002 : Step(38): len = 24950, overlap = 76.0625
PHY-3002 : Step(39): len = 24810.7, overlap = 73.5625
PHY-3002 : Step(40): len = 24275.4, overlap = 73.2188
PHY-3002 : Step(41): len = 24548.8, overlap = 73.3438
PHY-3002 : Step(42): len = 24704.3, overlap = 72.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.72789e-06
PHY-3002 : Step(43): len = 24587.4, overlap = 72.9062
PHY-3002 : Step(44): len = 24587.4, overlap = 72.9062
PHY-3002 : Step(45): len = 24359, overlap = 72.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.45578e-06
PHY-3002 : Step(46): len = 25753.6, overlap = 59.2188
PHY-3002 : Step(47): len = 26288.1, overlap = 56.7812
PHY-3002 : Step(48): len = 28118.7, overlap = 59.0312
PHY-3002 : Step(49): len = 28631.9, overlap = 59.0312
PHY-3002 : Step(50): len = 29149.4, overlap = 54.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011306s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.17063e-05
PHY-3002 : Step(51): len = 40402.5, overlap = 14.8438
PHY-3002 : Step(52): len = 40712.6, overlap = 15.4688
PHY-3002 : Step(53): len = 38848.5, overlap = 16.2812
PHY-3002 : Step(54): len = 39266.9, overlap = 15.4688
PHY-3002 : Step(55): len = 38582.7, overlap = 16.5312
PHY-3002 : Step(56): len = 38160.6, overlap = 15.625
PHY-3002 : Step(57): len = 37184, overlap = 17.25
PHY-3002 : Step(58): len = 37398.2, overlap = 18.125
PHY-3002 : Step(59): len = 37232.8, overlap = 17.5
PHY-3002 : Step(60): len = 36954, overlap = 14.9688
PHY-3002 : Step(61): len = 35989, overlap = 12.9375
PHY-3002 : Step(62): len = 36050.6, overlap = 13.6875
PHY-3002 : Step(63): len = 35946.6, overlap = 14.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143413
PHY-3002 : Step(64): len = 34893.3, overlap = 15.375
PHY-3002 : Step(65): len = 34906.3, overlap = 15.375
PHY-3002 : Step(66): len = 34871.4, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286825
PHY-3002 : Step(67): len = 34394.5, overlap = 15.2188
PHY-3002 : Step(68): len = 34394.5, overlap = 15.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035250s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.79611e-05
PHY-3002 : Step(69): len = 35310.2, overlap = 46.3438
PHY-3002 : Step(70): len = 35310.2, overlap = 46.3438
PHY-3002 : Step(71): len = 34672.6, overlap = 42.625
PHY-3002 : Step(72): len = 34672.6, overlap = 42.625
PHY-3002 : Step(73): len = 34955.6, overlap = 45.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.59223e-05
PHY-3002 : Step(74): len = 35803.1, overlap = 35.0312
PHY-3002 : Step(75): len = 36074.7, overlap = 32.375
PHY-3002 : Step(76): len = 36503, overlap = 31.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.18446e-05
PHY-3002 : Step(77): len = 36310.3, overlap = 28.7188
PHY-3002 : Step(78): len = 36310.3, overlap = 28.7188
PHY-3002 : Step(79): len = 36238.3, overlap = 26.5938
PHY-3002 : Step(80): len = 36338.8, overlap = 26.0938
PHY-3002 : Step(81): len = 36565.4, overlap = 25.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6297, tnet num: 1473, tinst num: 1192, tnode num: 8366, tedge num: 10560.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 66.78 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1475.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46592, over cnt = 175(0%), over = 605, worst = 16
PHY-1001 : End global iterations;  0.111346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 18.52, top10 = 12.43, top15 = 9.14.
PHY-1001 : End incremental global routing;  0.184401s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043801s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.255657s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 199, reserve = 167, peak = 199.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 873/1475.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46592, over cnt = 175(0%), over = 605, worst = 16
PHY-1002 : len = 52136, over cnt = 83(0%), over = 157, worst = 11
PHY-1002 : len = 52656, over cnt = 35(0%), over = 71, worst = 5
PHY-1002 : len = 52944, over cnt = 22(0%), over = 47, worst = 4
PHY-1002 : len = 53144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135911s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 28.97, top5 = 18.15, top10 = 12.98, top15 = 9.80.
OPT-1001 : End congestion update;  0.195465s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (56.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1473 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040446s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.236082s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (59.6%)

OPT-1001 : Current memory(MB): used = 200, reserve = 169, peak = 200.
OPT-1001 : End physical optimization;  0.718589s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (63.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 450 LUT to BLE ...
SYN-4008 : Packed 450 LUT and 208 SEQ to BLE.
SYN-4003 : Packing 321 remaining SEQ's ...
SYN-4005 : Packed 177 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 144 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 594/949 primitive instances ...
PHY-3001 : End packing;  0.054573s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 537 instances
RUN-1001 : 243 mslices, 243 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 535 instances, 486 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 37441.4, Over = 37.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5333, tnet num: 1266, tinst num: 535, tnode num: 6825, tedge num: 9279.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.244518s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (83.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.47544e-05
PHY-3002 : Step(82): len = 36278.4, overlap = 39
PHY-3002 : Step(83): len = 36359.2, overlap = 39.75
PHY-3002 : Step(84): len = 36029.2, overlap = 37.75
PHY-3002 : Step(85): len = 35594.2, overlap = 37.5
PHY-3002 : Step(86): len = 35648.6, overlap = 37.5
PHY-3002 : Step(87): len = 35669.3, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.95087e-05
PHY-3002 : Step(88): len = 35685.2, overlap = 37.25
PHY-3002 : Step(89): len = 35842.3, overlap = 37
PHY-3002 : Step(90): len = 35977.2, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.90174e-05
PHY-3002 : Step(91): len = 36494.2, overlap = 36
PHY-3002 : Step(92): len = 36908, overlap = 35
PHY-3002 : Step(93): len = 37071.1, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.191443s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 49424.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00190069
PHY-3002 : Step(94): len = 46164.1, overlap = 2
PHY-3002 : Step(95): len = 43758.8, overlap = 5.5
PHY-3002 : Step(96): len = 42360.1, overlap = 8.5
PHY-3002 : Step(97): len = 41206, overlap = 9.5
PHY-3002 : Step(98): len = 40551.8, overlap = 11
PHY-3002 : Step(99): len = 40314.1, overlap = 10.5
PHY-3002 : Step(100): len = 40220.1, overlap = 10.25
PHY-3002 : Step(101): len = 40147.8, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00380139
PHY-3002 : Step(102): len = 40155, overlap = 13
PHY-3002 : Step(103): len = 40004.1, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00760277
PHY-3002 : Step(104): len = 39852.2, overlap = 12.5
PHY-3002 : Step(105): len = 39852.2, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005729s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45321.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005932s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 45321.5, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5333, tnet num: 1266, tinst num: 535, tnode num: 6825, tedge num: 9279.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/1268.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58552, over cnt = 159(0%), over = 240, worst = 6
PHY-1002 : len = 59648, over cnt = 93(0%), over = 126, worst = 4
PHY-1002 : len = 60896, over cnt = 30(0%), over = 33, worst = 2
PHY-1002 : len = 61184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223954s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (14.0%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 20.66, top10 = 15.40, top15 = 11.77.
PHY-1001 : End incremental global routing;  0.299029s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (26.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040197s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.365715s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (42.7%)

OPT-1001 : Current memory(MB): used = 204, reserve = 173, peak = 204.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1064/1268.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 20.66, top10 = 15.40, top15 = 11.77.
OPT-1001 : End congestion update;  0.082068s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.112738s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.2%)

OPT-1001 : Current memory(MB): used = 206, reserve = 174, peak = 206.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030135s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1064/1268.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.2%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 20.66, top10 = 15.40, top15 = 11.77.
PHY-1001 : End incremental global routing;  0.079612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036825s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1064/1268.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.5%)

PHY-1001 : Congestion index: top1 = 30.00, top5 = 20.66, top10 = 15.40, top15 = 11.77.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028997s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.968766s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (74.2%)

RUN-1003 : finish command "place" in  6.516630s wall, 1.890625s user + 0.218750s system = 2.109375s CPU (32.4%)

RUN-1004 : used memory is 185 MB, reserved memory is 153 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 537 instances
RUN-1001 : 243 mslices, 243 lslices, 18 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-1001 : 662 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5333, tnet num: 1266, tinst num: 535, tnode num: 6825, tedge num: 9279.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 243 mslices, 243 lslices, 18 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58112, over cnt = 157(0%), over = 244, worst = 6
PHY-1002 : len = 59232, over cnt = 92(0%), over = 126, worst = 4
PHY-1002 : len = 60560, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 60864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.235789s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.9%)

PHY-1001 : Congestion index: top1 = 30.06, top5 = 20.64, top10 = 15.39, top15 = 11.78.
PHY-1001 : End global routing;  0.302895s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 226, reserve = 195, peak = 240.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 491, reserve = 464, peak = 491.
PHY-1001 : End build detailed router design. 4.289183s wall, 3.781250s user + 0.078125s system = 3.859375s CPU (90.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.432129s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (80.7%)

PHY-1001 : Current memory(MB): used = 523, reserve = 497, peak = 523.
PHY-1001 : End phase 1; 1.446038s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (81.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 5% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 592 net; 3.888667s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (81.6%)

PHY-1022 : len = 131856, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End initial routed; 5.705662s wall, 4.437500s user + 0.000000s system = 4.437500s CPU (77.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1110(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.301183s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 526, reserve = 499, peak = 526.
PHY-1001 : End phase 2; 6.006945s wall, 4.734375s user + 0.000000s system = 4.734375s CPU (78.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 131856, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.011753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 131640, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.149950s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (62.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 132016, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.129001s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (48.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 132136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.042501s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1110(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.290822s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (91.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.175647s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (80.1%)

PHY-1001 : Current memory(MB): used = 538, reserve = 512, peak = 538.
PHY-1001 : End phase 3; 0.944196s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (74.5%)

PHY-1003 : Routed, final wirelength = 132136
PHY-1001 : Current memory(MB): used = 539, reserve = 512, peak = 539.
PHY-1001 : End export database. 0.016418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)

PHY-1001 : End detail routing;  12.972955s wall, 10.656250s user + 0.093750s system = 10.750000s CPU (82.9%)

RUN-1003 : finish command "route" in  13.623671s wall, 11.015625s user + 0.093750s system = 11.109375s CPU (81.5%)

RUN-1004 : used memory is 491 MB, reserved memory is 463 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      785   out of  19600    4.01%
#reg                      550   out of  19600    2.81%
#le                       929
  #lut only               379   out of    929   40.80%
  #reg only               144   out of    929   15.50%
  #lut&reg                406   out of    929   43.70%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            227
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        112
#3        adc/clk_adc          GCLK               lslice             type/c_b[7]_syn_7.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |929    |621     |164     |550     |28      |0       |
|  adc                               |adc_ctrl       |18     |10      |0       |18      |0       |0       |
|  anjian_list                       |anjian         |44     |37      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |132    |83      |45      |53      |4       |0       |
|    fifo_list                       |fifo           |96     |56      |36      |40      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |59     |52      |6       |37      |0       |0       |
|  tx                                |uart_tx        |70     |48      |8       |43      |0       |0       |
|  type                              |type_choice    |117    |109     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |486    |279     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |486    |279     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |194    |100     |0       |194     |0       |0       |
|        reg_inst                    |register       |192    |98      |0       |192     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |292    |179     |91      |116     |0       |0       |
|        bus_inst                    |bus_top        |87     |47      |30      |30      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |28     |12      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |14      |10      |8       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |115    |86      |29      |60      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       644   
    #2          2       298   
    #3          3       137   
    #4          4        28   
    #5        5-10       81   
    #6        11-50      52   
    #7       51-100      4    
    #8       101-500     1    
  Average     2.98            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 535
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1268, pip num: 11858
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1097 valid insts, and 32550 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001001110000111100000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.568904s wall, 11.296875s user + 0.062500s system = 11.359375s CPU (442.2%)

RUN-1004 : used memory is 495 MB, reserved memory is 470 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_093824.log"
