$date
	Sun Sep  3 18:34:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_PE $end
$var wire 33 ! C_out [32:0] $end
$var wire 16 " B_out [15:0] $end
$var wire 16 # A_out [15:0] $end
$var reg 16 $ A [15:0] $end
$var reg 16 % B [15:0] $end
$var reg 1 & clk $end
$var reg 1 ' en $end
$var reg 1 ( rst $end
$scope module dut $end
$var wire 16 ) A [15:0] $end
$var wire 16 * B [15:0] $end
$var wire 1 & clk $end
$var wire 1 ' en $end
$var wire 1 ( rst $end
$var reg 16 + A_out [15:0] $end
$var reg 16 , B_out [15:0] $end
$var reg 33 - C_out [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
x(
1'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b100 "
b100 ,
b10 #
b10 +
b1000 !
b1000 -
b100 %
b100 *
b10 $
b10 )
1&
#10
0&
#15
b10 "
b10 ,
b11 #
b11 +
b1110 !
b1110 -
1&
b10 %
b10 *
b11 $
b11 )
#20
0&
#25
1&
0'
#30
0&
#35
1&
#40
0&
#45
b0 !
b0 -
b0 "
b0 ,
b0 #
b0 +
1&
1(
#50
0&
#55
1&
#60
0&
#65
1&
#70
0&
#75
1&
#80
0&
#85
1&
#90
0&
#95
1&
#100
0&
#105
1&
#110
0&
#115
1&
#120
0&
#125
1&
#130
0&
#135
1&
#140
0&
#145
1&
