Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Sep  5 20:16:49 2019
| Host         : floran-HP-ZBook-Studio-G5 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file toplevel_wrapper_timing_summary_postroute_physopted.rpt -pb toplevel_wrapper_timing_summary_postroute_physopted.pb -rpx toplevel_wrapper_timing_summary_postroute_physopted.rpx
| Design       : toplevel_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                59053        0.032        0.000                      0                59053        6.249        0.000                       0                 25002  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.000        0.000                      0                59053        0.032        0.000                      0                59053        6.249        0.000                       0                 25002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.675ns  (logic 4.955ns (33.766%)  route 9.720ns (66.234%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.667     2.961    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X38Y39         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.959     5.438    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[1]_rep__1
    SLICE_X70Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.562 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___503/O
                         net (fo=4, routed)           0.897     6.460    toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/rf_vRF1024_r1data_wire[524]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/shadow_in2_r[524]_i_1/O
                         net (fo=6, routed)           1.225     7.809    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/D[25]
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.118     7.927 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_176/O
                         net (fo=2, routed)           0.666     8.593    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_176_n_0
    SLICE_X57Y49         LUT5 (Prop_lut5_I4_O)        0.326     8.919 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_180/O
                         net (fo=1, routed)           0.000     8.919    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_180_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_109/CO[3]
                         net (fo=1, routed)           0.001     9.470    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_109_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.693 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_106/O[0]
                         net (fo=2, routed)           1.154    10.846    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_106_n_7
    SLICE_X66Y53         LUT3 (Prop_lut3_I2_O)        0.325    11.171 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_42/O
                         net (fo=2, routed)           0.857    12.028    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_42_n_0
    SLICE_X66Y53         LUT4 (Prop_lut4_I3_O)        0.328    12.356 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_46/O
                         net (fo=1, routed)           0.000    12.356    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_46_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.889 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.889    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_24_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.006 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.006    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_19_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.123 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.123    toplevel_i/tta_core_toplevel_0/U0_n_48
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.446 r  toplevel_i/tta_core_toplevel_0/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.943    14.389    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/socket_vOPS_i1_bus_cntrl_reg_reg[0]_rep__3_1[1]
    SLICE_X64Y58         LUT3 (Prop_lut3_I0_O)        0.306    14.695 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_40__0/O
                         net (fo=2, routed)           0.750    15.445    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_40__0_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.569 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_22__0/O
                         net (fo=2, routed)           0.586    16.156    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_22__0_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.280 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_26/O
                         net (fo=1, routed)           0.000    16.280    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_26_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    16.530 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_12/O[2]
                         net (fo=1, routed)           0.287    16.816    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[30]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.301    17.117 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[30]_i_4/O
                         net (fo=1, routed)           0.394    17.512    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[30]_i_4_n_0
    SLICE_X63Y58         LUT5 (Prop_lut5_I4_O)        0.124    17.636 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[30]_i_1__0/O
                         net (fo=1, routed)           0.000    17.636    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[30]
    SLICE_X63Y58         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.539    17.717    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X63Y58         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[30]/C
                         clock pessimism              0.115    17.832    
                         clock uncertainty           -0.228    17.604    
    SLICE_X63Y58         FDRE (Setup_fdre_C_D)        0.032    17.636    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[30]
  -------------------------------------------------------------------
                         required time                         17.636    
                         arrival time                         -17.636    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.565ns  (logic 5.063ns (34.762%)  route 9.502ns (65.238%))
  Logic Levels:           18  (CARRY4=7 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.667     2.961    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X38Y39         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__1/Q
                         net (fo=128, routed)         1.959     5.438    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[1]_rep__1
    SLICE_X70Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.562 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___503/O
                         net (fo=4, routed)           0.897     6.460    toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/rf_vRF1024_r1data_wire[524]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/shadow_in2_r[524]_i_1/O
                         net (fo=6, routed)           1.225     7.809    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/D[25]
    SLICE_X57Y49         LUT4 (Prop_lut4_I3_O)        0.118     7.927 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_176/O
                         net (fo=2, routed)           0.666     8.593    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_176_n_0
    SLICE_X57Y49         LUT5 (Prop_lut5_I4_O)        0.326     8.919 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_180/O
                         net (fo=1, routed)           0.000     8.919    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_180_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.469 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_109/CO[3]
                         net (fo=1, routed)           0.001     9.470    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_109_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.693 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_106/O[0]
                         net (fo=2, routed)           1.154    10.846    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_106_n_7
    SLICE_X66Y53         LUT3 (Prop_lut3_I2_O)        0.325    11.171 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_42/O
                         net (fo=2, routed)           0.857    12.028    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_42_n_0
    SLICE_X66Y53         LUT4 (Prop_lut4_I3_O)        0.328    12.356 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_46/O
                         net (fo=1, routed)           0.000    12.356    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_46_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.889 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.889    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_24_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.006 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.006    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_19_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.123 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    13.123    toplevel_i/tta_core_toplevel_0/U0_n_48
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.446 r  toplevel_i/tta_core_toplevel_0/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_39/O[1]
                         net (fo=3, routed)           0.943    14.389    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/socket_vOPS_i1_bus_cntrl_reg_reg[0]_rep__3_1[1]
    SLICE_X64Y58         LUT3 (Prop_lut3_I0_O)        0.306    14.695 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_40__0/O
                         net (fo=2, routed)           0.750    15.445    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_40__0_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.569 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_22__0/O
                         net (fo=2, routed)           0.586    16.156    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_22__0_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.280 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_26/O
                         net (fo=1, routed)           0.000    16.280    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[31]_i_26_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.632 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_12/O[3]
                         net (fo=1, routed)           0.304    16.936    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[31]
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.307    17.243 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[31]_i_6/O
                         net (fo=1, routed)           0.159    17.402    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[31]_i_6_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124    17.526 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[31]_i_1__0/O
                         net (fo=1, routed)           0.000    17.526    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[31]
    SLICE_X60Y57         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.539    17.717    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X60Y57         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]/C
                         clock pessimism              0.115    17.832    
                         clock uncertainty           -0.228    17.604    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.031    17.635    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]
  -------------------------------------------------------------------
                         required time                         17.635    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.550ns  (logic 4.824ns (33.154%)  route 9.726ns (66.846%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 17.716 - 14.999 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.719     3.013    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X82Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     3.531 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/Q
                         net (fo=128, routed)         2.130     5.661    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[1]_rep__5
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     5.785 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___766/O
                         net (fo=4, routed)           0.544     6.328    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_r1data_wire[229]
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.452 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[133]_i_4/O
                         net (fo=8, routed)           1.520     7.972    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/socket_vOPS_i1_bus_cntrl_reg_reg[0]_rep__4_56
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.119     8.091 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_176/O
                         net (fo=2, routed)           0.860     8.951    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_176_n_0
    SLICE_X65Y60         LUT4 (Prop_lut4_I3_O)        0.332     9.283 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_180/O
                         net (fo=1, routed)           0.000     9.283    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_180_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.681 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[10]_i_100/CO[3]
                         net (fo=1, routed)           0.000     9.681    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[10]_i_100_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.920 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132/O[2]
                         net (fo=2, routed)           0.978    10.898    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132_n_5
    SLICE_X67Y56         LUT3 (Prop_lut3_I2_O)        0.331    11.229 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_44/O
                         net (fo=2, routed)           0.690    11.919    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_44_n_0
    SLICE_X67Y56         LUT4 (Prop_lut4_I3_O)        0.327    12.246 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_48/O
                         net (fo=1, routed)           0.000    12.246    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[10]_i_48_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.647 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.647    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[10]_i_17_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.886 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32/O[2]
                         net (fo=3, routed)           0.850    13.736    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32_n_5
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.302    14.038 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_37__0/O
                         net (fo=2, routed)           0.597    14.635    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_37__0_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I4_O)        0.124    14.759 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_16__0/O
                         net (fo=2, routed)           0.587    15.346    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_16__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.470 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_20/O
                         net (fo=1, routed)           0.000    15.470    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_20_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.846 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.846    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_7_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.161 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_4/O[3]
                         net (fo=1, routed)           0.684    16.844    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[19]
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.307    17.151 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[19]_i_5/O
                         net (fo=1, routed)           0.288    17.439    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[19]_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.124    17.563 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[19]_i_1__0/O
                         net (fo=1, routed)           0.000    17.563    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[19]
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.538    17.716    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[19]/C
                         clock pessimism              0.229    17.945    
                         clock uncertainty           -0.228    17.717    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.029    17.746    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[19]
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 4.874ns (34.112%)  route 9.414ns (65.888%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 17.717 - 14.999 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.870     3.164    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X108Y31        FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        FDRE (Prop_fdre_C_Q)         0.518     3.682 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/Q
                         net (fo=128, routed)         1.532     5.214    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[0]_rep
    SLICE_X102Y19        LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___213/O
                         net (fo=4, routed)           0.918     6.256    toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/rf_vRF1024_r1data_wire[814]
    SLICE_X92Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.380 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/shadow_in2_r[814]_i_1/O
                         net (fo=9, routed)           1.820     8.199    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/D[210]
    SLICE_X66Y43         LUT4 (Prop_lut4_I3_O)        0.153     8.352 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_222/O
                         net (fo=2, routed)           0.708     9.060    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_222_n_0
    SLICE_X66Y43         LUT5 (Prop_lut5_I4_O)        0.331     9.391 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_226/O
                         net (fo=1, routed)           0.000     9.391    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_226_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.767 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.767    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_115_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.986 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_112/O[0]
                         net (fo=2, routed)           0.932    10.919    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_112_n_7
    SLICE_X65Y46         LUT3 (Prop_lut3_I2_O)        0.323    11.242 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_50/O
                         net (fo=2, routed)           0.666    11.908    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_50_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I3_O)        0.326    12.234 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_54/O
                         net (fo=1, routed)           0.000    12.234    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_54_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.784 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.784    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_25_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.007 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_20/O[0]
                         net (fo=3, routed)           1.056    14.063    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_20_n_7
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.299    14.362 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_19__0/O
                         net (fo=2, routed)           0.425    14.787    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_19__0_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124    14.911 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_11__0/O
                         net (fo=2, routed)           0.621    15.531    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_11__0_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.051 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.051    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.290 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_7/O[2]
                         net (fo=1, routed)           0.341    16.632    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[26]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.301    16.933 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[26]_i_4/O
                         net (fo=1, routed)           0.395    17.328    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[26]_i_4_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.452 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[26]_i_1__0/O
                         net (fo=1, routed)           0.000    17.452    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[26]
    SLICE_X61Y57         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.539    17.717    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X61Y57         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[26]/C
                         clock pessimism              0.115    17.832    
                         clock uncertainty           -0.228    17.604    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.032    17.636    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[26]
  -------------------------------------------------------------------
                         required time                         17.636    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.531ns  (logic 5.032ns (34.630%)  route 9.499ns (65.370%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 17.715 - 14.999 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.719     3.013    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X82Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     3.531 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/Q
                         net (fo=128, routed)         2.221     5.752    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[1]_rep__5
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___763/O
                         net (fo=4, routed)           0.322     6.198    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_r1data_wire[232]
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.322 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[136]_i_3/O
                         net (fo=6, routed)           1.606     7.929    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/socket_vOPS_i1_bus_cntrl_reg_reg[0]_rep__4_59
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.150     8.079 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_360/O
                         net (fo=2, routed)           0.859     8.938    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_360_n_0
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.326     9.264 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_364/O
                         net (fo=1, routed)           0.000     9.264    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_364_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.814 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132/CO[3]
                         net (fo=1, routed)           0.000     9.814    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.053 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_121/O[2]
                         net (fo=2, routed)           1.087    11.139    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_121_n_5
    SLICE_X67Y57         LUT3 (Prop_lut3_I2_O)        0.332    11.471 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_88/O
                         net (fo=2, routed)           0.690    12.161    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_88_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.327    12.488 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_92/O
                         net (fo=1, routed)           0.000    12.488    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_92_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.889    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.112 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_26/O[0]
                         net (fo=3, routed)           0.802    13.914    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_26_n_7
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.299    14.213 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_33/O
                         net (fo=2, routed)           0.571    14.784    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_33_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.124    14.908 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_10__0/O
                         net (fo=2, routed)           0.445    15.353    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_10__0_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.477 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_14/O
                         net (fo=1, routed)           0.000    15.477    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_14_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.010 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.010    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_4_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.229 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7/O[0]
                         net (fo=1, routed)           0.594    16.823    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[20]
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.295    17.118 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[20]_i_4/O
                         net (fo=1, routed)           0.302    17.420    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[20]_i_4_n_0
    SLICE_X60Y61         LUT5 (Prop_lut5_I4_O)        0.124    17.544 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[20]_i_1__0/O
                         net (fo=1, routed)           0.000    17.544    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[20]
    SLICE_X60Y61         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.537    17.715    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X60Y61         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[20]/C
                         clock pessimism              0.229    17.944    
                         clock uncertainty           -0.228    17.716    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.031    17.747    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[20]
  -------------------------------------------------------------------
                         required time                         17.747    
                         arrival time                         -17.544    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.693ns  (logic 6.434ns (43.789%)  route 8.259ns (56.211%))
  Logic Levels:           17  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 17.770 - 14.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.638     2.932    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X52Y92         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/Q
                         net (fo=128, routed)         1.890     5.278    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/rf_RF32B_rd_opc_reg_reg[3][1]
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.402 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11/O
                         net (fo=1, routed)           0.000     5.402    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11_n_0
    SLICE_X57Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     5.619 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5/O
                         net (fo=1, routed)           0.000     5.619    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5_n_0
    SLICE_X57Y75         MUXF8 (Prop_muxf8_I1_O)      0.094     5.713 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_2/O
                         net (fo=3, routed)           0.318     6.031    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/rf_RF32B_r1data_wire[30]
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.316     6.347 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3/O
                         net (fo=1, routed)           0.000     6.347    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3_n_0
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     6.561 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg_reg[30]_i_1/O
                         net (fo=8, routed)           0.886     7.446    toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/B1_src_sel_reg_reg[2]_29
    SLICE_X61Y63         LUT3 (Prop_lut3_I0_O)        0.297     7.743 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/data_out1_cycle_0_r0__0_i_18/O
                         net (fo=63, routed)          1.044     8.788    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/ic_socket_FMA_i1_data_wire[30]
    SLICE_X88Y62         LUT4 (Prop_lut4_I3_O)        0.124     8.912 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_47/O
                         net (fo=2, routed)           0.816     9.728    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/fu_fma_act_generated/p_0_in23_out[30]
    SLICE_X87Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_38/O
                         net (fo=2, routed)           0.725    10.577    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_38_n_0
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.701 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_41/O
                         net (fo=1, routed)           0.000    10.701    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_41_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.251 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.251    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_25_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.585 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_15/O[1]
                         net (fo=1, routed)           0.565    12.150    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_15_n_6
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    13.003 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.003    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_7_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_5/O[1]
                         net (fo=1, routed)           0.859    14.196    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_5_n_6
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    15.142 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_4/O[3]
                         net (fo=1, routed)           0.639    15.781    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_4_n_4
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    16.489 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.489    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_3_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.802 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[207]_i_3/O[3]
                         net (fo=1, routed)           0.517    17.319    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[207]_i_3_n_4
    SLICE_X92Y77         LUT6 (Prop_lut6_I5_O)        0.306    17.625 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[207]_i_1/O
                         net (fo=1, routed)           0.000    17.625    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r0__30_1[207]
    SLICE_X92Y77         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.592    17.770    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/clk
    SLICE_X92Y77         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[207]/C
                         clock pessimism              0.229    17.999    
                         clock uncertainty           -0.228    17.771    
    SLICE_X92Y77         FDRE (Setup_fdre_C_D)        0.077    17.848    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[207]
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                         -17.625    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 6.452ns (44.083%)  route 8.184ns (55.917%))
  Logic Levels:           17  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 17.772 - 14.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.638     2.932    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X52Y92         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/Q
                         net (fo=128, routed)         1.890     5.278    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/rf_RF32B_rd_opc_reg_reg[3][1]
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.402 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11/O
                         net (fo=1, routed)           0.000     5.402    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11_n_0
    SLICE_X57Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     5.619 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5/O
                         net (fo=1, routed)           0.000     5.619    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5_n_0
    SLICE_X57Y75         MUXF8 (Prop_muxf8_I1_O)      0.094     5.713 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_2/O
                         net (fo=3, routed)           0.318     6.031    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/rf_RF32B_r1data_wire[30]
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.316     6.347 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3/O
                         net (fo=1, routed)           0.000     6.347    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3_n_0
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     6.561 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg_reg[30]_i_1/O
                         net (fo=8, routed)           0.886     7.446    toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/B1_src_sel_reg_reg[2]_29
    SLICE_X61Y63         LUT3 (Prop_lut3_I0_O)        0.297     7.743 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/data_out1_cycle_0_r0__0_i_18/O
                         net (fo=63, routed)          1.044     8.788    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/ic_socket_FMA_i1_data_wire[30]
    SLICE_X88Y62         LUT4 (Prop_lut4_I3_O)        0.124     8.912 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_47/O
                         net (fo=2, routed)           0.816     9.728    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/fu_fma_act_generated/p_0_in23_out[30]
    SLICE_X87Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_38/O
                         net (fo=2, routed)           0.725    10.577    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_38_n_0
    SLICE_X89Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.701 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_41/O
                         net (fo=1, routed)           0.000    10.701    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[199]_i_41_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.251 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_25/CO[3]
                         net (fo=1, routed)           0.000    11.251    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_25_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.585 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_15/O[1]
                         net (fo=1, routed)           0.565    12.150    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_15_n_6
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    13.003 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.003    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[199]_i_7_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.337 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_5/O[1]
                         net (fo=1, routed)           0.859    14.196    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_5_n_6
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    15.142 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_4/O[3]
                         net (fo=1, routed)           0.639    15.781    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_4_n_4
    SLICE_X91Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    16.489 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.489    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[203]_i_3_n_0
    SLICE_X91Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.823 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[207]_i_3/O[1]
                         net (fo=1, routed)           0.442    17.265    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[207]_i_3_n_6
    SLICE_X91Y79         LUT6 (Prop_lut6_I5_O)        0.303    17.568 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[205]_i_1/O
                         net (fo=1, routed)           0.000    17.568    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r0__30_1[205]
    SLICE_X91Y79         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.594    17.772    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/clk
    SLICE_X91Y79         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[205]/C
                         clock pessimism              0.229    18.001    
                         clock uncertainty           -0.228    17.773    
    SLICE_X91Y79         FDRE (Setup_fdre_C_D)        0.029    17.802    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[205]
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.498ns  (logic 5.058ns (34.888%)  route 9.440ns (65.112%))
  Logic Levels:           17  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 17.716 - 14.999 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.719     3.013    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X82Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     3.531 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[1]_rep__5/Q
                         net (fo=128, routed)         2.221     5.752    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[1]_rep__5
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___763/O
                         net (fo=4, routed)           0.322     6.198    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_r1data_wire[232]
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124     6.322 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[136]_i_3/O
                         net (fo=6, routed)           1.606     7.929    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/socket_vOPS_i1_bus_cntrl_reg_reg[0]_rep__4_59
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.150     8.079 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_360/O
                         net (fo=2, routed)           0.859     8.938    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_360_n_0
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.326     9.264 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_364/O
                         net (fo=1, routed)           0.000     9.264    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_364_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.814 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132/CO[3]
                         net (fo=1, routed)           0.000     9.814    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_132_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.053 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_121/O[2]
                         net (fo=2, routed)           1.087    11.139    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_121_n_5
    SLICE_X67Y57         LUT3 (Prop_lut3_I2_O)        0.332    11.471 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_88/O
                         net (fo=2, routed)           0.690    12.161    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_88_n_0
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.327    12.488 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_92/O
                         net (fo=1, routed)           0.000    12.488    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_92_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.889    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_32_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.112 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_26/O[0]
                         net (fo=3, routed)           0.802    13.914    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_26_n_7
    SLICE_X64Y55         LUT3 (Prop_lut3_I2_O)        0.299    14.213 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_33/O
                         net (fo=2, routed)           0.571    14.784    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_33_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.124    14.908 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_10__0/O
                         net (fo=2, routed)           0.445    15.353    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_10__0_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.477 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_14/O
                         net (fo=1, routed)           0.000    15.477    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_14_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.010 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.010    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_4_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.249 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7/O[2]
                         net (fo=1, routed)           0.434    16.683    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[22]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.301    16.984 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[22]_i_4/O
                         net (fo=1, routed)           0.403    17.387    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[22]_i_4_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.511 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[22]_i_1__0/O
                         net (fo=1, routed)           0.000    17.511    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[22]
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.538    17.716    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[22]/C
                         clock pessimism              0.229    17.945    
                         clock uncertainty           -0.228    17.717    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.032    17.749    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[22]
  -------------------------------------------------------------------
                         required time                         17.749    
                         arrival time                         -17.511    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 5.040ns (34.449%)  route 9.590ns (65.551%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT4=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 17.786 - 14.999 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.638     2.932    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X52Y92         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_RF32B_rd_opc_reg_reg[1]/Q
                         net (fo=128, routed)         1.890     5.278    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/rf_RF32B_rd_opc_reg_reg[3][1]
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.402 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11/O
                         net (fo=1, routed)           0.000     5.402    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp[30]_i_11_n_0
    SLICE_X57Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     5.619 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5/O
                         net (fo=1, routed)           0.000     5.619    toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_5_n_0
    SLICE_X57Y75         MUXF8 (Prop_muxf8_I1_O)      0.094     5.713 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_RF32B/o1temp_reg[30]_i_2/O
                         net (fo=3, routed)           0.318     6.031    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/rf_RF32B_r1data_wire[30]
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.316     6.347 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3/O
                         net (fo=1, routed)           0.000     6.347    toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg[30]_i_3_n_0
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     6.561 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/B1_bus_mux_inst/o1reg_reg[30]_i_1/O
                         net (fo=8, routed)           0.886     7.446    toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/B1_src_sel_reg_reg[2]_29
    SLICE_X61Y63         LUT3 (Prop_lut3_I0_O)        0.297     7.743 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/FMA_i1/data_out1_cycle_0_r0__0_i_18/O
                         net (fo=63, routed)          1.782     9.525    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/ic_socket_FMA_i1_data_wire[30]
    SLICE_X88Y55         LUT5 (Prop_lut5_I2_O)        0.124     9.649 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_38/O
                         net (fo=1, routed)           0.000     9.649    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_38_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.896 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_20/O[0]
                         net (fo=2, routed)           0.753    10.648    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_20_n_7
    SLICE_X87Y53         LUT3 (Prop_lut3_I2_O)        0.299    10.947 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_24/O
                         net (fo=1, routed)           0.000    10.947    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_24_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.194 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_10/O[0]
                         net (fo=2, routed)           0.799    11.994    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_10_n_7
    SLICE_X90Y51         LUT6 (Prop_lut6_I3_O)        0.299    12.293 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_29/O
                         net (fo=1, routed)           0.641    12.934    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_29_n_0
    SLICE_X90Y52         LUT3 (Prop_lut3_I1_O)        0.124    13.058 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_14/O
                         net (fo=1, routed)           0.000    13.058    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[327]_i_14_n_0
    SLICE_X90Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.310 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_6/O[0]
                         net (fo=2, routed)           0.612    13.922    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_6_n_7
    SLICE_X99Y52         LUT6 (Prop_lut6_I3_O)        0.295    14.217 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_48/O
                         net (fo=1, routed)           0.433    14.650    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_48_n_0
    SLICE_X99Y52         LUT4 (Prop_lut4_I2_O)        0.124    14.774 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_26/O
                         net (fo=1, routed)           0.748    15.522    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_26_n_0
    SLICE_X91Y52         LUT4 (Prop_lut4_I3_O)        0.124    15.646 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_10/O
                         net (fo=1, routed)           0.000    15.646    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[323]_i_10_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.178 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[323]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.178    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[323]_i_3_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.292 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.292    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[327]_i_3_n_0
    SLICE_X91Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.531 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[331]_i_3/O[2]
                         net (fo=1, routed)           0.729    17.260    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r_reg[331]_i_3_n_5
    SLICE_X95Y56         LUT6 (Prop_lut6_I5_O)        0.302    17.562 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[330]_i_1/O
                         net (fo=1, routed)           0.000    17.562    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r0__30_1[330]
    SLICE_X95Y56         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.608    17.786    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/clk
    SLICE_X95Y56         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[330]/C
                         clock pessimism              0.229    18.015    
                         clock uncertainty           -0.228    17.787    
    SLICE_X95Y56         FDRE (Setup_fdre_C_D)        0.031    17.818    toplevel_i/tta_core_toplevel_0/U0/core/fu_fma_act_generated/data_out1_cycle_0_r_reg[330]
  -------------------------------------------------------------------
                         required time                         17.818    
                         arrival time                         -17.562    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.212ns  (logic 5.080ns (35.745%)  route 9.132ns (64.255%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 17.716 - 14.999 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.870     3.164    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/clk
    SLICE_X108Y31        FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        FDRE (Prop_fdre_C_Q)         0.518     3.682 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/rf_vRF1024_rd_opc_reg_reg[0]_rep/Q
                         net (fo=128, routed)         1.532     5.214    toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/rf_vRF1024_rd_opc_reg_reg[0]_rep
    SLICE_X102Y19        LUT6 (Prop_lut6_I0_O)        0.124     5.338 r  toplevel_i/tta_core_toplevel_0/U0/core/rf_vRF1024/i___213/O
                         net (fo=4, routed)           0.918     6.256    toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/rf_vRF1024_r1data_wire[814]
    SLICE_X92Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.380 r  toplevel_i/tta_core_toplevel_0/U0/core/ic/vB1024B_bus_mux_inst/shadow_in2_r[814]_i_1/O
                         net (fo=9, routed)           1.820     8.199    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/D[210]
    SLICE_X66Y43         LUT4 (Prop_lut4_I3_O)        0.153     8.352 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_222/O
                         net (fo=2, routed)           0.708     9.060    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_222_n_0
    SLICE_X66Y43         LUT5 (Prop_lut5_I4_O)        0.331     9.391 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_226/O
                         net (fo=1, routed)           0.000     9.391    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_226_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.767 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_115/CO[3]
                         net (fo=1, routed)           0.000     9.767    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_115_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.986 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_112/O[0]
                         net (fo=2, routed)           0.932    10.919    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_112_n_7
    SLICE_X65Y46         LUT3 (Prop_lut3_I2_O)        0.323    11.242 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_50/O
                         net (fo=2, routed)           0.666    11.908    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_50_n_0
    SLICE_X65Y46         LUT4 (Prop_lut4_I3_O)        0.326    12.234 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_54/O
                         net (fo=1, routed)           0.000    12.234    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[18]_i_54_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.784 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.784    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[18]_i_25_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.007 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_20/O[0]
                         net (fo=3, routed)           1.056    14.063    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_20_n_7
    SLICE_X60Y56         LUT3 (Prop_lut3_I1_O)        0.299    14.362 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_19__0/O
                         net (fo=2, routed)           0.425    14.787    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_19__0_n_0
    SLICE_X61Y55         LUT5 (Prop_lut5_I4_O)        0.124    14.911 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_11__0/O
                         net (fo=2, routed)           0.621    15.531    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r[23]_i_11__0_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.051 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.051    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[23]_i_7_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.168 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.168    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[27]_i_7_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.491 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.305    16.797    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data0[29]
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.306    17.103 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[29]_i_4/O
                         net (fo=1, routed)           0.149    17.252    toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[29]_i_4_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.376 r  toplevel_i/tta_core_toplevel_0/U0/core/inst_decoder/data_out1_cycle_0_r[29]_i_1__0/O
                         net (fo=1, routed)           0.000    17.376    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/fu_vOPS_opc_reg_reg[2]_0[29]
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.087    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.178 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       1.538    17.716    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/clk
    SLICE_X61Y59         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[29]/C
                         clock pessimism              0.115    17.831    
                         clock uncertainty           -0.228    17.603    
    SLICE_X61Y59         FDRE (Setup_fdre_C_D)        0.031    17.634    toplevel_i/tta_core_toplevel_0/U0/core/fu_vops_generated/data_out1_cycle_0_r_reg[29]
  -------------------------------------------------------------------
                         required time                         17.634    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.013%)  route 0.201ns (51.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.621     0.957    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X52Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1044]/Q
                         net (fo=2, routed)           0.201     1.299    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_axi_wdata[19]
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.344 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][19]_i_1/O
                         net (fo=1, routed)           0.000     1.344    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][19]_i_1_n_0
    SLICE_X49Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.894     1.260    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X49Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X49Y125        FDRE (Hold_fdre_C_D)         0.091     1.312    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][19]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[623]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_19/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.482%)  route 0.222ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.572     0.908    toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/clk
    SLICE_X54Y21         FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[623]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[623]/Q
                         net (fo=1, routed)           0.222     1.294    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/p_1_in462_in[623]
    RAMB36_X3Y4          RAMB36E1                                     r  toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_19/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.877     1.243    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/clk
    RAMB36_X3Y4          RAMB36E1                                     r  toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_19/CLKARDCLK
                         clock pessimism             -0.282     0.961    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.257    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_19
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.846%)  route 0.193ns (60.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.622     0.958    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y126        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.128     1.086 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1071]/Q
                         net (fo=2, routed)           0.193     1.279    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_araddr[10]
    SLICE_X44Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.894     1.260    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X44Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1071]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X44Y125        FDRE (Hold_fdre_C_D)         0.017     1.238    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_6/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.512%)  route 0.251ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.561     0.897    toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/clk
    SLICE_X36Y7          FDRE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.164     1.061 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_dmem_LSU/adata_r_reg[200]/Q
                         net (fo=1, routed)           0.251     1.312    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/p_1_in462_in[200]
    RAMB36_X2Y2          RAMB36E1                                     r  toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_6/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.867     1.233    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/clk
    RAMB36_X2Y2          RAMB36E1                                     r  toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_6/CLKARDCLK
                         clock pessimism             -0.263     0.970    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.266    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_data/RAM_ARR_reg_6
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_stall_d]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.732%)  route 0.221ns (54.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.633     0.969    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X51Y142        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_stall_d]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y142        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_stall_d]/Q
                         net (fo=5, routed)           0.221     1.331    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/p_0_in[0]
    SLICE_X47Y141        LUT6 (Prop_lut6_I5_O)        0.045     1.376 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state[s_ready_i]_i_1/O
                         net (fo=1, routed)           0.000     1.376    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state[s_ready_i]_i_1_n_0
    SLICE_X47Y141        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.909     1.275    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X47Y141        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y141        FDRE (Hold_fdre_C_D)         0.091     1.327    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state_reg[s_ready_i]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.799%)  route 0.242ns (63.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.626     0.962    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y130        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1086]/Q
                         net (fo=2, routed)           0.242     1.345    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/D[21]
    SLICE_X45Y128        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.898     1.264    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X45Y128        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1086]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X45Y128        FDRE (Hold_fdre_C_D)         0.071     1.296    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.676%)  route 0.243ns (63.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.622     0.958    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X52Y126        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDRE (Prop_fdre_C_Q)         0.141     1.099 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/Q
                         net (fo=2, routed)           0.243     1.342    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_araddr[11]
    SLICE_X44Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.894     1.260    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X44Y125        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X44Y125        FDRE (Hold_fdre_C_D)         0.072     1.293    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1035]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.527%)  route 0.235ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.629     0.965    toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/clk
    SLICE_X51Y116        FDCE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.141     1.106 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[10]/Q
                         net (fo=2, routed)           0.235     1.341    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/S00_AXI_wstrb[3][11]
    SLICE_X49Y124        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1035]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.894     1.260    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X49Y124        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1035]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X49Y124        FDRE (Hold_fdre_C_D)         0.070     1.291    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1035]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.703%)  route 0.318ns (69.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.632     0.968    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X52Y138        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/Q
                         net (fo=1, routed)           0.318     1.427    toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIC0
    SLICE_X38Y135        RAMD32                                       r  toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.905     1.271    toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y135        RAMD32                                       r  toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
                         clock pessimism             -0.039     1.232    
    SLICE_X38Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.376    toplevel_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.115%)  route 0.239ns (62.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.628     0.964    toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/clk
    SLICE_X51Y117        FDCE                                         r  toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDCE (Prop_fdce_C_Q)         0.141     1.105 r  toplevel_i/tta_core_toplevel_0/U0/core/fu_DMA/write_channel/m_axi_wdata_reg[9]/Q
                         net (fo=2, routed)           0.239     1.344    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/S00_AXI_wstrb[3][10]
    SLICE_X48Y121        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1034]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    toplevel_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  toplevel_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25003, routed)       0.898     1.264    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X48Y121        FDRE                                         r  toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1034]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X48Y121        FDRE (Hold_fdre_C_D)         0.066     1.291    toplevel_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1034]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { toplevel_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X2Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y3    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y3    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X3Y0    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X3Y0    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X0Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.999      12.423     RAMB36_X3Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.999      12.423     RAMB36_X3Y1    toplevel_i/tta_core_toplevel_0/U0/onchip_mem_INSTR/RAM_ARR_reg_1_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X26Y87   toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X26Y87   toplevel_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.499       6.249      SLICE_X42Y99   toplevel_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X50Y111  toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.499       6.249      SLICE_X50Y111  toplevel_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



