<module name="DSS_L4_PER" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS_REVISION" acronym="DSS_REVISION" offset="0x0" width="32" description="This register contains the DSS revision number.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="DSS_SYSSTATUS" acronym="DSS_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RESETDONE_0_r" description="Internal module reset is ongoing."/>
      <bitenum value="1" id="1" token="RESETDONE_1_r" description="Reset complete"/>
    </bitfield>
  </register>
  <register id="DSS_CTRL" acronym="DSS_CTRL" offset="0x40" width="32" description="This register contains the DSS control bits.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD2_TV_SEL" width="1" begin="17" end="17" resetval="0x0" description="Selection between LCD2 and TV channel out on the LCD2 parallel output (multiplexer 13) 0x0: Select LCD2 channel output (default selection) 0x1: Select TV channel output" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VENC_HDMI_SWITCH" width="1" begin="15" end="15" resetval="0x0" description="Selects HDMI sync and associated clock or VENC and its associated TV_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VENC_HDMI_SWITCH_0" description="VENC selected"/>
      <bitenum value="1" id="1" token="VENC_HDMI_SWITCH_1" description="HDMI selected"/>
    </bitfield>
    <bitfield id="RFBI_SWITCH" width="1" begin="14" end="14" resetval="0x0" description="Selects the video port from DISPC between video port 1 and video port 2 (multiplexer 11)." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RFBI_SWITCH_0_r" description="Video port 1 (also named primary LCD output or LCD1) is selected (backward-compatible mode)."/>
      <bitenum value="1" id="1" token="RFBI_SWITCH_1_r" description="Video port 2 (also named secondary LCD output or LCD2) is selected."/>
    </bitfield>
    <bitfield id="SYNC_SWITCH" width="1" begin="13" end="13" resetval="0x0" description="Selects the sync generator for SD video (DSS VENC IP, or component VENC IP connected at the top)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_SWITCH_0_r" description="Internal VENC IP selected"/>
      <bitenum value="1" id="1" token="SYNC_SWITCH_1_r" description="Component VENC IP selected"/>
    </bitfield>
    <bitfield id="LCD2_CLK_SWITCH" width="1" begin="12" end="12" resetval="0x0" description="DSS_CLK/PLL2_CLK1 clock switch (multiplexer 3) Selects the clock source for the DISPC LCD2_CLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LCD2_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="1" token="LCD2_CLK_SWITCH_1" description="PLL2_CLK1 selected"/>
    </bitfield>
    <bitfield id="TV_CLK_SWITCH" width="1" begin="11" end="11" resetval="0x0" description="DSS_TV_CLK/PLL3_CLK clock switch Selects the clock source for the VENC/HDMI functional clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TV_CLK_SWITCH_0" description="PLL3_CLK1 selected (from HDMI PLL)"/>
      <bitenum value="1" id="1" token="TV_CLK_SWITCH_1" description="DSS_TV_CLK selected (from PAD)"/>
    </bitfield>
    <bitfield id="DSI2_CLK_SWITCH" width="1" begin="10" end="10" resetval="0x0" description="DSS_CLK/PLL2_CLK2 clock switch Selects the clock source for the DSI2 functional clock DSI2_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSI2_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="1" token="DSI2_CLK_SWITCH_1" description="PLL2_CLK2 selected (from DSI2 PLL)"/>
    </bitfield>
    <bitfield id="FCK_CLK_SWITCH" width="2" begin="9" end="8" resetval="0x0" description="Selects the clock source for the DISPC functional clock DISPC_FCLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FCK_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="1" token="FCK_CLK_SWITCH_1" description="PLL1_CLK1 selected (from DSI1 PLL)"/>
      <bitenum value="2" id="2" token="FCK_CLK_SWITCH_2" description="PLL2_CLK1 selected (from DSI2 PLL)"/>
      <bitenum value="3" id="3" token="FCK_CLK_SWITCH_3" description="PLL3_CLK1 selected (from HDMI PLL)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0's for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VENC_OUT_SEL" width="1" begin="6" end="6" resetval="0x0" description="VENC mode selection for VENC output multiplexer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VENC_OUT_SEL_0" description="Composite VENC output selected"/>
      <bitenum value="1" id="1" token="VENC_OUT_SEL_1" description="Luminance VENC output selected"/>
    </bitfield>
    <bitfield id="DAC_POWERDN_BGZ" width="1" begin="5" end="5" resetval="0x0" description="DAC Power-down band gap control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DAC_POWERDN_BGZ_0" description="DAC power-down band gap disabled"/>
      <bitenum value="1" id="1" token="DAC_POWERDN_BGZ_1" description="DAC power-down band gap enabled"/>
    </bitfield>
    <bitfield id="DAC_DEMEN" width="1" begin="4" end="4" resetval="0x0" description="DAC Dynamic Element Matching Enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DAC_DEMEN_0" description="DAC dynamic element matching disabled"/>
      <bitenum value="1" id="1" token="DAC_DEMEN_1" description="DAC dynamic element matching enabled"/>
    </bitfield>
    <bitfield id="VENC_CLOCK_4X_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="VENC clock CLK4X enable This bit is used to control the CLK4X clock gating." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VENC_CLOCK_4X_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="1" token="VENC_CLOCK_4X_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="VENC_CLOCK_MODE" width="1" begin="2" end="2" resetval="0x0" description="VENC clock mode. See, ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VENC_CLOCK_MODE_0" description="Clock Mode 0."/>
      <bitenum value="1" id="1" token="VENC_CLOCK_MODE_1" description="Clock Mode 1. In both clock modes, all three balanced clocks, derived from the TV_CLK clock, are provided to the VENC, if the VENC_CLOCK_4X_ENABLE [3] bit is set to 1 by software."/>
    </bitfield>
    <bitfield id="DSI1_CLK_SWITCH" width="1" begin="1" end="1" resetval="0x0" description="DSS_CLK/PLL1_CLK2 clock switch Selects the clock source for the DSI1 functional clock DSI1_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DSI1_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="1" token="DSI1_CLK_SWITCH_1" description="PLL1_CLK2 selected (from DSI1 PLL)"/>
    </bitfield>
    <bitfield id="LCD1_CLK_SWITCH" width="1" begin="0" end="0" resetval="0x0" description="DSS_CLK/PLL1_CLK1 clock switch (multiplexer 2) Selects the clock source for the DISPC LCD1_CLK clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LCD1_CLK_SWITCH_0" description="DSS_CLK selected (from PRCM)"/>
      <bitenum value="1" id="1" token="LCD1_CLK_SWITCH_1" description="PLL1_CLK1 selected (from DSI1 PLL)"/>
    </bitfield>
  </register>
  <register id="DSS_STATUS" acronym="DSS_STATUS" offset="0x5C" width="32" description="This register contains the DSS status.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFBI_STATUS" width="1" begin="21" end="21" resetval="0x0" description="Video port selection status (multiplexer 11) Indicates if video port 1 or video 2 from DISPC is used to provide data to the RFBI" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RFBI_STATUS_0_r" description="Video port 1 (named also primary LCD output or LCD1) used to provide data to RFBI"/>
      <bitenum value="1" id="1" token="RFBI_STATUS_1_r" description="Video port 2 (named also secondary LCD output or LCD2) used to provide data to RFBI"/>
    </bitfield>
    <bitfield id="SYNC_STATUS" width="2" begin="20" end="19" resetval="0x0" description="Sync generator selection status (multiplexer 9) Indicates if DSS VENC IP or external component VENC IP is selected as syncs generator (master mode)" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SYNC_STATUS_0_r" description="Internal VENC IP selected"/>
      <bitenum value="1" id="1" token="SYNC_STATUS_1_r" description="Component VENC IP selected"/>
      <bitenum value="2" id="2" token="SYNC_STATUS_2_r" description="HDMI IP selected"/>
    </bitfield>
    <bitfield id="FCK_CLK_STATUS" width="4" begin="18" end="15" resetval="0x1" description="DISPC_FCLK clock selection status (multiplexer 1), indicates which clock is used by the glitch-free multiplexer selecting the source of DISPC_FCLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="0" id="0" token="FCK_CLK_STATUS_0_r" description="DSS_CLK clock switching is ongoing."/>
      <bitenum value="1" id="1" token="FCK_CLK_STATUS_1_r" description="DSS_CLK is used by DISPC as DISPC_FCLK clock."/>
      <bitenum value="2" id="2" token="FCK_CLK_STATUS_2_r" description="PLL1_CLK1 is used by DISPC as DISPC_FCLK clock."/>
      <bitenum value="4" id="4" token="FCK_CLK_STATUS_4_r" description="PLL2_CLK1 is used by DISPC as DISPC_FCLK clock."/>
      <bitenum value="8" id="8" token="FCK_CLK_STATUS_8_r" description="PLL3_CLK1 (TV_CLK) is used by DISPC as DISPC_FCLK clock."/>
    </bitfield>
    <bitfield id="TV_CLK_STATUS" width="2" begin="14" end="13" resetval="0x1" description="TV_CLK clock selection status (multiplexer 7), indicates which clock is used by the multiplexer selecting the source of TV_CLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="1" id="1" token="TV_CLK_STATUS_1_r" description="PLL3_CLK1 is used as TV_CLK."/>
      <bitenum value="2" id="2" token="TV_CLK_STATUS_2_r" description="DSS_TV_CLK is used as TV_CLK."/>
    </bitfield>
    <bitfield id="LCD2_CLK_STATUS" width="2" begin="12" end="11" resetval="0x1" description="LCD2_CLK clock selection status (multiplexer 3), indicates which clock is used by the glitch-free multiplexer selecting the source of LCD2_CLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="0" id="0" token="LCD2_CLK_STATUS_0_r" description="LCD2_CLK clock switching is ongoing."/>
      <bitenum value="1" id="1" token="LCD2_CLK_STATUS_1_r" description="DSS_CLK is used as LCD2_CLK."/>
      <bitenum value="2" id="2" token="LCD2_CLK_STATUS_2_r" description="PLL2_CLK1 is used by DISPC as LCD2_CLK clock."/>
    </bitfield>
    <bitfield id="DSI2_CLK_STATUS" width="2" begin="10" end="9" resetval="0x1" description="DSI2_CLK clock selection status (multiplexer 5), indicates which clock is used by the glitch-free multiplexer selecting the source of DSI2_CLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DSI2_CLK_STATUS_0_r" description="DSI2_CLK clock switching is ongoing"/>
      <bitenum value="1" id="1" token="DSI2_CLK_STATUS_1_r" description="DSS_CLK is used by DSI2 as DSI2_CLK clock."/>
      <bitenum value="2" id="2" token="DSI2_CLK_STATUS_2_r" description="PLL2_CLK2 is used by DSI2 as DSI2_CLK clock."/>
    </bitfield>
    <bitfield id="DSI1_CLK_STATUS" width="2" begin="8" end="7" resetval="0x1" description="DSI1_CLK clock selection status (multiplexer 4), indicates which clock is used by the glitch-free multiplexer selecting the source of DSI1_CLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="0" id="0" token="DSI1_CLK_STATUS_0_r" description="DSI1_CLK clock switching is ongoing."/>
      <bitenum value="1" id="1" token="DSI1_CLK_STATUS_1_r" description="DSS_CLK is used by DSI1 as DSI1_CLK clock."/>
      <bitenum value="2" id="2" token="DSI1_CLK_STATUS_2_r" description="PLL1_CLK2 is used by DSI1 as DSI1_CLK clock."/>
    </bitfield>
    <bitfield id="TV_CLK_OUT_STATUS" width="2" begin="6" end="5" resetval="0x1" description="TV_CLK_OUT selection status (multiplexer 12) indicates which clock is used by the multiplexer selecting the TV_CLK_OUT of the DISPC. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="1" id="1" token="TV_CLK_OUT_STATUS_1_r" description="TV_CLK is used by DISPC as TV_CLK_OUT clock."/>
      <bitenum value="2" id="2" token="TV_CLK_OUT_STATUS_2_r" description="HDMI_M_PCLK is used by DISPC as TV_CLK_OUT clock."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="4" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LCD1_CLK_STATUS" width="2" begin="1" end="0" resetval="0x1" description="LCD1_CLK clock selection status (multiplexer 2), indicates which clock is used by the glitch-free multiplexer selecting the source of LCD1_CLK. The current and the new-selected clocks must be running to be able to switch. Both clocks are used at the same time while the switching is ongoing." range="" rwaccess="R">
      <bitenum value="0" id="0" token="LCD1_CLK_STATUS_0_r" description="LCD1_CLK clock switching is ongoing."/>
      <bitenum value="1" id="1" token="LCD1_CLK_STATUS_1_r" description="DSS_CLK is used as LCD1_CLK."/>
      <bitenum value="2" id="2" token="LCD1_CLK_STATUS_2_r" description="PLL1_CLK1 is used by DISPC as LCD1_CLK clock."/>
    </bitfield>
  </register>
</module>
