{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1384,3415,10,0],"details":[{"text":"Global interconnect for 5 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"sqa","total_kernel_resources":[14916,24196,193,4],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":14}]],"type":"function","total_percent":[11.3892,6.56745,5.3267,15.8197,1.16959],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2144,2087,4,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Coalesced Private Variables: \n - 'count' (Ising-kernel.cl:43)\n - 'index' (Ising-kernel.cl:53)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Ising-kernel.cl:16 (lspin)","type":"resource","data":[33,384,4,0],"details":[{"Private memory":"Good but replicated","Total replication":2,"Number of banks":1,"Bank depth":"512 words","Additional information":[{"text":"Requested size 2048 bytes, implemented size 4096 bytes, replicated 2 times total, stall-free, 8 reads and 3 writes. ","type":"text"},{"text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"}],"Implemented size":"4096 bytes","Bank width":"32 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"2048 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}]},{"name":"Ising-kernel.cl:18 (lcouplings)","type":"resource","data":[0,0,64,0],"details":[{"Total replication":1,"Number of banks":1,"Bank depth":"16384 words","Additional information":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 1 read and 1 write. ","Local memory":"Optimal","Implemented size":"65536 bytes","Bank width":"32 bits","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"65536 bytes","type":"table"}]},{"name":"Private Variable: \n - 'i' (Ising-kernel.cl:25)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'i' (Ising-kernel.cl:34)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'j' (Ising-kernel.cl:23)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'j' (Ising-kernel.cl:88)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'lfield' (Ising-kernel.cl:14)","type":"resource","data":[28,144,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 32 and depth 1","type":"text"}]},{"name":"Private Variable: \n - 'localJ' (Ising-kernel.cl:15)","type":"resource","data":[7,206,3,0],"details":[{"text":"Type: Shift Register (4 or fewer tap points)","type":"text"},{"text":"1 register of width 8 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 128","type":"text"},{"text":"1 register of width 32 and depth 129","type":"text"}]},{"name":"Private Variable: \n - 'm' (Ising-kernel.cl:62)","type":"resource","data":[7,36,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:20","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"children":[{"count":1,"name":"State","data":[0,32,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"type":"resource"},{"count":1,"name":"Load","data":[323,583,6,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":20}]],"type":"resource"}],"type":"resource","data":[323,615,6,0]},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:23","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"replace_name":"true","type":"resource","data":[42,0,0,0],"children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[9,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":23}]],"type":"resource"}]},{"name":"No Source Line","children":[{"count":6,"name":"State","data":[2586,4187,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"And","data":[2,2,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Case Statement","data":[64,32,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":6,"name":"Select","data":[126,0,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[2779,4222,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:88","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":2,"name":"8-bit Integer Add","data":[6,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":6,"name":"And","data":[1.33333,0.666667,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":88}]],"type":"resource"}],"data":[41.6667,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:90","children":[{"count":1,"name":"8-bit Integer Add","data":[3,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"},{"count":3,"name":"And","data":[0.666667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":90}]],"type":"resource"}],"data":[4.33333,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:91","children":[{"count":3,"name":"32-bit Integer Add","data":[99,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"},{"count":4,"name":"Load","data":[104,164,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"},{"count":4,"name":"Store","data":[1464,8512,64,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":91}]],"type":"resource"}],"data":[1667,8676,64,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:25","children":[{"count":2,"name":"2-bit Integer Add","data":[2,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"},{"count":1,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":25}]],"type":"resource"}],"data":[46,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:26","children":[{"count":1,"name":"2-bit Integer Add","data":[1,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"Load","data":[588,1392,26,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"},{"count":2,"name":"Store","data":[68,48,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":26}]],"type":"resource"}],"data":[723,1440,26,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:31","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"children":[{"count":1,"name":"State","data":[0,128,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"type":"resource"},{"count":1,"name":"Load","data":[410,1270,9,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":31}]],"type":"resource"}],"type":"resource","data":[410,1398,9,0]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:34","children":[{"count":2,"name":"15-bit Integer Add","data":[10.6667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":6,"name":"And","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[1.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":34}]],"type":"resource"}],"data":[45.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:35","children":[{"count":1,"name":"15-bit Integer Add","data":[5.33333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":3,"name":"And","data":[0.333333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":3,"name":"Integer Compare","data":[0.666667,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":1,"name":"Load","data":[318,331,13,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":35}]],"type":"resource"}],"data":[358.333,355,13,0],"type":"resource"},{"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:77","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"children":[{"count":1,"name":"State","data":[0,32,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":2,"name":"Floating-point Multiply","data":[457,359,0,1],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"Floating-point Subtract","data":[995,717,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"},{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":77}]],"type":"resource"}],"type":"resource","data":[1937,1462,0,1]},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:15","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":15}]],"type":"resource"}],"data":[6.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":43}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:43","children":[{"count":2,"name":"16-bit Integer Add","data":[17,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":43}]],"type":"resource"}],"data":[17,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:49","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":49}]],"type":"resource"}],"data":[6.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:54","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[3.66667,0.333333,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":54}]],"type":"resource"}],"data":[32.6667,41.3333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:59","children":[{"count":1,"name":"8-bit Integer Subtract","data":[2.25,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"type":"resource"},{"count":1,"name":"Xor","data":[0.75,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":59}]],"type":"resource"}],"data":[3,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:76","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"},{"count":6,"name":"And","data":[12,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":76}]],"type":"resource"}],"data":[56,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":40}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:40","children":[{"count":19,"name":"Select","data":[161.333,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":40}]],"type":"resource"}],"data":[161.333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":53}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:53","children":[{"count":1,"name":"And","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":53}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:62","children":[{"count":2,"name":"3-bit Integer Add","data":[4,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"},{"count":3,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[46,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":62}]],"type":"resource"}],"data":[116,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:63","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":63}]],"type":"resource"}],"data":[103,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":64}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:64","children":[{"count":1,"name":"32-bit Integer Subtract","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":64}]],"type":"resource"}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":66}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:66","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":66}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:67","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"type":"resource"},{"count":21,"name":"Select","data":[190.333,16,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":67}]],"type":"resource"}],"data":[223.333,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:69","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"},{"count":21,"name":"Select","data":[190.333,16,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":69}]],"type":"resource"}],"data":[315.333,57,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:70","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"type":"resource"},{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":70}]],"type":"resource"}],"data":[44,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":71}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:71","children":[{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":71}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:72","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"type":"resource"},{"count":1,"name":"Select","data":[32,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":72}]],"type":"resource"}],"data":[58,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:73","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"type":"resource"},{"count":1,"name":"Select","data":[32,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":73}]],"type":"resource"}],"data":[58,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":74}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:74","children":[{"count":1,"name":"Load","data":[26,41,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":74}]],"type":"resource"}],"data":[26,41,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":75}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:75","children":[{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":75}]],"type":"resource"}],"data":[452,354,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:78","children":[{"count":1,"name":"Floating-point Multiply","data":[274,240,0,1],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"type":"resource"},{"count":1,"name":"Integer to Floating-point Conversion","data":[452,354,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":78}]],"type":"resource"}],"data":[726,594,0,1],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":79}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:79","children":[{"count":1,"name":"Floating-point Compare","data":[105,8,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":79}]],"type":"resource"}],"data":[105,8,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"name":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl:80","children":[{"count":1,"name":"32-bit Integer Subtract","data":[33,0,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"type":"resource"},{"count":1,"name":"Store","data":[34,24,0,0],"debug":[[{"filename":"/home/sam/Desktop/Annealing/SQA_fully/OpenCL_FPGA/Ising-kernel.cl","line":80}]],"type":"resource"}],"data":[67,24,0,0],"type":"resource"}],"data":[14915.99877,24195.999966,193,4],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[40555.99877,48432.999966,346,4],"total_percent":[26.764,17.8566,10.6624,28.3607,1.16959],"total":[40556,48433,346,4],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}