<annotationInfo>
<annotationInfo>
<item  id="15" filename="conv_2/conv_2.cpp" linenumber="54" name="icmp_ln54" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln54_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="16" filename="conv_2/conv_2.cpp" linenumber="54" name="add_ln54" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln54_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="19" filename="conv_2/conv_2.cpp" linenumber="54" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="22" filename="conv_2/conv_2.cpp" linenumber="57" name="icmp_ln57" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln57_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv_2/conv_2.cpp" linenumber="80" name="select_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln80_fu_341_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="24" filename="conv_2/conv_2.cpp" linenumber="80" name="select_ln80_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln80_1_fu_349_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="conv_2/conv_2.cpp" linenumber="80" name="zext_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_767_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv_2/conv_2.cpp" linenumber="80" name="mul_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="conv_2/conv_2.cpp" linenumber="80" name="xor_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln80_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv_2/conv_2.cpp" linenumber="60" name="icmp_ln60" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln60_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv_2/conv_2.cpp" linenumber="80" name="and_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln80_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv_2/conv_2.cpp" linenumber="57" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv_2/conv_2.cpp" linenumber="80" name="or_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln80_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv_2/conv_2.cpp" linenumber="80" name="select_ln80_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln80_2_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv_2/conv_2.cpp" linenumber="80" name="select_ln80_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln80_3_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv_2/conv_2.cpp" linenumber="80" name="zext_ln80_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_767_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="conv_2/conv_2.cpp" linenumber="80" name="add_ln80" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv_2/conv_2.cpp" linenumber="57" name="tmp_3_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_3_cast_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_fu_418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv_2/conv_2.cpp" linenumber="80" name="zext_ln80_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln80_2_fu_422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv_2/conv_2.cpp" linenumber="80" name="zext_ln80_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln80_3_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv_2/conv_2.cpp" linenumber="80" name="add_ln80_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln80_1_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv_2/conv_2.cpp" linenumber="80" name="zext_ln80_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln80_4_fu_436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv_2/conv_2.cpp" linenumber="67" name="zext_ln67" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln67_fu_441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv_2/conv_2.cpp" linenumber="64" name="icmp_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln64_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv_2/conv_2.cpp" linenumber="64" name="add_ln64_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln64_1_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_2/conv_2.cpp" linenumber="64" name="wr" contextFuncName="conv_2" moduleName="conv_2" rtlName="wr_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv_2/conv_2.cpp" linenumber="67" name="icmp_ln67" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln67_fu_468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv_2/conv_2.cpp" linenumber="64" name="select_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln64_fu_474_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv_2/conv_2.cpp" linenumber="64" name="select_ln64_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln64_1_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_1_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv_2/conv_2.cpp" linenumber="72" name="tmp_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_5_fu_494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_2_fu_502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_2/conv_2.cpp" linenumber="72" name="sub_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln72_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_2/conv_2.cpp" linenumber="72" name="sext_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln72_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv_2/conv_2.cpp" linenumber="64" name="zext_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln64_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv_2/conv_2.cpp" linenumber="64" name="add_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln64_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_776_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv_2/conv_2.cpp" linenumber="72" name="mul_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv_2/conv_2.cpp" linenumber="64" name="xor_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln64_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv_2/conv_2.cpp" linenumber="70" name="icmp_ln70" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln70_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv_2/conv_2.cpp" linenumber="64" name="and_ln64" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln64_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv_2/conv_2.cpp" linenumber="67" name="wc" contextFuncName="conv_2" moduleName="conv_2" rtlName="wc_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_2/conv_2.cpp" linenumber="67" name="or_ln67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln67_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv_2/conv_2.cpp" linenumber="67" name="select_ln67" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln67_fu_559_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv_2/conv_2.cpp" linenumber="67" name="zext_ln67_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln67_1_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv_2/conv_2.cpp" linenumber="67" name="select_ln67_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln67_1_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv_2/conv_2.cpp" linenumber="67" name="zext_ln67_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln67_2_fu_579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_2/conv_2.cpp" linenumber="72" name="trunc_ln72" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln72_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv_2/conv_2.cpp" linenumber="72" name="tmp_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_s_fu_593_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_2_fu_601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv_2/conv_2.cpp" linenumber="64" name="select_ln64_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln64_2_fu_606_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_2/conv_2.cpp" linenumber="67" name="select_ln67_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln67_2_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_776_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_2/conv_2.cpp" linenumber="67" name="tmp_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_2_fu_625_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv_2/conv_2.cpp" linenumber="67" name="zext_ln67_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln67_3_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_4_fu_636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_6_fu_640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_4_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv_2/conv_2.cpp" linenumber="72" name="tmp_13_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_13_cast_fu_650_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_5_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_7_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_2/conv_2.cpp" linenumber="72" name="add_ln72_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln72_6_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_2/conv_2.cpp" linenumber="72" name="zext_ln72_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln72_8_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv_2/conv_2.cpp" linenumber="72" name="tmp_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv_2/conv_2.cpp" linenumber="72" name="w_sum_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv_2/conv_2.cpp" linenumber="70" name="ch" contextFuncName="conv_2" moduleName="conv_2" rtlName="ch_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv_2/conv_2.cpp" linenumber="67" name="add_ln67" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln67_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="conv_2/conv_2.cpp" linenumber="67" name="select_ln67_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln67_3_fu_685_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_2/conv_2.cpp" linenumber="76" name="w_sum" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv_2/conv_2.cpp" linenumber="79" name="bitcast_ln79" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln79_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv_2/conv_2.cpp" linenumber="79" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_fu_720_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv_2/conv_2.cpp" linenumber="79" name="trunc_ln79" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln79_fu_730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv_2/conv_2.cpp" linenumber="79" name="icmp_ln79" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln79_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_2/conv_2.cpp" linenumber="79" name="icmp_ln79_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln79_1_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv_2/conv_2.cpp" linenumber="79" name="or_ln79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln79_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="conv_2/conv_2.cpp" linenumber="79" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_2/conv_2.cpp" linenumber="79" name="and_ln79" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln79_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv_2/conv_2.cpp" linenumber="79" name="w_sum_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv_2/conv_2.cpp" linenumber="60" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv_2/conv_2.cpp" linenumber="57" name="add_ln57_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln57_1_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv_2/conv_2.cpp" linenumber="57" name="select_ln57" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln57_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
