Analysis & Elaboration report for IITB-RISC-23
Sat May 06 23:11:30 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Sat May 06 23:11:30 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB-RISC-23                                ;
; Top-level Entity Name              ; uProcessor                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; uProcessor         ; IITB-RISC-23       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 06 23:11:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC-23 -c IITB-RISC-23 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10500): VHDL syntax error at master_register.vhd(14) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/master_register.vhd Line: 14
Error (10523): Ignored construct master_reg at master_register.vhd(9) due to previous errors File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/master_register.vhd Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file master_register.vhd
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: register_file-struct File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/registerfile.vhd Line: 16
    Info (12023): Found entity 1: register_file File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/registerfile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file datamemory.vhd
    Info (12022): Found design unit 1: DataMemory-behave File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/datamemory.vhd Line: 18
    Info (12023): Found entity 1: DataMemory File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/datamemory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file instructionmemory.vhd
    Info (12022): Found design unit 1: imem-struct File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/instructionmemory.vhd Line: 15
    Info (12023): Found entity 1: imem File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/instructionmemory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file 1bitreg.vhd
    Info (12022): Found design unit 1: r_4bit-bhv File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/1bitreg.vhd Line: 14
    Info (12023): Found entity 1: r_1bit File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/1bitreg.vhd Line: 7
Error (10500): VHDL syntax error at uProcessor.vhd(130) near text "signal";  expecting ";" File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/uProcessor.vhd Line: 130
Error (10500): VHDL syntax error at uProcessor.vhd(141) near text ",";  expecting "(", or an identifier, or  unary operator File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/uProcessor.vhd Line: 141
Info (12021): Found 0 design units, including 0 entities, in source file uprocessor.vhd
Info (12021): Found 2 design units, including 1 entities, in source file subcircuit_if.vhd
    Info (12022): Found design unit 1: subCircuit_IF-a1 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_IF.vhd Line: 16
    Info (12023): Found entity 1: subCircuit_IF File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_IF.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file subcircuit_id.vhd
    Info (12022): Found design unit 1: subCircuit_ID-a2 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_ID.vhd Line: 24
    Info (12023): Found entity 1: subCircuit_ID File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_ID.vhd Line: 7
Error (10500): VHDL syntax error at subCircuit_RR.vhd(24) near text "if";  expecting "end", or "(", or an identifier ("if" is a reserved keyword), or a concurrent statement File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_RR.vhd Line: 24
Error (10500): VHDL syntax error at subCircuit_RR.vhd(24) near text "then";  expecting "<=" File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_RR.vhd Line: 24
Error (10500): VHDL syntax error at subCircuit_RR.vhd(29) near text "if";  expecting "begin", or a declaration statement File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_RR.vhd Line: 29
Info (12021): Found 0 design units, including 0 entities, in source file subcircuit_rr.vhd
Error (10500): VHDL syntax error at subCircuit_EX.vhd(292) near text "behav";  expecting "(", or "'", or "." File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_EX.vhd Line: 292
Info (12021): Found 0 design units, including 0 entities, in source file subcircuit_ex.vhd
Error (10500): VHDL syntax error at subCircuit_MA.vhd(38) near text "port";  expecting "(", or "'", or "." File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_MA.vhd Line: 38
Error (10500): VHDL syntax error at subCircuit_MA.vhd(38) near text ";";  expecting ":=", or "<=" File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_MA.vhd Line: 38
Error (10500): VHDL syntax error at subCircuit_MA.vhd(89) near text "behav";  expecting "(", or "'", or "." File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_MA.vhd Line: 89
Info (12021): Found 0 design units, including 0 entities, in source file subcircuit_ma.vhd
Info (12021): Found 2 design units, including 1 entities, in source file subcircuit_wb.vhd
    Info (12022): Found design unit 1: subCircuit_WB-a5 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_WB.vhd Line: 20
    Info (12023): Found entity 1: subCircuit_WB File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/subCircuit_WB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhd
    Info (12022): Found design unit 1: DUT-a1 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/DUT.vhd Line: 8
    Info (12023): Found entity 1: DUT File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/DUT.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-bhv File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hazard add nand adi.vhd
    Info (12022): Found design unit 1: hazard1-bhv File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard ADD NAND ADI.vhd Line: 14
    Info (12023): Found entity 1: hazard1 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard ADD NAND ADI.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hazard lli.vhd
    Info (12022): Found design unit 1: hazard2-bhv File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard LLI.vhd Line: 14
    Info (12023): Found entity 1: hazard2 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard LLI.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hazard load.vhd
    Info (12022): Found design unit 1: hazard3-bhv File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard Load.vhd Line: 14
    Info (12023): Found entity 1: hazard3 File: C:/Users/SHOUNAK DAS/Desktop/EE309_Project/IITB-RISC-23/Hazard Load.vhd Line: 8
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 11 errors, 1 warning
    Error: Peak virtual memory: 4778 megabytes
    Error: Processing ended: Sat May 06 23:11:30 2023
    Error: Elapsed time: 00:00:25
    Error: Total CPU time (on all processors): 00:00:34


