# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Warning: WAVEFORM: Object matching PS not found in c:/My_Designs/FSM11101/FSM11101/src/wave.asdb.
# Warning: WAVEFORM: Object matching NS not found in c:/My_Designs/FSM11101/FSM11101/src/wave.asdb.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# add wave -noreg {/UUT/PS}
# Warning: WAVEFORM: Object matching UUT/PS not found in c:/My_Designs/FSM11101/FSM11101/src/wave.asdb.
asim -O5 +access +r +m+fsm11101_tb fsm11101_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\FSM11101\FSM11101\src\wave.asdb
#  06:49 È.Ù, ÌãÚå, 25 ÂÈÇä 1397
#  Simulation has been initialized
#  Selected Top-Level: fsm11101_tb (tb_architecture)
run 400 ns
# KERNEL: stopped at time: 400 ns
acom -O3 -work FSM11101 -2002  $dsn/src/FSM11101.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\FSM11101\FSM11101\src\FSM11101.vhd
# Compile Entity "FSM11101"
# Compile Architecture "FSM11101" of Entity "FSM11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -work FSM11101 -2002  $dsn/src/TestBench/fsm11101_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\FSM11101\FSM11101\src\TestBench\fsm11101_TB.vhd
# Compile Entity "fsm11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "$dsn\src\FSM11101.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\FSM11101\FSM11101\src\FSM11101.vhd
# Compile Entity "FSM11101"
# Compile Architecture "FSM11101" of Entity "FSM11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp -include "$dsn\src\TestBench\fsm11101_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\FSM11101\FSM11101\src\TestBench\fsm11101_TB.vhd
# Compile Entity "fsm11101_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fsm11101_tb"
# Compile Configuration "TESTBENCH_FOR_fsm11101"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_fsm11101 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6266 kB (elbread=1023 elab2=4896 kernel=346 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\FSM11101\FSM11101\src\wave.asdb
#  06:51 È.Ù, ÌãÚå, 25 ÂÈÇä 1397
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_fsm11101
wave 
wave -noreg Input
wave -noreg Clk
wave -noreg Rst
wave -noreg Output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\fsm11101_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_fsm11101 
# 4 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 400 ns
# KERNEL: stopped at time: 400 ns
#  Simulation has been stopped
# Adding file c:\My_Designs\FSM11101\FSM11101\src\untitled.asdb ... Done
# Adding file c:\My_Designs\FSM11101\FSM11101\src\untitled.awc ... Done
