Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 22:20:23 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.651        0.000                      0                 1552        0.079        0.000                      0                 1552       54.305        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.651        0.000                      0                 1548        0.079        0.000                      0                 1548       54.305        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.934        0.000                      0                    4        1.155        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.331ns  (logic 60.428ns (58.480%)  route 42.903ns (41.520%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.150   105.517    sm/M_alum_out[0]
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.116   105.633 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.997   106.630    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y10         LUT5 (Prop_lut5_I0_O)        0.356   106.986 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.693   107.679    sm/D_states_q[3]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.332   108.011 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.465   108.476    sm/D_states_d__0[3]
    SLICE_X33Y15         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X33Y15         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X33Y15         FDSE (Setup_fdse_C_D)       -0.067   116.127    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.127    
                         arrival time                        -108.476    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.702ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.748ns  (logic 60.122ns (58.514%)  route 42.626ns (41.486%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.522   105.889    sm/M_alum_out[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.150   106.039 r  sm/ram_reg_i_32/O
                         net (fo=2, routed)           0.822   106.861    sm/brams/override_address[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.348   107.209 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.684   107.893    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.893    
  -------------------------------------------------------------------
                         slack                                  7.702    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.208ns  (logic 60.122ns (58.823%)  route 42.086ns (41.177%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.522   105.889    sm/M_alum_out[0]
    SLICE_X46Y8          LUT5 (Prop_lut5_I4_O)        0.150   106.039 r  sm/ram_reg_i_32/O
                         net (fo=2, routed)           0.438   106.477    sm/brams/override_address[0]
    SLICE_X46Y6          LUT5 (Prop_lut5_I2_O)        0.348   106.825 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.527   107.352    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.352    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.268ns  (logic 59.996ns (58.665%)  route 42.272ns (41.335%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.292   105.659    sm/M_alum_out[0]
    SLICE_X31Y15         LUT4 (Prop_lut4_I0_O)        0.124   105.783 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.465   106.248    sm/D_states_q[1]_i_14_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I3_O)        0.124   106.372 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.415   106.787    sm/D_states_q[1]_i_4_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I2_O)        0.124   106.911 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502   107.413    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.299   116.255    
                         clock uncertainty           -0.035   116.220    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)       -0.047   116.173    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.173    
                         arrival time                        -107.413    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.211ns  (logic 60.192ns (58.890%)  route 42.019ns (41.110%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.150   105.517    sm/M_alum_out[0]
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.116   105.633 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.484   106.117    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I3_O)        0.328   106.445 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.407   106.852    sm/D_states_q[4]_i_7_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124   106.976 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.355    sm/D_states_d__0[4]
    SLICE_X31Y16         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X31Y16         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X31Y16         FDSE (Setup_fdse_C_D)       -0.067   116.126    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.126    
                         arrival time                        -107.355    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.139ns  (logic 60.192ns (58.932%)  route 41.947ns (41.068%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=24 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.150   105.517    sm/M_alum_out[0]
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.116   105.633 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.515   106.148    sm/D_states_q[4]_i_18_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I3_O)        0.328   106.476 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.493   106.969    sm/D_states_q[2]_i_6_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I5_O)        0.124   107.093 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.190   107.283    sm/D_states_d__0[2]
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.299   116.255    
                         clock uncertainty           -0.035   116.220    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)       -0.081   116.139    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -107.283    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.080ns  (logic 60.122ns (58.897%)  route 41.958ns (41.103%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.277   105.644    sm/M_alum_out[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I4_O)        0.150   105.794 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.454   106.247    sm/D_states_q[7]_i_11_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.348   106.595 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.629   107.224    sm/D_states_d__0[6]
    SLICE_X33Y14         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.230    
                         clock uncertainty           -0.035   116.195    
    SLICE_X33Y14         FDRE (Setup_fdre_C_D)       -0.067   116.128    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.128    
                         arrival time                        -107.224    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.976ns  (logic 60.122ns (58.957%)  route 41.854ns (41.043%))
  Logic Levels:           322  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.277   105.644    sm/M_alum_out[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I4_O)        0.150   105.794 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.459   106.252    sm/D_states_q[7]_i_11_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.348   106.600 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.520   107.121    sm/D_states_d__0[7]
    SLICE_X33Y15         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X33Y15         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X33Y15         FDSE (Setup_fdse_C_D)       -0.081   116.113    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                        -107.121    
  -------------------------------------------------------------------
                         slack                                  8.992    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.908ns  (logic 59.996ns (58.873%)  route 41.912ns (41.127%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=24 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.292   105.659    sm/M_alum_out[0]
    SLICE_X31Y15         LUT4 (Prop_lut4_I0_O)        0.124   105.783 r  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.465   106.248    sm/D_states_q[1]_i_14_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I3_O)        0.124   106.372 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.556   106.928    sm/D_states_q[1]_i_4_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I2_O)        0.124   107.052 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.052    sm/D_states_d__0[1]
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299   116.255    
                         clock uncertainty           -0.035   116.220    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.029   116.249    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.249    
                         arrival time                        -107.052    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.475ns  (logic 59.748ns (58.879%)  route 41.727ns (41.121%))
  Logic Levels:           321  (CARRY4=288 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.594     8.157    sm/D_states_q_reg[1]_rep_0
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.299     8.456 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.685     9.141    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.265 f  sm/D_registers_q[7][31]_i_152/O
                         net (fo=1, routed)           0.958    10.223    sm/D_registers_q[7][31]_i_152_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I1_O)        0.124    10.347 r  sm/D_registers_q[7][31]_i_116/O
                         net (fo=32, routed)          0.787    11.135    sm/M_sm_bsel[0]
    SLICE_X41Y14         LUT5 (Prop_lut5_I3_O)        0.124    11.259 r  sm/D_registers_q[7][31]_i_135/O
                         net (fo=121, routed)         0.899    12.157    sm/M_alum_b[0]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.281 r  sm/D_registers_q[7][31]_i_218/O
                         net (fo=1, routed)           0.000    12.281    alum/S[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.813 r  alum/D_registers_q_reg[7][31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    12.813    alum/D_registers_q_reg[7][31]_i_209_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.927 r  alum/D_registers_q_reg[7][31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    12.927    alum/D_registers_q_reg[7][31]_i_204_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.041 r  alum/D_registers_q_reg[7][31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.041    alum/D_registers_q_reg[7][31]_i_199_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.155 r  alum/D_registers_q_reg[7][31]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.155    alum/D_registers_q_reg[7][31]_i_194_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.269 r  alum/D_registers_q_reg[7][31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    13.269    alum/D_registers_q_reg[7][31]_i_189_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.383 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.009    13.392    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.506 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.620 r  alum/D_registers_q_reg[7][31]_i_145/CO[3]
                         net (fo=1, routed)           0.000    13.620    alum/D_registers_q_reg[7][31]_i_145_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.891 r  alum/D_registers_q_reg[7][31]_i_91/CO[0]
                         net (fo=37, routed)          1.046    14.938    alum/temp_out0[31]
    SLICE_X41Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.767 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.767    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.881 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.881    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.995 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.995    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.109 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.223    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    16.346    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.460 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.460    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.574 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.574    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.731 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.876    17.607    alum/temp_out0[30]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.936 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    17.936    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.486 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.486    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.600 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.600    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.714 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.714    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.828 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.942 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    18.942    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.056 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.009    19.065    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.293    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.450 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.000    20.450    alum/temp_out0[29]
    SLICE_X37Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    21.235 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.235    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.349 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.349    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.463    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.009    21.586    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.700 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.700    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.814 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.814    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.928 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.928    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.042 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.042    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.199 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.089    23.288    alum/temp_out0[28]
    SLICE_X38Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.088 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.088    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.322    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.448    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.565 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.565    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.682 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.682    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.799 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.799    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.916 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.916    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.073 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.847    25.920    alum/temp_out0[27]
    SLICE_X39Y21         LUT3 (Prop_lut3_I0_O)        0.332    26.252 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.802 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.802    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.916 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.916    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.030 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.030    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.144 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    27.153    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.267 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.267    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.381 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.381    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.495 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.495    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.609 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.609    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.766 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.923    28.689    alum/temp_out0[26]
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.018 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.018    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.551 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.551    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.668 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.668    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.785 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.785    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.902 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.009    29.911    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.028 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.028    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.145 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.145    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.262 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.262    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.379 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.379    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.536 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.905    31.441    alum/temp_out0[25]
    SLICE_X45Y21         LUT3 (Prop_lut3_I0_O)        0.332    31.773 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.773    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.323 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.323    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.437 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.437    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.551 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.551    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.665 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.009    32.674    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.788 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.788    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.902 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.902    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.016 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.016    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.130 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.130    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.287 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.006    34.294    alum/temp_out0[24]
    SLICE_X46Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    35.094 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.094    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.211 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.211    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.328 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.328    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.445 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.009    35.454    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.571 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.571    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.688 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.688    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.805 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.805    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.922 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.079 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.831    36.910    alum/temp_out0[23]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.332    37.242 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.242    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.792 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.792    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.906 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.906    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    38.029    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.143 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.143    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.257 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.257    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.371 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.371    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.485 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.485    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.599 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.599    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.756 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.104    39.860    alum/temp_out0[22]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.329    40.189 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.189    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.739 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.009    40.748    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.862 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.862    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.976 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.976    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.090 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.090    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.204 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.204    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.318 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.318    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.432 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.432    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.546 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.546    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.703 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.205    42.908    alum/temp_out0[21]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.329    43.237 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    43.237    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.770 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.009    43.779    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.896 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.896    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.013 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.013    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.130 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.130    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.247 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.247    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.481 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.481    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.598 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.598    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.755 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.972    45.727    alum/temp_out0[20]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.059 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.059    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.592 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.709 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.009    46.718    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.835 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.835    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.952 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.952    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.186 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.186    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.303 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.303    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.420 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.420    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.577 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.121    48.698    alum/temp_out0[19]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.332    49.030 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.580 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.580    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.694 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.694    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.808 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.808    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.922 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.922    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.036 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.036    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.150 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.150    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.264 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.264    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.378 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    50.387    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.544 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.173    51.717    alum/temp_out0[18]
    SLICE_X57Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.502 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.502    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.616 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.616    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.729 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.729    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.843 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.843    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.957 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.957    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.071 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.071    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.185 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.185    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.299 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.299    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.456 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.926    54.382    alum/temp_out0[17]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    54.711 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.711    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.244 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.478 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.595 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.829 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.829    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.946 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.946    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.063 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.063    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.220 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.774    56.994    alum/temp_out0[16]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.332    57.326 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.326    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.876 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    57.876    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.990 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    57.990    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.104 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.104    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.218 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.218    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.332 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.332    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.446 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.446    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.560 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    58.560    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.674 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.674    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.831 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.161    59.993    alum/temp_out0[15]
    SLICE_X52Y12         LUT3 (Prop_lut3_I0_O)        0.329    60.322 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.322    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.855 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    60.855    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.972 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.206 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.206    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.323 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.323    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.440 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.557 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.557    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.674 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.674    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.831 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.065    62.896    alum/temp_out0[14]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.332    63.228 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.228    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.761 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    63.761    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.878 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    63.878    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.995 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    63.995    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.112 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.112    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.229 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.229    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.346 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.346    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.463 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.463    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.580 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.580    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.737 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.181    65.918    alum/temp_out0[13]
    SLICE_X55Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    66.706 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.706    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.820 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.820    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.934 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    66.934    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.048 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.048    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.162 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.162    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.276 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.276    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.390 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.390    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.504 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.504    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.661 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.982    68.643    alum/temp_out0[12]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    68.972 r  alum/D_registers_q[7][11]_i_60/O
                         net (fo=1, routed)           0.000    68.972    alum/D_registers_q[7][11]_i_60_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.373 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.373    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.487 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.487    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.601 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.601    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.715 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.715    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.829 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    69.829    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.943 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.943    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.057 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.057    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.171 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.328 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.962    71.290    alum/temp_out0[11]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    71.619 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.619    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.152 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.152    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.269 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.269    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.386 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.386    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.503 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.503    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.620 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.620    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.737 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.737    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.854 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    72.854    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.971 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.937    74.064    alum/temp_out0[10]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.332    74.396 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.396    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.946 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.946    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.060    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.288 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.288    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.402 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.402    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.516 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.516    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.630 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.630    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.744 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.744    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.901 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.275    77.176    alum/temp_out0[9]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    77.505 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.505    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.055 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.055    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.169 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.169    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.283 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.283    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.397 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.397    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.511 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.511    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.625 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.625    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.739 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.010 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.076    80.086    alum/temp_out0[8]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    80.415 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.415    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.965 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.965    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.079 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.079    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.193 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.193    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.307 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.307    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.421 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.421    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.535 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.535    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.649 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.649    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.763 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.763    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.920 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.063    82.983    alum/temp_out0[7]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.312 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.312    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.845 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.845    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.962 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.962    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.079 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.079    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.196 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.196    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.313 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.313    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.430 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.430    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.547 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.547    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.664 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.664    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.821 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.060    85.882    alum/temp_out0[6]
    SLICE_X39Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.670 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.670    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.784 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.784    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.898 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.898    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.012 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.012    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.126 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.126    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.240 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.240    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.354 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.354    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.468 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.468    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.625 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.080    88.705    alum/temp_out0[5]
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.034 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.034    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.584 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.584    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.698 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.698    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.812 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.812    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.926 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.926    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.040 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.040    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.154 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.154    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.268 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.268    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.382 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.382    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.539 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.925    91.464    alum/temp_out0[4]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.793 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.793    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.326 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.326    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.443 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.443    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.560 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.560    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.677 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.677    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.794 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.794    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.911 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.911    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.028 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.028    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.145 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.145    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.302 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.028    94.331    alum/temp_out0[3]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.332    94.663 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.663    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.213 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.213    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.441 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.441    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.555 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.555    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.669 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.669    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.783 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.783    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.897 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.897    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.011 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.011    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.168 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.164    97.331    alum/temp_out0[2]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.660 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.660    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.210 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.324 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.324    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.438 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.438    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.552 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.552    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.666 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.666    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.780 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.780    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.894 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.894    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.008 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.008    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.165 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.033   100.198    alum/temp_out0[1]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.527 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.527    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.077 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.077    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.191 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.191    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.305 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.305    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.419 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.419    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.533 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.533    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.647 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.647    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.761 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.761    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.875 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.875    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.032 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.672   102.705    sm/temp_out0[0]
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.034 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.464   103.498    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X52Y11         LUT4 (Prop_lut4_I1_O)        0.124   103.622 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.621   104.243    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124   104.367 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.133   105.500    sm/M_alum_out[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124   105.624 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.996   106.619    L_reg/D[0]
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.447   115.963    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X42Y6          FDRE (Setup_fdre_C_D)       -0.056   116.059    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        116.059    
                         arrival time                        -106.620    
  -------------------------------------------------------------------
                         slack                                  9.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.041%)  route 0.250ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    gamecounter/clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=4, routed)           0.250     1.896    timerclk/M_gamecounter_value[0]
    SLICE_X34Y14         FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.826     2.016    timerclk/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.052     1.817    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.930    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.930    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.930    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X29Y10         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.930    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y10         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X30Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.850    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.911    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.911    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.911    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.019%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.273     1.911    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X30Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.233%)  route 0.283ns (66.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.922    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y21         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y21         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X30Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y6    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y8    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y21   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y21   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y21   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y21   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.070ns (22.524%)  route 3.680ns (77.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.141     7.705    sm/D_states_q_reg[1]_rep_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.325     8.030 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.844     8.874    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.326     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     9.895    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X33Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                105.934    

Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.070ns (22.524%)  route 3.680ns (77.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.141     7.705    sm/D_states_q_reg[1]_rep_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.325     8.030 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.844     8.874    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.326     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     9.895    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X33Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                105.934    

Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.070ns (22.524%)  route 3.680ns (77.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.141     7.705    sm/D_states_q_reg[1]_rep_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.325     8.030 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.844     8.874    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.326     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     9.895    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X33Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                105.934    

Slack (MET) :             105.934ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.070ns (22.524%)  route 3.680ns (77.476%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=182, routed)         2.141     7.705    sm/D_states_q_reg[1]_rep_0
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.325     8.030 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.844     8.874    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.326     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.695     9.895    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X33Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                105.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.400%)  route 0.883ns (82.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.646     2.289    sm/D_states_q[5]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.237     2.571    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X33Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.416    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.400%)  route 0.883ns (82.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.646     2.289    sm/D_states_q[5]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.237     2.571    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X33Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.416    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.400%)  route 0.883ns (82.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.646     2.289    sm/D_states_q[5]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.237     2.571    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X33Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.416    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.186ns (17.400%)  route 0.883ns (82.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.558     1.502    sm/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sm/D_states_q_reg[5]/Q
                         net (fo=176, routed)         0.646     2.289    sm/D_states_q[5]
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.237     2.571    fifo_reset_cond/AS[0]
    SLICE_X33Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X33Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X33Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.416    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.155    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.664ns  (logic 11.382ns (29.438%)  route 27.282ns (70.562%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.002    34.809    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.146    34.955 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.096    40.051    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.814 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.814    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.649ns  (logic 11.150ns (28.850%)  route 27.499ns (71.150%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.231    35.038    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.124    35.162 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.084    40.246    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.799 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.799    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.621ns  (logic 11.398ns (29.512%)  route 27.224ns (70.488%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.994    34.801    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I0_O)        0.152    34.953 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.046    39.999    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.772 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.772    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.507ns  (logic 11.152ns (28.962%)  route 27.354ns (71.038%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.212    35.019    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I0_O)        0.124    35.143 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.959    40.102    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.657 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.657    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.032ns  (logic 11.141ns (29.294%)  route 26.891ns (70.706%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.994    34.801    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.925 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.713    39.638    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.182 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.182    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.876ns  (logic 11.380ns (30.047%)  route 26.495ns (69.953%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.212    35.019    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I0_O)        0.153    35.172 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.099    39.272    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    43.026 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    43.026    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.725ns  (logic 11.148ns (29.549%)  route 26.578ns (70.451%))
  Logic Levels:           34  (CARRY4=9 LUT2=2 LUT3=3 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X42Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.788     7.456    L_reg/M_sm_timer[4]
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.124     7.580 f  L_reg/L_409a2c6c_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.012     8.592    L_reg/L_409a2c6c_remainder0_carry_i_25__1_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  L_reg/L_409a2c6c_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.852     9.569    L_reg/L_409a2c6c_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.148     9.717 f  L_reg/L_409a2c6c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.766    10.483    L_reg/L_409a2c6c_remainder0_carry_i_20__1_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I4_O)        0.354    10.837 r  L_reg/L_409a2c6c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.813    11.649    L_reg/L_409a2c6c_remainder0_carry_i_10__1_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I1_O)        0.328    11.977 r  L_reg/L_409a2c6c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.977    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.527    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.641    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 f  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.962    13.842    L_reg/L_409a2c6c_remainder0_3[10]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.302    14.144 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.978    15.122    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X43Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.246 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.983    16.229    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.353 r  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.740    17.094    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y3          LUT3 (Prop_lut3_I0_O)        0.150    17.244 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.830    18.074    L_reg/i__carry_i_20__4_n_0
    SLICE_X39Y2          LUT4 (Prop_lut4_I3_O)        0.348    18.422 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.995    19.416    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.124    19.540 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.806    20.347    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124    20.471 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.471    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.869 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.869    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.203 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.037    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.340 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.830    23.170    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.294 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.456    24.750    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X34Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.874 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.826    25.700    L_reg/i__carry_i_13__3_0
    SLICE_X35Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.824 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.805    26.630    L_reg/i__carry_i_18__3_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.754 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.814    27.567    L_reg/i__carry_i_13__3_n_0
    SLICE_X36Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.717 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    28.778    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X37Y2          LUT5 (Prop_lut5_I0_O)        0.326    29.104 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.104    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.654 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.654    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.768 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.768    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.882 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.882    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.104 r  timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    30.932    timerseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.299    31.231 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.585    31.816    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.940 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    32.760    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.799    33.683    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.807 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.002    34.809    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y3          LUT4 (Prop_lut4_I0_O)        0.124    34.933 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.392    39.325    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.876 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.876    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.818ns  (logic 11.353ns (32.608%)  route 23.464ns (67.392%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.000     7.606    L_reg/M_sm_pbc[4]
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  L_reg/L_409a2c6c_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.535     8.265    L_reg/L_409a2c6c_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.389 f  L_reg/L_409a2c6c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.828     9.218    L_reg/L_409a2c6c_remainder0_carry_i_12__0_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.368 f  L_reg/L_409a2c6c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.051    L_reg/L_409a2c6c_remainder0_carry_i_20__0_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.425 r  L_reg/L_409a2c6c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.247    L_reg/L_409a2c6c_remainder0_carry_i_10__0_n_0
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.575 r  L_reg/L_409a2c6c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.575    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.125 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.125    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.459 f  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.158    13.617    L_reg/L_409a2c6c_remainder0_1[5]
    SLICE_X61Y5          LUT3 (Prop_lut3_I2_O)        0.303    13.920 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.857    14.776    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.900 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.991    15.892    L_reg/i__carry_i_26__2_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.952    16.968    L_reg/i__carry_i_24__2_n_0
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.152    17.120 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    17.967    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.326    18.293 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.970    19.263    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.387 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.875    20.262    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.386 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.386    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.766 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.766    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.005 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.176    22.182    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.483 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.644    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.768 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    23.774    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.898 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.067    24.965    L_reg/i__carry_i_13__1_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.115 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           1.003    26.118    L_reg/i__carry_i_23__1_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.446 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.835    27.281    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.433 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    28.086    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.418 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.418    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.968 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.968    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.082    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.395 f  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.023    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.329 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.592    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.716 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.833    31.549    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.673 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.286    31.959    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.083 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.008    33.091    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y4          LUT4 (Prop_lut4_I3_O)        0.154    33.245 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.026    36.271    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    39.968 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.968    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.749ns  (logic 11.385ns (32.763%)  route 23.364ns (67.237%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.393     7.004    L_reg/M_sm_pac[13]
    SLICE_X52Y4          LUT2 (Prop_lut2_I1_O)        0.146     7.150 r  L_reg/L_409a2c6c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.460     7.610    L_reg/L_409a2c6c_remainder0_carry_i_23_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.328     7.938 f  L_reg/L_409a2c6c_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.903     8.841    L_reg/L_409a2c6c_remainder0_carry_i_18_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I1_O)        0.148     8.989 f  L_reg/L_409a2c6c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.824     9.813    L_reg/L_409a2c6c_remainder0_carry_i_20_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.328    10.141 r  L_reg/L_409a2c6c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.581    10.722    L_reg/L_409a2c6c_remainder0_carry_i_10_n_0
    SLICE_X51Y2          LUT4 (Prop_lut4_I1_O)        0.124    10.846 r  L_reg/L_409a2c6c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.846    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.396 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.396    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.730 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.015    12.744    L_reg/L_409a2c6c_remainder0[5]
    SLICE_X48Y1          LUT3 (Prop_lut3_I2_O)        0.303    13.047 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.004    14.052    L_reg/i__carry__0_i_18_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.176 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.444    14.620    L_reg/i__carry__1_i_15_n_0
    SLICE_X48Y3          LUT5 (Prop_lut5_I3_O)        0.150    14.770 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.360    16.129    L_reg/i__carry__1_i_9_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.352    16.481 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.478    16.960    L_reg/i__carry_i_19_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I1_O)        0.328    17.288 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.798    18.086    L_reg/i__carry__0_i_11_n_0
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    18.210 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.863    19.073    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.124    19.197 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.197    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.595 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.595    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.834 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.845    20.679    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X53Y2          LUT5 (Prop_lut5_I1_O)        0.302    20.981 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.788    21.768    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y1          LUT5 (Prop_lut5_I0_O)        0.124    21.892 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.990    22.882    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.006 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.052    24.058    L_reg/i__carry_i_13_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.146    24.204 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    24.656    L_reg/i__carry_i_23_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.328    24.984 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.842    25.826    L_reg/i__carry_i_13_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.150    25.976 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.652    26.629    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.724    27.353 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.353    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.470 r  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.470    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.689 f  aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.548    aseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.295    28.843 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    29.380 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    30.200    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I2_O)        0.124    30.324 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.810    31.134    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.124    31.258 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.831    32.089    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.148    32.237 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.887    36.125    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    39.904 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.904    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.515ns  (logic 11.136ns (32.264%)  route 23.379ns (67.736%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          2.000     7.606    L_reg/M_sm_pbc[4]
    SLICE_X58Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.730 f  L_reg/L_409a2c6c_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.535     8.265    L_reg/L_409a2c6c_remainder0_carry_i_25__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.389 f  L_reg/L_409a2c6c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.828     9.218    L_reg/L_409a2c6c_remainder0_carry_i_12__0_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.368 f  L_reg/L_409a2c6c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.051    L_reg/L_409a2c6c_remainder0_carry_i_20__0_n_0
    SLICE_X56Y6          LUT5 (Prop_lut5_I4_O)        0.374    10.425 r  L_reg/L_409a2c6c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.247    L_reg/L_409a2c6c_remainder0_carry_i_10__0_n_0
    SLICE_X57Y4          LUT4 (Prop_lut4_I1_O)        0.328    11.575 r  L_reg/L_409a2c6c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.575    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.125 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.125    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.459 f  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.158    13.617    L_reg/L_409a2c6c_remainder0_1[5]
    SLICE_X61Y5          LUT3 (Prop_lut3_I2_O)        0.303    13.920 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           0.857    14.776    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.900 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.991    15.892    L_reg/i__carry_i_26__2_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I0_O)        0.124    16.016 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           0.952    16.968    L_reg/i__carry_i_24__2_n_0
    SLICE_X61Y3          LUT5 (Prop_lut5_I2_O)        0.152    17.120 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    17.967    L_reg/i__carry_i_19__1_n_0
    SLICE_X61Y3          LUT4 (Prop_lut4_I1_O)        0.326    18.293 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.970    19.263    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I3_O)        0.124    19.387 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.875    20.262    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X60Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.386 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    20.386    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.766 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.766    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.005 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.176    22.182    L_reg/L_409a2c6c_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.301    22.483 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.161    22.644    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.768 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.007    23.774    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.898 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.067    24.965    L_reg/i__carry_i_13__1_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.150    25.115 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           1.003    26.118    L_reg/i__carry_i_23__1_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.328    26.446 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.835    27.281    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.433 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.653    28.086    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.418 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.418    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.968 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.968    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.082 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.082    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.395 r  bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    30.023    bseg_driver/decimal_renderer/L_409a2c6c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.329 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.592    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.716 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.679    31.395    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.519 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.582    32.101    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.225 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.570    32.795    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.124    32.919 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.237    36.155    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    39.665 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.665    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.408ns (63.899%)  route 0.796ns (36.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.796     2.442    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.709 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.709    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.409ns (63.494%)  route 0.810ns (36.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.810     2.457    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.726 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.726    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.407ns (62.924%)  route 0.829ns (37.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.829     2.476    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.742 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.742    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.432ns (61.907%)  route 0.881ns (38.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.881     2.528    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.819 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.819    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.407ns (60.584%)  route 0.916ns (39.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.916     2.562    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.829 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.829    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.420ns (59.776%)  route 0.956ns (40.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.956     2.602    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.881 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.881    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.433ns (57.200%)  route 1.072ns (42.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.394     2.073    bseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.118 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.796    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.043 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.043    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.431ns (56.253%)  route 1.113ns (43.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.393     2.072    bseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.045     2.117 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.836    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.081 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.081    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.475ns (57.501%)  route 1.090ns (42.499%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.394     2.073    bseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.049     2.122 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.818    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.103 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.103    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.383ns (52.369%)  route 1.258ns (47.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=5, routed)           1.258     2.928    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.147 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.147    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.643ns (32.402%)  route 3.427ns (67.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.728     4.247    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.699     5.070    reset_cond/M_reset_cond_in
    SLICE_X42Y7          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y7          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.643ns (32.402%)  route 3.427ns (67.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.728     4.247    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.699     5.070    reset_cond/M_reset_cond_in
    SLICE_X42Y7          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y7          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 1.643ns (32.751%)  route 3.373ns (67.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.728     4.247    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.645     5.016    reset_cond/M_reset_cond_in
    SLICE_X46Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.881ns  (logic 1.643ns (33.657%)  route 3.238ns (66.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.728     4.247    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.371 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.510     4.881    reset_cond/M_reset_cond_in
    SLICE_X42Y10         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y10         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.474ns (30.744%)  route 3.320ns (69.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.320     4.794    butt_cond/sync/D[0]
    SLICE_X46Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.441     4.846    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.630ns (37.167%)  route 2.756ns (62.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.756     4.262    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.386 r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.386    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X46Y33         FDRE                                         r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.441     4.846    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.653ns (39.208%)  route 2.563ns (60.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.563     4.092    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.216 r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.216    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y29         FDRE                                         r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.433     4.838    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.624ns (38.569%)  route 2.587ns (61.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.587     4.087    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.211 r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.211    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X44Y29         FDRE                                         r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437     4.842    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.639ns (39.434%)  route 2.517ns (60.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.517     4.031    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.155 r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.155    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437     4.842    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.022ns  (logic 1.658ns (41.231%)  route 2.364ns (58.769%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.364     3.898    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.022 r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.022    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437     4.842    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.330ns (27.700%)  route 0.861ns (72.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.146    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.191 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.191    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.329ns (25.862%)  route 0.942ns (74.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.942     1.226    forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.271 r  forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.271    forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.817     2.007    forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1834173526[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.347ns (24.631%)  route 1.061ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.061     1.363    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.408    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.824     2.014    forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  forLoop_idx_0_1234042377[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.327ns (22.827%)  route 1.106ns (77.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.106     1.388    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.433 r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.433    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.824     2.014    forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1834173526[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.341ns (23.187%)  route 1.131ns (76.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.131     1.427    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.472 r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.472    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X34Y29         FDRE                                         r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.820     2.010    forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  forLoop_idx_0_1234042377[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.313ns (21.112%)  route 1.169ns (78.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.169     1.437    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.482    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X44Y29         FDRE                                         r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.823     2.013    forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  forLoop_idx_0_1234042377[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.319ns (21.020%)  route 1.198ns (78.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.198     1.472    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.517 r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.517    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X46Y33         FDRE                                         r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.827     2.017    forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  forLoop_idx_0_1234042377[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.331ns (19.357%)  route 1.380ns (80.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.484    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.182     1.712    reset_cond/M_reset_cond_in
    SLICE_X42Y10         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y10         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.242ns (13.893%)  route 1.498ns (86.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.498     1.740    butt_cond/sync/D[0]
    SLICE_X46Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.827     2.017    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.331ns (18.807%)  route 1.430ns (81.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.484    reset_cond/butt_reset_IBUF
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.232     1.762    reset_cond/M_reset_cond_in
    SLICE_X46Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





