* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 17 2018 18:15:50

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: F:\Installs\Iscc\Lattice\sbt_backend\bin\win32\opt\packer.exe  F:\Installs\Iscc\Lattice\sbt_backend\devices\ICE40P01.dev  F:/Proyectos/IceZum_Alhambra/Proyectos/IncrementalLeds/PingPong/PingPong_Implmnt\sbt\netlist\oadb-incremental  --package  TQ144  --outdir  F:/Proyectos/IceZum_Alhambra/Proyectos/IncrementalLeds/PingPong/PingPong_Implmnt\sbt\outputs\packer  --translator  F:\Installs\Iscc\Lattice\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  F:/Proyectos/IceZum_Alhambra/Proyectos/IncrementalLeds/PingPong/PingPong_Implmnt\sbt\outputs\placer\incremental_pl.sdc  --dst_sdc_file  F:/Proyectos/IceZum_Alhambra/Proyectos/IncrementalLeds/PingPong/PingPong_Implmnt\sbt\outputs\packer\incremental_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: incremental
Used Logic Cell: 78/1280
Used Logic Tile: 16/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_c_g
Clock Source: clk 
Clock Driver: clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 43
Fanout to Tile: 9


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 1 5 7 0 0 0 0 0 0   
 8|   0 0 0 4 2 3 0 0 0 0 0 0   
 7|   0 0 0 4 7 8 0 0 0 0 0 0   
 6|   0 0 0 4 7 8 2 0 0 0 0 0   
 5|   0 0 0 0 7 8 1 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.88

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  4  7  9  0  0  0  0  0  0    
 8|     0  0  0  6  4  5  0  0  0  0  0  0    
 7|     0  0  0 14 15 18  0  0  0  0  0  0    
 6|     0  0  0 16 14 17  5  0  0  0  0  0    
 5|     0  0  0  0 15 16  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 18
Average number of input nets per logic tile: 11.00

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  4 11 20  0  0  0  0  0  0    
 8|     0  0  0 14  4  8  0  0  0  0  0  0    
 7|     0  0  0 14 21 24  0  0  0  0  0  0    
 6|     0  0  0 16 20 24  6  0  0  0  0  0    
 5|     0  0  0  0 21 22  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 24
Average number of input pins per logic tile: 15.27

***** Run Time Info *****
Run Time:  0
