Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,6957
design__instance__area,41731.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,168
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00034757450339384377
power__switching__total,0.00016617610526736826
power__leakage__total,4.6608992221308654E-8
power__total,0.0005137972184456885
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3403769862306806
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3404051858963036
timing__hold__ws__corner:nom_tt_025C_1v80,0.30438141757498643
timing__setup__ws__corner:nom_tt_025C_1v80,56.79996367350161
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304381
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,96.094154
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,168
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3955680062136964
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.39560542073068444
timing__hold__ws__corner:nom_ss_100C_1v60,0.8685011844414673
timing__setup__ws__corner:nom_ss_100C_1v60,53.282261888518285
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.868501
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,91.869797
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,168
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3168948249061667
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3169207486145249
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09760453832539949
timing__setup__ws__corner:nom_ff_n40C_1v95,57.97335753323536
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.097605
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,97.569275
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,168
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3120740698634503
clock__skew__worst_setup,0.31205258704731625
timing__hold__ws,0.09503431643955018
timing__setup__ws,53.174373076469166
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095034
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,91.736626
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 200.0 550.0
design__core__bbox,5.52 10.88 194.12 538.56
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,110000
design__core__area,99520.4
design__instance__count__stdcell,6957
design__instance__area__stdcell,41731.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.419324
design__instance__utilization__stdcell,0.419324
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,39926748
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,82765.7
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,287
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,3819
route__net__special,2
route__drc_errors__iter:1,1572
route__wirelength__iter:1,99109
route__drc_errors__iter:2,322
route__wirelength__iter:2,98025
route__drc_errors__iter:3,361
route__wirelength__iter:3,97745
route__drc_errors__iter:4,62
route__wirelength__iter:4,97618
route__drc_errors__iter:5,2
route__wirelength__iter:5,97615
route__drc_errors__iter:6,0
route__wirelength__iter:6,97605
route__drc_errors,0
route__wirelength,97605
route__vias,26578
route__vias__singlecut,26578
route__vias__multicut,0
design__disconnected_pin__count,164
design__critical_disconnected_pin__count,0
route__wirelength__max,435.445
timing__unannotated_net__count__corner:nom_tt_025C_1v80,350
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,350
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,350
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,168
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3339306981004861
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3339103810185608
timing__hold__ws__corner:min_tt_025C_1v80,0.30614722734559324
timing__setup__ws__corner:min_tt_025C_1v80,56.84306164435803
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306147
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,96.159073
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,350
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,168
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3856098605126855
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3855954276129571
timing__hold__ws__corner:min_ss_100C_1v60,0.8565507434664206
timing__setup__ws__corner:min_ss_100C_1v60,53.360766204898994
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.856551
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,91.988815
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,350
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,168
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3120740698634503
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.31205258704731625
timing__hold__ws__corner:min_ff_n40C_1v95,0.09968121055169316
timing__setup__ws__corner:min_ff_n40C_1v95,58.00111133327908
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.099681
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,97.615448
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,350
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,168
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3467083662745766
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3469098162480922
timing__hold__ws__corner:max_tt_025C_1v80,0.30453851413741384
timing__setup__ws__corner:max_tt_025C_1v80,56.74471186880628
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.304539
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,96.021751
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,350
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,168
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4054295625088332
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4056521622315661
timing__hold__ws__corner:max_ss_100C_1v60,0.8759508921696967
timing__setup__ws__corner:max_ss_100C_1v60,53.174373076469166
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.875951
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,91.736626
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,350
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,168
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3218876645225669
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.32208306378042717
timing__hold__ws__corner:max_ff_n40C_1v95,0.09503431643955018
timing__setup__ws__corner:max_ff_n40C_1v95,57.93596522070846
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.095034
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,97.518700
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,350
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,350
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000691934
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000689917
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000806457
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000689917
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000825000000000000063252354742804328679994796402752399444580078125
ir__drop__worst,0.0000692000000000000015272505482499809659202583134174346923828125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
