#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b3da9c9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001b3dac2c190_0 .net "PC", 31 0, L_000001b3dacb6090;  1 drivers
v000001b3dac2e210_0 .net "cycles_consumed", 31 0, v000001b3dac2ddb0_0;  1 drivers
v000001b3dac2c4b0_0 .var "input_clk", 0 0;
v000001b3dac2e2b0_0 .var "rst", 0 0;
S_000001b3da9d96f0 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001b3da9c9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b3dab70540 .functor NOR 1, v000001b3dac2c4b0_0, v000001b3dac1d7e0_0, C4<0>, C4<0>;
L_000001b3dab70b60 .functor AND 1, v000001b3dac03540_0, v000001b3dac03400_0, C4<1>, C4<1>;
L_000001b3dab71180 .functor AND 1, L_000001b3dab70b60, L_000001b3dac2db30, C4<1>, C4<1>;
L_000001b3dab70c40 .functor AND 1, v000001b3dabf0d80_0, v000001b3dabf15a0_0, C4<1>, C4<1>;
L_000001b3dab702a0 .functor AND 1, L_000001b3dab70c40, L_000001b3dac2e7b0, C4<1>, C4<1>;
L_000001b3dab70770 .functor AND 1, v000001b3dac1d6a0_0, v000001b3dac1d600_0, C4<1>, C4<1>;
L_000001b3dab70cb0 .functor AND 1, L_000001b3dab70770, L_000001b3dac2caf0, C4<1>, C4<1>;
L_000001b3dab71030 .functor AND 1, v000001b3dac03540_0, v000001b3dac03400_0, C4<1>, C4<1>;
L_000001b3dab713b0 .functor AND 1, L_000001b3dab71030, L_000001b3dac2d810, C4<1>, C4<1>;
L_000001b3dab71490 .functor AND 1, v000001b3dabf0d80_0, v000001b3dabf15a0_0, C4<1>, C4<1>;
L_000001b3dab703f0 .functor AND 1, L_000001b3dab71490, L_000001b3dac2d8b0, C4<1>, C4<1>;
L_000001b3dab704d0 .functor AND 1, v000001b3dac1d6a0_0, v000001b3dac1d600_0, C4<1>, C4<1>;
L_000001b3dab70620 .functor AND 1, L_000001b3dab704d0, L_000001b3dac2d9f0, C4<1>, C4<1>;
L_000001b3dac346a0 .functor NOT 1, L_000001b3dab70540, C4<0>, C4<0>, C4<0>;
L_000001b3dac355f0 .functor NOT 1, L_000001b3dab70540, C4<0>, C4<0>, C4<0>;
L_000001b3dac9a190 .functor NOT 1, L_000001b3dab70540, C4<0>, C4<0>, C4<0>;
L_000001b3dac9bcb0 .functor NOT 1, L_000001b3dab70540, C4<0>, C4<0>, C4<0>;
L_000001b3dac9be70 .functor NOT 1, L_000001b3dab70540, C4<0>, C4<0>, C4<0>;
L_000001b3dacb6090 .functor BUFZ 32, v000001b3dac1b940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dac1f9a0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3dac35f90;  1 drivers
v000001b3dac20bc0_0 .net "EX1_ALU_OPER2", 31 0, L_000001b3dac9ae40;  1 drivers
v000001b3dac208a0_0 .net "EX1_PC", 31 0, v000001b3dac02500_0;  1 drivers
v000001b3dac20580_0 .net "EX1_PFC", 31 0, v000001b3dac017e0_0;  1 drivers
v000001b3dac1efa0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3dac32630;  1 drivers
v000001b3dac20b20_0 .net "EX1_forward_to_B", 31 0, v000001b3dac01060_0;  1 drivers
v000001b3dac1ff40_0 .net "EX1_is_beq", 0 0, v000001b3dac02640_0;  1 drivers
v000001b3dac1f0e0_0 .net "EX1_is_bne", 0 0, v000001b3dac01100_0;  1 drivers
v000001b3dac203a0_0 .net "EX1_is_jal", 0 0, v000001b3dac00de0_0;  1 drivers
v000001b3dac1f040_0 .net "EX1_is_jr", 0 0, v000001b3dac014c0_0;  1 drivers
v000001b3dac1f180_0 .net "EX1_is_oper2_immed", 0 0, v000001b3dac02d20_0;  1 drivers
v000001b3dac204e0_0 .net "EX1_memread", 0 0, v000001b3dac01880_0;  1 drivers
v000001b3dac20ee0_0 .net "EX1_memwrite", 0 0, v000001b3dac03040_0;  1 drivers
v000001b3dac1fea0_0 .net "EX1_opcode", 11 0, v000001b3dac026e0_0;  1 drivers
v000001b3dac20c60_0 .net "EX1_predicted", 0 0, v000001b3dac00ca0_0;  1 drivers
v000001b3dac20d00_0 .net "EX1_rd_ind", 4 0, v000001b3dac01600_0;  1 drivers
v000001b3dac20da0_0 .net "EX1_rd_indzero", 0 0, v000001b3dac00b60_0;  1 drivers
v000001b3dac1f5e0_0 .net "EX1_regwrite", 0 0, v000001b3dac02780_0;  1 drivers
v000001b3dac20260_0 .net "EX1_rs1", 31 0, v000001b3dac02820_0;  1 drivers
v000001b3dac1ee60_0 .net "EX1_rs1_ind", 4 0, v000001b3dac016a0_0;  1 drivers
v000001b3dac1ef00_0 .net "EX1_rs2", 31 0, v000001b3dac02280_0;  1 drivers
v000001b3dac1fc20_0 .net "EX1_rs2_ind", 4 0, v000001b3dac011a0_0;  1 drivers
v000001b3dac1f220_0 .net "EX1_rs2_out", 31 0, L_000001b3dac9b8c0;  1 drivers
v000001b3dac1ffe0_0 .net "EX2_ALU_OPER1", 31 0, v000001b3dac04800_0;  1 drivers
v000001b3dac1fa40_0 .net "EX2_ALU_OPER2", 31 0, v000001b3dac046c0_0;  1 drivers
v000001b3dac21020_0 .net "EX2_ALU_OUT", 31 0, L_000001b3dac32810;  1 drivers
v000001b3dac1f400_0 .net "EX2_PC", 31 0, v000001b3dac04440_0;  1 drivers
v000001b3dac20080_0 .net "EX2_PFC_to_IF", 31 0, v000001b3dac034a0_0;  1 drivers
v000001b3dac20940_0 .net "EX2_forward_to_B", 31 0, v000001b3dac03c20_0;  1 drivers
v000001b3dac1edc0_0 .net "EX2_is_beq", 0 0, v000001b3dac04300_0;  1 drivers
v000001b3dac20620_0 .net "EX2_is_bne", 0 0, v000001b3dac04080_0;  1 drivers
v000001b3dac1f2c0_0 .net "EX2_is_jal", 0 0, v000001b3dac043a0_0;  1 drivers
v000001b3dac20f80_0 .net "EX2_is_jr", 0 0, v000001b3dac044e0_0;  1 drivers
v000001b3dac20e40_0 .net "EX2_is_oper2_immed", 0 0, v000001b3dac03720_0;  1 drivers
v000001b3dac21200_0 .net "EX2_memread", 0 0, v000001b3dac04760_0;  1 drivers
v000001b3dac1f4a0_0 .net "EX2_memwrite", 0 0, v000001b3dac03180_0;  1 drivers
v000001b3dac20760_0 .net "EX2_opcode", 11 0, v000001b3dac03220_0;  1 drivers
v000001b3dac20440_0 .net "EX2_predicted", 0 0, v000001b3dac032c0_0;  1 drivers
v000001b3dac1f540_0 .net "EX2_rd_ind", 4 0, v000001b3dac03860_0;  1 drivers
v000001b3dac1f900_0 .net "EX2_rd_indzero", 0 0, v000001b3dac03400_0;  1 drivers
v000001b3dac20a80_0 .net "EX2_regwrite", 0 0, v000001b3dac03540_0;  1 drivers
v000001b3dac20800_0 .net "EX2_rs1", 31 0, v000001b3dac035e0_0;  1 drivers
v000001b3dac1eb40_0 .net "EX2_rs1_ind", 4 0, v000001b3dac03cc0_0;  1 drivers
v000001b3dac210c0_0 .net "EX2_rs2_ind", 4 0, v000001b3dac03e00_0;  1 drivers
v000001b3dac1f720_0 .net "EX2_rs2_out", 31 0, v000001b3dac03ea0_0;  1 drivers
v000001b3dac20120_0 .net "ID_INST", 31 0, v000001b3dac0f060_0;  1 drivers
v000001b3dac1f7c0_0 .net "ID_PC", 31 0, v000001b3dac0f100_0;  1 drivers
v000001b3dac1fb80_0 .net "ID_PFC_to_EX", 31 0, L_000001b3dac31050;  1 drivers
v000001b3dac212a0_0 .net "ID_PFC_to_IF", 31 0, L_000001b3dac30fb0;  1 drivers
v000001b3dac1ebe0_0 .net "ID_forward_to_B", 31 0, L_000001b3dac30bf0;  1 drivers
v000001b3dac1ec80_0 .net "ID_is_beq", 0 0, L_000001b3dac2f6b0;  1 drivers
v000001b3dac201c0_0 .net "ID_is_bne", 0 0, L_000001b3dac2f9d0;  1 drivers
v000001b3dac1fae0_0 .net "ID_is_j", 0 0, L_000001b3dac315f0;  1 drivers
v000001b3dac206c0_0 .net "ID_is_jal", 0 0, L_000001b3dac31370;  1 drivers
v000001b3dac1ed20_0 .net "ID_is_jr", 0 0, L_000001b3dac2fa70;  1 drivers
v000001b3dac209e0_0 .net "ID_is_oper2_immed", 0 0, L_000001b3dac35c10;  1 drivers
v000001b3dac1f860_0 .net "ID_memread", 0 0, L_000001b3dac32f90;  1 drivers
v000001b3dac1fcc0_0 .net "ID_memwrite", 0 0, L_000001b3dac32e50;  1 drivers
v000001b3dac1fd60_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  1 drivers
v000001b3dac1fe00_0 .net "ID_predicted", 0 0, v000001b3dac09020_0;  1 drivers
v000001b3dac21840_0 .net "ID_rd_ind", 4 0, v000001b3dac19be0_0;  1 drivers
v000001b3dac218e0_0 .net "ID_regwrite", 0 0, L_000001b3dac31730;  1 drivers
v000001b3dac215c0_0 .net "ID_rs1", 31 0, v000001b3dac0e480_0;  1 drivers
v000001b3dac21480_0 .net "ID_rs1_ind", 4 0, v000001b3dac1a220_0;  1 drivers
v000001b3dac21520_0 .net "ID_rs2", 31 0, v000001b3dac0eb60_0;  1 drivers
v000001b3dac21660_0 .net "ID_rs2_ind", 4 0, v000001b3dac1b580_0;  1 drivers
v000001b3dac217a0_0 .net "IF_INST", 31 0, L_000001b3dac34a20;  1 drivers
v000001b3dac21700_0 .net "IF_pc", 31 0, v000001b3dac1b940_0;  1 drivers
v000001b3dac21980_0 .net "MEM_ALU_OUT", 31 0, v000001b3dabf2180_0;  1 drivers
v000001b3dac21a20_0 .net "MEM_Data_mem_out", 31 0, v000001b3dac1e820_0;  1 drivers
v000001b3dac21340_0 .net "MEM_memread", 0 0, v000001b3dabf2ae0_0;  1 drivers
v000001b3dac213e0_0 .net "MEM_memwrite", 0 0, v000001b3dabf3080_0;  1 drivers
v000001b3dac2d130_0 .net "MEM_opcode", 11 0, v000001b3dabf2f40_0;  1 drivers
v000001b3dac2ccd0_0 .net "MEM_rd_ind", 4 0, v000001b3dabf0ce0_0;  1 drivers
v000001b3dac2c5f0_0 .net "MEM_rd_indzero", 0 0, v000001b3dabf15a0_0;  1 drivers
v000001b3dac2c230_0 .net "MEM_regwrite", 0 0, v000001b3dabf0d80_0;  1 drivers
v000001b3dac2c550_0 .net "MEM_rs2", 31 0, v000001b3dabf3120_0;  1 drivers
v000001b3dac2e3f0_0 .net "PC", 31 0, L_000001b3dacb6090;  alias, 1 drivers
v000001b3dac2dbd0_0 .net "STALL_ID1_FLUSH", 0 0, v000001b3dac08440_0;  1 drivers
v000001b3dac2e490_0 .net "STALL_ID2_FLUSH", 0 0, v000001b3dac08620_0;  1 drivers
v000001b3dac2ce10_0 .net "STALL_IF_FLUSH", 0 0, v000001b3dac0a420_0;  1 drivers
v000001b3dac2d6d0_0 .net "WB_ALU_OUT", 31 0, v000001b3dac1da60_0;  1 drivers
v000001b3dac2c690_0 .net "WB_Data_mem_out", 31 0, v000001b3dac1d420_0;  1 drivers
v000001b3dac2dc70_0 .net "WB_memread", 0 0, v000001b3dac1d4c0_0;  1 drivers
v000001b3dac2e170_0 .net "WB_rd_ind", 4 0, v000001b3dac1d560_0;  1 drivers
v000001b3dac2c2d0_0 .net "WB_rd_indzero", 0 0, v000001b3dac1d600_0;  1 drivers
v000001b3dac2cd70_0 .net "WB_regwrite", 0 0, v000001b3dac1d6a0_0;  1 drivers
v000001b3dac2e0d0_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  1 drivers
v000001b3dac2d270_0 .net *"_ivl_1", 0 0, L_000001b3dab70b60;  1 drivers
v000001b3dac2df90_0 .net *"_ivl_13", 0 0, L_000001b3dab70770;  1 drivers
v000001b3dac2c7d0_0 .net *"_ivl_14", 0 0, L_000001b3dac2caf0;  1 drivers
v000001b3dac2e350_0 .net *"_ivl_19", 0 0, L_000001b3dab71030;  1 drivers
v000001b3dac2d1d0_0 .net *"_ivl_2", 0 0, L_000001b3dac2db30;  1 drivers
v000001b3dac2da90_0 .net *"_ivl_20", 0 0, L_000001b3dac2d810;  1 drivers
v000001b3dac2cc30_0 .net *"_ivl_25", 0 0, L_000001b3dab71490;  1 drivers
v000001b3dac2d770_0 .net *"_ivl_26", 0 0, L_000001b3dac2d8b0;  1 drivers
v000001b3dac2c730_0 .net *"_ivl_31", 0 0, L_000001b3dab704d0;  1 drivers
v000001b3dac2d310_0 .net *"_ivl_32", 0 0, L_000001b3dac2d9f0;  1 drivers
v000001b3dac2c9b0_0 .net *"_ivl_40", 31 0, L_000001b3dac33490;  1 drivers
L_000001b3dac50c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac2c0f0_0 .net *"_ivl_43", 26 0, L_000001b3dac50c58;  1 drivers
L_000001b3dac50ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac2e530_0 .net/2u *"_ivl_44", 31 0, L_000001b3dac50ca0;  1 drivers
v000001b3dac2e850_0 .net *"_ivl_52", 31 0, L_000001b3daca2270;  1 drivers
L_000001b3dac50d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac2dd10_0 .net *"_ivl_55", 26 0, L_000001b3dac50d30;  1 drivers
L_000001b3dac50d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac2e670_0 .net/2u *"_ivl_56", 31 0, L_000001b3dac50d78;  1 drivers
v000001b3dac2ceb0_0 .net *"_ivl_7", 0 0, L_000001b3dab70c40;  1 drivers
v000001b3dac2de50_0 .net *"_ivl_8", 0 0, L_000001b3dac2e7b0;  1 drivers
v000001b3dac2e5d0_0 .net "alu_selA", 1 0, L_000001b3dac2d630;  1 drivers
v000001b3dac2cf50_0 .net "alu_selB", 1 0, L_000001b3dac30c90;  1 drivers
v000001b3dac2c870_0 .net "clk", 0 0, L_000001b3dab70540;  1 drivers
v000001b3dac2ddb0_0 .var "cycles_consumed", 31 0;
v000001b3dac2d3b0_0 .net "exhaz", 0 0, L_000001b3dab702a0;  1 drivers
v000001b3dac2d950_0 .net "exhaz2", 0 0, L_000001b3dab703f0;  1 drivers
v000001b3dac2d450_0 .net "hlt", 0 0, v000001b3dac1d7e0_0;  1 drivers
v000001b3dac2d090_0 .net "idhaz", 0 0, L_000001b3dab71180;  1 drivers
v000001b3dac2cb90_0 .net "idhaz2", 0 0, L_000001b3dab713b0;  1 drivers
v000001b3dac2ca50_0 .net "if_id_write", 0 0, v000001b3dac0c180_0;  1 drivers
v000001b3dac2def0_0 .net "input_clk", 0 0, v000001b3dac2c4b0_0;  1 drivers
v000001b3dac2e710_0 .net "is_branch_and_taken", 0 0, L_000001b3dac34b00;  1 drivers
v000001b3dac2c370_0 .net "memhaz", 0 0, L_000001b3dab70cb0;  1 drivers
v000001b3dac2cff0_0 .net "memhaz2", 0 0, L_000001b3dab70620;  1 drivers
v000001b3dac2d4f0_0 .net "pc_src", 2 0, L_000001b3dac2ead0;  1 drivers
v000001b3dac2c410_0 .net "pc_write", 0 0, v000001b3dac0b0a0_0;  1 drivers
v000001b3dac2c910_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  1 drivers
v000001b3dac2e030_0 .net "store_rs2_forward", 1 0, L_000001b3dac2fbb0;  1 drivers
v000001b3dac2d590_0 .net "wdata_to_reg_file", 31 0, L_000001b3dacb7ad0;  1 drivers
E_000001b3dab77a30/0 .event negedge, v000001b3dac07e00_0;
E_000001b3dab77a30/1 .event posedge, v000001b3dabf3260_0;
E_000001b3dab77a30 .event/or E_000001b3dab77a30/0, E_000001b3dab77a30/1;
L_000001b3dac2db30 .cmp/eq 5, v000001b3dac03860_0, v000001b3dac016a0_0;
L_000001b3dac2e7b0 .cmp/eq 5, v000001b3dabf0ce0_0, v000001b3dac016a0_0;
L_000001b3dac2caf0 .cmp/eq 5, v000001b3dac1d560_0, v000001b3dac016a0_0;
L_000001b3dac2d810 .cmp/eq 5, v000001b3dac03860_0, v000001b3dac011a0_0;
L_000001b3dac2d8b0 .cmp/eq 5, v000001b3dabf0ce0_0, v000001b3dac011a0_0;
L_000001b3dac2d9f0 .cmp/eq 5, v000001b3dac1d560_0, v000001b3dac011a0_0;
L_000001b3dac33490 .concat [ 5 27 0 0], v000001b3dac19be0_0, L_000001b3dac50c58;
L_000001b3dac31690 .cmp/ne 32, L_000001b3dac33490, L_000001b3dac50ca0;
L_000001b3daca2270 .concat [ 5 27 0 0], v000001b3dac03860_0, L_000001b3dac50d30;
L_000001b3daca10f0 .cmp/ne 32, L_000001b3daca2270, L_000001b3dac50d78;
S_000001b3dababf20 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b3dab70a80 .functor NOT 1, L_000001b3dab702a0, C4<0>, C4<0>, C4<0>;
L_000001b3dab6fb30 .functor AND 1, L_000001b3dab70cb0, L_000001b3dab70a80, C4<1>, C4<1>;
L_000001b3dab6fba0 .functor OR 1, L_000001b3dab71180, L_000001b3dab6fb30, C4<0>, C4<0>;
L_000001b3dab70d20 .functor OR 1, L_000001b3dab71180, L_000001b3dab702a0, C4<0>, C4<0>;
v000001b3dab95a90_0 .net *"_ivl_12", 0 0, L_000001b3dab70d20;  1 drivers
v000001b3dab963f0_0 .net *"_ivl_2", 0 0, L_000001b3dab70a80;  1 drivers
v000001b3dab95db0_0 .net *"_ivl_5", 0 0, L_000001b3dab6fb30;  1 drivers
v000001b3dab96fd0_0 .net *"_ivl_7", 0 0, L_000001b3dab6fba0;  1 drivers
v000001b3dab97390_0 .net "alu_selA", 1 0, L_000001b3dac2d630;  alias, 1 drivers
v000001b3dab96350_0 .net "exhaz", 0 0, L_000001b3dab702a0;  alias, 1 drivers
v000001b3dab96a30_0 .net "idhaz", 0 0, L_000001b3dab71180;  alias, 1 drivers
v000001b3dab97250_0 .net "memhaz", 0 0, L_000001b3dab70cb0;  alias, 1 drivers
L_000001b3dac2d630 .concat8 [ 1 1 0 0], L_000001b3dab6fba0, L_000001b3dab70d20;
S_000001b3dabac0b0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b3dab705b0 .functor NOT 1, L_000001b3dab703f0, C4<0>, C4<0>, C4<0>;
L_000001b3dab70ee0 .functor AND 1, L_000001b3dab70620, L_000001b3dab705b0, C4<1>, C4<1>;
L_000001b3dab71110 .functor OR 1, L_000001b3dab713b0, L_000001b3dab70ee0, C4<0>, C4<0>;
L_000001b3dab6fa50 .functor NOT 1, v000001b3dac02d20_0, C4<0>, C4<0>, C4<0>;
L_000001b3dab70f50 .functor AND 1, L_000001b3dab71110, L_000001b3dab6fa50, C4<1>, C4<1>;
L_000001b3dab711f0 .functor OR 1, L_000001b3dab713b0, L_000001b3dab703f0, C4<0>, C4<0>;
L_000001b3dab71260 .functor NOT 1, v000001b3dac02d20_0, C4<0>, C4<0>, C4<0>;
L_000001b3dab715e0 .functor AND 1, L_000001b3dab711f0, L_000001b3dab71260, C4<1>, C4<1>;
v000001b3dab97570_0 .net "EX1_is_oper2_immed", 0 0, v000001b3dac02d20_0;  alias, 1 drivers
v000001b3dab974d0_0 .net *"_ivl_11", 0 0, L_000001b3dab70f50;  1 drivers
v000001b3dab96df0_0 .net *"_ivl_16", 0 0, L_000001b3dab711f0;  1 drivers
v000001b3dab96e90_0 .net *"_ivl_17", 0 0, L_000001b3dab71260;  1 drivers
v000001b3dab96530_0 .net *"_ivl_2", 0 0, L_000001b3dab705b0;  1 drivers
v000001b3dab976b0_0 .net *"_ivl_20", 0 0, L_000001b3dab715e0;  1 drivers
v000001b3dab97750_0 .net *"_ivl_5", 0 0, L_000001b3dab70ee0;  1 drivers
v000001b3dab959f0_0 .net *"_ivl_7", 0 0, L_000001b3dab71110;  1 drivers
v000001b3dab96710_0 .net *"_ivl_8", 0 0, L_000001b3dab6fa50;  1 drivers
v000001b3dab96ad0_0 .net "alu_selB", 1 0, L_000001b3dac30c90;  alias, 1 drivers
v000001b3dab95b30_0 .net "exhaz", 0 0, L_000001b3dab703f0;  alias, 1 drivers
v000001b3dab96c10_0 .net "idhaz", 0 0, L_000001b3dab713b0;  alias, 1 drivers
v000001b3dab95d10_0 .net "memhaz", 0 0, L_000001b3dab70620;  alias, 1 drivers
L_000001b3dac30c90 .concat8 [ 1 1 0 0], L_000001b3dab70f50, L_000001b3dab715e0;
S_000001b3da996040 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b3dab71730 .functor NOT 1, L_000001b3dab703f0, C4<0>, C4<0>, C4<0>;
L_000001b3dab717a0 .functor AND 1, L_000001b3dab70620, L_000001b3dab71730, C4<1>, C4<1>;
L_000001b3dab71570 .functor OR 1, L_000001b3dab713b0, L_000001b3dab717a0, C4<0>, C4<0>;
L_000001b3dab71500 .functor OR 1, L_000001b3dab713b0, L_000001b3dab703f0, C4<0>, C4<0>;
v000001b3dab96850_0 .net *"_ivl_12", 0 0, L_000001b3dab71500;  1 drivers
v000001b3dab965d0_0 .net *"_ivl_2", 0 0, L_000001b3dab71730;  1 drivers
v000001b3dab96670_0 .net *"_ivl_5", 0 0, L_000001b3dab717a0;  1 drivers
v000001b3dab967b0_0 .net *"_ivl_7", 0 0, L_000001b3dab71570;  1 drivers
v000001b3dab96cb0_0 .net "exhaz", 0 0, L_000001b3dab703f0;  alias, 1 drivers
v000001b3dab96d50_0 .net "idhaz", 0 0, L_000001b3dab713b0;  alias, 1 drivers
v000001b3dab15d10_0 .net "memhaz", 0 0, L_000001b3dab70620;  alias, 1 drivers
v000001b3dab160d0_0 .net "store_rs2_forward", 1 0, L_000001b3dac2fbb0;  alias, 1 drivers
L_000001b3dac2fbb0 .concat8 [ 1 1 0 0], L_000001b3dab71570, L_000001b3dab71500;
S_000001b3da9961d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b3dab16710_0 .net "EX_ALU_OUT", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dab151d0_0 .net "EX_memread", 0 0, v000001b3dac04760_0;  alias, 1 drivers
v000001b3daafcba0_0 .net "EX_memwrite", 0 0, v000001b3dac03180_0;  alias, 1 drivers
v000001b3daafd140_0 .net "EX_opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
v000001b3dabf13c0_0 .net "EX_rd_ind", 4 0, v000001b3dac03860_0;  alias, 1 drivers
v000001b3dabf2d60_0 .net "EX_rd_indzero", 0 0, L_000001b3daca10f0;  1 drivers
v000001b3dabf2a40_0 .net "EX_regwrite", 0 0, v000001b3dac03540_0;  alias, 1 drivers
v000001b3dabf1460_0 .net "EX_rs2_out", 31 0, v000001b3dac03ea0_0;  alias, 1 drivers
v000001b3dabf2180_0 .var "MEM_ALU_OUT", 31 0;
v000001b3dabf2ae0_0 .var "MEM_memread", 0 0;
v000001b3dabf3080_0 .var "MEM_memwrite", 0 0;
v000001b3dabf2f40_0 .var "MEM_opcode", 11 0;
v000001b3dabf0ce0_0 .var "MEM_rd_ind", 4 0;
v000001b3dabf15a0_0 .var "MEM_rd_indzero", 0 0;
v000001b3dabf0d80_0 .var "MEM_regwrite", 0 0;
v000001b3dabf3120_0 .var "MEM_rs2", 31 0;
v000001b3dabf31c0_0 .net "clk", 0 0, L_000001b3dac9bcb0;  1 drivers
v000001b3dabf3260_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab78070 .event posedge, v000001b3dabf3260_0, v000001b3dabf31c0_0;
S_000001b3da9629c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b3da9a14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3da9a1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3da9a1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3da9a1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3da9a15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3da9a15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3da9a1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3da9a1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3da9a16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3da9a16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3da9a1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3da9a1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3da9a1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3da9a17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3da9a17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3da9a1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3da9a1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3da9a1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3da9a18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3da9a1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3da9a1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3da9a1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3da9a19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3da9a19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3da9a1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3dac9ad60 .functor XOR 1, L_000001b3dac9ac80, v000001b3dac032c0_0, C4<0>, C4<0>;
L_000001b3dac9bd20 .functor NOT 1, L_000001b3dac9ad60, C4<0>, C4<0>, C4<0>;
L_000001b3dac9be00 .functor OR 1, v000001b3dac2e2b0_0, L_000001b3dac9bd20, C4<0>, C4<0>;
L_000001b3dac9bc40 .functor NOT 1, L_000001b3dac9be00, C4<0>, C4<0>, C4<0>;
v000001b3dabf6eb0_0 .net "ALU_OP", 3 0, v000001b3dabf67d0_0;  1 drivers
v000001b3dabf7f90_0 .net "BranchDecision", 0 0, L_000001b3dac9ac80;  1 drivers
v000001b3dabf7ef0_0 .net "CF", 0 0, v000001b3dabf6af0_0;  1 drivers
v000001b3dabf76d0_0 .net "EX_opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
v000001b3dabf8210_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  alias, 1 drivers
v000001b3dabf87b0_0 .net "ZF", 0 0, L_000001b3dac9ab30;  1 drivers
L_000001b3dac50ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3dabf8990_0 .net/2u *"_ivl_0", 31 0, L_000001b3dac50ce8;  1 drivers
v000001b3dabf88f0_0 .net *"_ivl_11", 0 0, L_000001b3dac9be00;  1 drivers
v000001b3dabf7810_0 .net *"_ivl_2", 31 0, L_000001b3dac32770;  1 drivers
v000001b3dabf83f0_0 .net *"_ivl_6", 0 0, L_000001b3dac9ad60;  1 drivers
v000001b3dabf78b0_0 .net *"_ivl_8", 0 0, L_000001b3dac9bd20;  1 drivers
v000001b3dabf8490_0 .net "alu_out", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dabf8850_0 .net "alu_outw", 31 0, v000001b3dabf5e70_0;  1 drivers
v000001b3dabf8530_0 .net "is_beq", 0 0, v000001b3dac04300_0;  alias, 1 drivers
v000001b3dabf8350_0 .net "is_bne", 0 0, v000001b3dac04080_0;  alias, 1 drivers
v000001b3dabf82b0_0 .net "is_jal", 0 0, v000001b3dac043a0_0;  alias, 1 drivers
v000001b3dabf73b0_0 .net "oper1", 31 0, v000001b3dac04800_0;  alias, 1 drivers
v000001b3dabf8a30_0 .net "oper2", 31 0, v000001b3dac046c0_0;  alias, 1 drivers
v000001b3dabf7450_0 .net "pc", 31 0, v000001b3dac04440_0;  alias, 1 drivers
v000001b3dabf74f0_0 .net "predicted", 0 0, v000001b3dac032c0_0;  alias, 1 drivers
v000001b3dabf7590_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
L_000001b3dac32770 .arith/sum 32, v000001b3dac04440_0, L_000001b3dac50ce8;
L_000001b3dac32810 .functor MUXZ 32, v000001b3dabf5e70_0, L_000001b3dac32770, v000001b3dac043a0_0, C4<>;
S_000001b3da962b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b3da9629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b3dac9aa50 .functor AND 1, v000001b3dac04300_0, L_000001b3dac9acf0, C4<1>, C4<1>;
L_000001b3dac9aba0 .functor NOT 1, L_000001b3dac9acf0, C4<0>, C4<0>, C4<0>;
L_000001b3dac9ac10 .functor AND 1, v000001b3dac04080_0, L_000001b3dac9aba0, C4<1>, C4<1>;
L_000001b3dac9ac80 .functor OR 1, L_000001b3dac9aa50, L_000001b3dac9ac10, C4<0>, C4<0>;
v000001b3dabf5b50_0 .net "BranchDecision", 0 0, L_000001b3dac9ac80;  alias, 1 drivers
v000001b3dabf65f0_0 .net *"_ivl_2", 0 0, L_000001b3dac9aba0;  1 drivers
v000001b3dabf5330_0 .net "is_beq", 0 0, v000001b3dac04300_0;  alias, 1 drivers
v000001b3dabf6f50_0 .net "is_beq_taken", 0 0, L_000001b3dac9aa50;  1 drivers
v000001b3dabf5fb0_0 .net "is_bne", 0 0, v000001b3dac04080_0;  alias, 1 drivers
v000001b3dabf6d70_0 .net "is_bne_taken", 0 0, L_000001b3dac9ac10;  1 drivers
v000001b3dabf6e10_0 .net "is_eq", 0 0, L_000001b3dac9acf0;  1 drivers
v000001b3dabf5bf0_0 .net "oper1", 31 0, v000001b3dac04800_0;  alias, 1 drivers
v000001b3dabf6a50_0 .net "oper2", 31 0, v000001b3dac046c0_0;  alias, 1 drivers
S_000001b3da9b9b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b3da962b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b3dac9b460 .functor XOR 1, L_000001b3dac33a30, L_000001b3dac33f30, C4<0>, C4<0>;
L_000001b3dac9b5b0 .functor XOR 1, L_000001b3dac33cb0, L_000001b3dac33c10, C4<0>, C4<0>;
L_000001b3dac9a200 .functor XOR 1, L_000001b3dac33fd0, L_000001b3dac338f0, C4<0>, C4<0>;
L_000001b3dac9af20 .functor XOR 1, L_000001b3dac33b70, L_000001b3dac33990, C4<0>, C4<0>;
L_000001b3dac9b000 .functor XOR 1, L_000001b3dac33ad0, L_000001b3dac33d50, C4<0>, C4<0>;
L_000001b3dac9b9a0 .functor XOR 1, L_000001b3dac33e90, L_000001b3dac33df0, C4<0>, C4<0>;
L_000001b3dac9ba10 .functor XOR 1, L_000001b3dac9fa70, L_000001b3dac9e710, C4<0>, C4<0>;
L_000001b3dac9b070 .functor XOR 1, L_000001b3dac9e0d0, L_000001b3dac9e7b0, C4<0>, C4<0>;
L_000001b3dac9a6d0 .functor XOR 1, L_000001b3daca03d0, L_000001b3daca0010, C4<0>, C4<0>;
L_000001b3dac9af90 .functor XOR 1, L_000001b3daca00b0, L_000001b3dac9edf0, C4<0>, C4<0>;
L_000001b3dac9a270 .functor XOR 1, L_000001b3dac9fcf0, L_000001b3dac9e210, C4<0>, C4<0>;
L_000001b3dac9a2e0 .functor XOR 1, L_000001b3daca0650, L_000001b3dac9e850, C4<0>, C4<0>;
L_000001b3dac9b310 .functor XOR 1, L_000001b3dac9ed50, L_000001b3daca0290, C4<0>, C4<0>;
L_000001b3dac9b380 .functor XOR 1, L_000001b3dac9fed0, L_000001b3dac9e030, C4<0>, C4<0>;
L_000001b3dac9a9e0 .functor XOR 1, L_000001b3dac9efd0, L_000001b3dac9e8f0, C4<0>, C4<0>;
L_000001b3dac9ba80 .functor XOR 1, L_000001b3dac9ee90, L_000001b3dac9f2f0, C4<0>, C4<0>;
L_000001b3dac9b230 .functor XOR 1, L_000001b3dac9ead0, L_000001b3dac9ff70, C4<0>, C4<0>;
L_000001b3dac9baf0 .functor XOR 1, L_000001b3dac9ecb0, L_000001b3dac9f1b0, C4<0>, C4<0>;
L_000001b3dac9b0e0 .functor XOR 1, L_000001b3dac9ea30, L_000001b3dac9e990, C4<0>, C4<0>;
L_000001b3dac9b2a0 .functor XOR 1, L_000001b3daca0150, L_000001b3daca01f0, C4<0>, C4<0>;
L_000001b3dac9a350 .functor XOR 1, L_000001b3dac9f930, L_000001b3daca0330, C4<0>, C4<0>;
L_000001b3dac9b4d0 .functor XOR 1, L_000001b3daca0470, L_000001b3dac9eb70, C4<0>, C4<0>;
L_000001b3dac9a3c0 .functor XOR 1, L_000001b3dac9f110, L_000001b3dac9fe30, C4<0>, C4<0>;
L_000001b3dac9a430 .functor XOR 1, L_000001b3dac9f9d0, L_000001b3dac9ec10, C4<0>, C4<0>;
L_000001b3dac9a4a0 .functor XOR 1, L_000001b3dac9f070, L_000001b3dac9e2b0, C4<0>, C4<0>;
L_000001b3dac9b540 .functor XOR 1, L_000001b3dac9ef30, L_000001b3dac9e170, C4<0>, C4<0>;
L_000001b3dac9a740 .functor XOR 1, L_000001b3dac9f250, L_000001b3dac9fb10, C4<0>, C4<0>;
L_000001b3dac9b620 .functor XOR 1, L_000001b3dac9f390, L_000001b3dac9fbb0, C4<0>, C4<0>;
L_000001b3dac9a510 .functor XOR 1, L_000001b3dac9f430, L_000001b3dac9f4d0, C4<0>, C4<0>;
L_000001b3dac9a820 .functor XOR 1, L_000001b3dac9f750, L_000001b3dac9e490, C4<0>, C4<0>;
L_000001b3dac9a890 .functor XOR 1, L_000001b3dac9e350, L_000001b3dac9f570, C4<0>, C4<0>;
L_000001b3dac9a900 .functor XOR 1, L_000001b3dac9fc50, L_000001b3dac9df90, C4<0>, C4<0>;
L_000001b3dac9acf0/0/0 .functor OR 1, L_000001b3daca0510, L_000001b3daca05b0, L_000001b3daca06f0, L_000001b3dac9f6b0;
L_000001b3dac9acf0/0/4 .functor OR 1, L_000001b3dac9fd90, L_000001b3dac9f7f0, L_000001b3dac9e3f0, L_000001b3dac9e530;
L_000001b3dac9acf0/0/8 .functor OR 1, L_000001b3dac9e5d0, L_000001b3dac9f890, L_000001b3dac9e670, L_000001b3daca0fb0;
L_000001b3dac9acf0/0/12 .functor OR 1, L_000001b3daca2590, L_000001b3daca2950, L_000001b3daca2630, L_000001b3daca1af0;
L_000001b3dac9acf0/0/16 .functor OR 1, L_000001b3daca2c70, L_000001b3daca2810, L_000001b3daca0e70, L_000001b3daca15f0;
L_000001b3dac9acf0/0/20 .functor OR 1, L_000001b3daca12d0, L_000001b3daca0bf0, L_000001b3daca1c30, L_000001b3daca1690;
L_000001b3dac9acf0/0/24 .functor OR 1, L_000001b3daca2d10, L_000001b3daca1050, L_000001b3daca1a50, L_000001b3daca2db0;
L_000001b3dac9acf0/0/28 .functor OR 1, L_000001b3daca26d0, L_000001b3daca0f10, L_000001b3daca1eb0, L_000001b3daca29f0;
L_000001b3dac9acf0/1/0 .functor OR 1, L_000001b3dac9acf0/0/0, L_000001b3dac9acf0/0/4, L_000001b3dac9acf0/0/8, L_000001b3dac9acf0/0/12;
L_000001b3dac9acf0/1/4 .functor OR 1, L_000001b3dac9acf0/0/16, L_000001b3dac9acf0/0/20, L_000001b3dac9acf0/0/24, L_000001b3dac9acf0/0/28;
L_000001b3dac9acf0 .functor NOR 1, L_000001b3dac9acf0/1/0, L_000001b3dac9acf0/1/4, C4<0>, C4<0>;
v000001b3dabf3300_0 .net *"_ivl_0", 0 0, L_000001b3dac9b460;  1 drivers
v000001b3dabf2e00_0 .net *"_ivl_101", 0 0, L_000001b3dac9ff70;  1 drivers
v000001b3dabf0f60_0 .net *"_ivl_102", 0 0, L_000001b3dac9baf0;  1 drivers
v000001b3dabf2ea0_0 .net *"_ivl_105", 0 0, L_000001b3dac9ecb0;  1 drivers
v000001b3dabf1fa0_0 .net *"_ivl_107", 0 0, L_000001b3dac9f1b0;  1 drivers
v000001b3dabf1640_0 .net *"_ivl_108", 0 0, L_000001b3dac9b0e0;  1 drivers
v000001b3dabf2b80_0 .net *"_ivl_11", 0 0, L_000001b3dac33c10;  1 drivers
v000001b3dabf25e0_0 .net *"_ivl_111", 0 0, L_000001b3dac9ea30;  1 drivers
v000001b3dabf2040_0 .net *"_ivl_113", 0 0, L_000001b3dac9e990;  1 drivers
v000001b3dabf1aa0_0 .net *"_ivl_114", 0 0, L_000001b3dac9b2a0;  1 drivers
v000001b3dabf2fe0_0 .net *"_ivl_117", 0 0, L_000001b3daca0150;  1 drivers
v000001b3dabf0e20_0 .net *"_ivl_119", 0 0, L_000001b3daca01f0;  1 drivers
v000001b3dabf16e0_0 .net *"_ivl_12", 0 0, L_000001b3dac9a200;  1 drivers
v000001b3dabf1500_0 .net *"_ivl_120", 0 0, L_000001b3dac9a350;  1 drivers
v000001b3dabf20e0_0 .net *"_ivl_123", 0 0, L_000001b3dac9f930;  1 drivers
v000001b3dabf2c20_0 .net *"_ivl_125", 0 0, L_000001b3daca0330;  1 drivers
v000001b3dabf2720_0 .net *"_ivl_126", 0 0, L_000001b3dac9b4d0;  1 drivers
v000001b3dabf2400_0 .net *"_ivl_129", 0 0, L_000001b3daca0470;  1 drivers
v000001b3dabf0ba0_0 .net *"_ivl_131", 0 0, L_000001b3dac9eb70;  1 drivers
v000001b3dabf2220_0 .net *"_ivl_132", 0 0, L_000001b3dac9a3c0;  1 drivers
v000001b3dabf22c0_0 .net *"_ivl_135", 0 0, L_000001b3dac9f110;  1 drivers
v000001b3dabf1d20_0 .net *"_ivl_137", 0 0, L_000001b3dac9fe30;  1 drivers
v000001b3dabf24a0_0 .net *"_ivl_138", 0 0, L_000001b3dac9a430;  1 drivers
v000001b3dabf2cc0_0 .net *"_ivl_141", 0 0, L_000001b3dac9f9d0;  1 drivers
v000001b3dabf1140_0 .net *"_ivl_143", 0 0, L_000001b3dac9ec10;  1 drivers
v000001b3dabf1a00_0 .net *"_ivl_144", 0 0, L_000001b3dac9a4a0;  1 drivers
v000001b3dabf1b40_0 .net *"_ivl_147", 0 0, L_000001b3dac9f070;  1 drivers
v000001b3dabf1780_0 .net *"_ivl_149", 0 0, L_000001b3dac9e2b0;  1 drivers
v000001b3dabf0ec0_0 .net *"_ivl_15", 0 0, L_000001b3dac33fd0;  1 drivers
v000001b3dabf1960_0 .net *"_ivl_150", 0 0, L_000001b3dac9b540;  1 drivers
v000001b3dabf1820_0 .net *"_ivl_153", 0 0, L_000001b3dac9ef30;  1 drivers
v000001b3dabf2360_0 .net *"_ivl_155", 0 0, L_000001b3dac9e170;  1 drivers
v000001b3dabf1f00_0 .net *"_ivl_156", 0 0, L_000001b3dac9a740;  1 drivers
v000001b3dabf2900_0 .net *"_ivl_159", 0 0, L_000001b3dac9f250;  1 drivers
v000001b3dabf1000_0 .net *"_ivl_161", 0 0, L_000001b3dac9fb10;  1 drivers
v000001b3dabf1280_0 .net *"_ivl_162", 0 0, L_000001b3dac9b620;  1 drivers
v000001b3dabf0c40_0 .net *"_ivl_165", 0 0, L_000001b3dac9f390;  1 drivers
v000001b3dabf27c0_0 .net *"_ivl_167", 0 0, L_000001b3dac9fbb0;  1 drivers
v000001b3dabf18c0_0 .net *"_ivl_168", 0 0, L_000001b3dac9a510;  1 drivers
v000001b3dabf2540_0 .net *"_ivl_17", 0 0, L_000001b3dac338f0;  1 drivers
v000001b3dabf1c80_0 .net *"_ivl_171", 0 0, L_000001b3dac9f430;  1 drivers
v000001b3dabf10a0_0 .net *"_ivl_173", 0 0, L_000001b3dac9f4d0;  1 drivers
v000001b3dabf1be0_0 .net *"_ivl_174", 0 0, L_000001b3dac9a820;  1 drivers
v000001b3dabf11e0_0 .net *"_ivl_177", 0 0, L_000001b3dac9f750;  1 drivers
v000001b3dabf1dc0_0 .net *"_ivl_179", 0 0, L_000001b3dac9e490;  1 drivers
v000001b3dabf1e60_0 .net *"_ivl_18", 0 0, L_000001b3dac9af20;  1 drivers
v000001b3dabf1320_0 .net *"_ivl_180", 0 0, L_000001b3dac9a890;  1 drivers
v000001b3dabf2860_0 .net *"_ivl_183", 0 0, L_000001b3dac9e350;  1 drivers
v000001b3dabf29a0_0 .net *"_ivl_185", 0 0, L_000001b3dac9f570;  1 drivers
v000001b3dabf4a20_0 .net *"_ivl_186", 0 0, L_000001b3dac9a900;  1 drivers
v000001b3dabf47a0_0 .net *"_ivl_190", 0 0, L_000001b3dac9fc50;  1 drivers
v000001b3dabf4660_0 .net *"_ivl_192", 0 0, L_000001b3dac9df90;  1 drivers
v000001b3dabf36c0_0 .net *"_ivl_194", 0 0, L_000001b3daca0510;  1 drivers
v000001b3dabf3ee0_0 .net *"_ivl_196", 0 0, L_000001b3daca05b0;  1 drivers
v000001b3dabf45c0_0 .net *"_ivl_198", 0 0, L_000001b3daca06f0;  1 drivers
v000001b3dabf43e0_0 .net *"_ivl_200", 0 0, L_000001b3dac9f6b0;  1 drivers
v000001b3dabf4200_0 .net *"_ivl_202", 0 0, L_000001b3dac9fd90;  1 drivers
v000001b3dabf39e0_0 .net *"_ivl_204", 0 0, L_000001b3dac9f7f0;  1 drivers
v000001b3dabf4980_0 .net *"_ivl_206", 0 0, L_000001b3dac9e3f0;  1 drivers
v000001b3dabf48e0_0 .net *"_ivl_208", 0 0, L_000001b3dac9e530;  1 drivers
v000001b3dabf3760_0 .net *"_ivl_21", 0 0, L_000001b3dac33b70;  1 drivers
v000001b3dabf4480_0 .net *"_ivl_210", 0 0, L_000001b3dac9e5d0;  1 drivers
v000001b3dabf38a0_0 .net *"_ivl_212", 0 0, L_000001b3dac9f890;  1 drivers
v000001b3dabf4520_0 .net *"_ivl_214", 0 0, L_000001b3dac9e670;  1 drivers
v000001b3dabf4840_0 .net *"_ivl_216", 0 0, L_000001b3daca0fb0;  1 drivers
v000001b3dabf4700_0 .net *"_ivl_218", 0 0, L_000001b3daca2590;  1 drivers
v000001b3dabf3f80_0 .net *"_ivl_220", 0 0, L_000001b3daca2950;  1 drivers
v000001b3dabf33a0_0 .net *"_ivl_222", 0 0, L_000001b3daca2630;  1 drivers
v000001b3dabf3440_0 .net *"_ivl_224", 0 0, L_000001b3daca1af0;  1 drivers
v000001b3dabf3620_0 .net *"_ivl_226", 0 0, L_000001b3daca2c70;  1 drivers
v000001b3dabf42a0_0 .net *"_ivl_228", 0 0, L_000001b3daca2810;  1 drivers
v000001b3dabf3b20_0 .net *"_ivl_23", 0 0, L_000001b3dac33990;  1 drivers
v000001b3dabf3940_0 .net *"_ivl_230", 0 0, L_000001b3daca0e70;  1 drivers
v000001b3dabf34e0_0 .net *"_ivl_232", 0 0, L_000001b3daca15f0;  1 drivers
v000001b3dabf3580_0 .net *"_ivl_234", 0 0, L_000001b3daca12d0;  1 drivers
v000001b3dabf3800_0 .net *"_ivl_236", 0 0, L_000001b3daca0bf0;  1 drivers
v000001b3dabf3a80_0 .net *"_ivl_238", 0 0, L_000001b3daca1c30;  1 drivers
v000001b3dabf3c60_0 .net *"_ivl_24", 0 0, L_000001b3dac9b000;  1 drivers
v000001b3dabf4340_0 .net *"_ivl_240", 0 0, L_000001b3daca1690;  1 drivers
v000001b3dabf3e40_0 .net *"_ivl_242", 0 0, L_000001b3daca2d10;  1 drivers
v000001b3dabf4020_0 .net *"_ivl_244", 0 0, L_000001b3daca1050;  1 drivers
v000001b3dabf3bc0_0 .net *"_ivl_246", 0 0, L_000001b3daca1a50;  1 drivers
v000001b3dabf3d00_0 .net *"_ivl_248", 0 0, L_000001b3daca2db0;  1 drivers
v000001b3dabf3da0_0 .net *"_ivl_250", 0 0, L_000001b3daca26d0;  1 drivers
v000001b3dabf40c0_0 .net *"_ivl_252", 0 0, L_000001b3daca0f10;  1 drivers
v000001b3dabf4160_0 .net *"_ivl_254", 0 0, L_000001b3daca1eb0;  1 drivers
v000001b3dab15310_0 .net *"_ivl_256", 0 0, L_000001b3daca29f0;  1 drivers
v000001b3dabf6cd0_0 .net *"_ivl_27", 0 0, L_000001b3dac33ad0;  1 drivers
v000001b3dabf69b0_0 .net *"_ivl_29", 0 0, L_000001b3dac33d50;  1 drivers
v000001b3dabf64b0_0 .net *"_ivl_3", 0 0, L_000001b3dac33a30;  1 drivers
v000001b3dabf53d0_0 .net *"_ivl_30", 0 0, L_000001b3dac9b9a0;  1 drivers
v000001b3dabf6190_0 .net *"_ivl_33", 0 0, L_000001b3dac33e90;  1 drivers
v000001b3dabf55b0_0 .net *"_ivl_35", 0 0, L_000001b3dac33df0;  1 drivers
v000001b3dabf7090_0 .net *"_ivl_36", 0 0, L_000001b3dac9ba10;  1 drivers
v000001b3dabf6c30_0 .net *"_ivl_39", 0 0, L_000001b3dac9fa70;  1 drivers
v000001b3dabf5150_0 .net *"_ivl_41", 0 0, L_000001b3dac9e710;  1 drivers
v000001b3dabf7130_0 .net *"_ivl_42", 0 0, L_000001b3dac9b070;  1 drivers
v000001b3dabf71d0_0 .net *"_ivl_45", 0 0, L_000001b3dac9e0d0;  1 drivers
v000001b3dabf7270_0 .net *"_ivl_47", 0 0, L_000001b3dac9e7b0;  1 drivers
v000001b3dabf7310_0 .net *"_ivl_48", 0 0, L_000001b3dac9a6d0;  1 drivers
v000001b3dabf4f70_0 .net *"_ivl_5", 0 0, L_000001b3dac33f30;  1 drivers
v000001b3dabf6410_0 .net *"_ivl_51", 0 0, L_000001b3daca03d0;  1 drivers
v000001b3dabf4bb0_0 .net *"_ivl_53", 0 0, L_000001b3daca0010;  1 drivers
v000001b3dabf6230_0 .net *"_ivl_54", 0 0, L_000001b3dac9af90;  1 drivers
v000001b3dabf62d0_0 .net *"_ivl_57", 0 0, L_000001b3daca00b0;  1 drivers
v000001b3dabf5d30_0 .net *"_ivl_59", 0 0, L_000001b3dac9edf0;  1 drivers
v000001b3dabf6550_0 .net *"_ivl_6", 0 0, L_000001b3dac9b5b0;  1 drivers
v000001b3dabf6b90_0 .net *"_ivl_60", 0 0, L_000001b3dac9a270;  1 drivers
v000001b3dabf51f0_0 .net *"_ivl_63", 0 0, L_000001b3dac9fcf0;  1 drivers
v000001b3dabf5a10_0 .net *"_ivl_65", 0 0, L_000001b3dac9e210;  1 drivers
v000001b3dabf5ab0_0 .net *"_ivl_66", 0 0, L_000001b3dac9a2e0;  1 drivers
v000001b3dabf5650_0 .net *"_ivl_69", 0 0, L_000001b3daca0650;  1 drivers
v000001b3dabf4e30_0 .net *"_ivl_71", 0 0, L_000001b3dac9e850;  1 drivers
v000001b3dabf5970_0 .net *"_ivl_72", 0 0, L_000001b3dac9b310;  1 drivers
v000001b3dabf56f0_0 .net *"_ivl_75", 0 0, L_000001b3dac9ed50;  1 drivers
v000001b3dabf6370_0 .net *"_ivl_77", 0 0, L_000001b3daca0290;  1 drivers
v000001b3dabf5f10_0 .net *"_ivl_78", 0 0, L_000001b3dac9b380;  1 drivers
v000001b3dabf6910_0 .net *"_ivl_81", 0 0, L_000001b3dac9fed0;  1 drivers
v000001b3dabf4ed0_0 .net *"_ivl_83", 0 0, L_000001b3dac9e030;  1 drivers
v000001b3dabf5290_0 .net *"_ivl_84", 0 0, L_000001b3dac9a9e0;  1 drivers
v000001b3dabf4c50_0 .net *"_ivl_87", 0 0, L_000001b3dac9efd0;  1 drivers
v000001b3dabf6690_0 .net *"_ivl_89", 0 0, L_000001b3dac9e8f0;  1 drivers
v000001b3dabf58d0_0 .net *"_ivl_9", 0 0, L_000001b3dac33cb0;  1 drivers
v000001b3dabf6050_0 .net *"_ivl_90", 0 0, L_000001b3dac9ba80;  1 drivers
v000001b3dabf5c90_0 .net *"_ivl_93", 0 0, L_000001b3dac9ee90;  1 drivers
v000001b3dabf4cf0_0 .net *"_ivl_95", 0 0, L_000001b3dac9f2f0;  1 drivers
v000001b3dabf5510_0 .net *"_ivl_96", 0 0, L_000001b3dac9b230;  1 drivers
v000001b3dabf6ff0_0 .net *"_ivl_99", 0 0, L_000001b3dac9ead0;  1 drivers
v000001b3dabf5790_0 .net "a", 31 0, v000001b3dac04800_0;  alias, 1 drivers
v000001b3dabf5830_0 .net "b", 31 0, v000001b3dac046c0_0;  alias, 1 drivers
v000001b3dabf4d90_0 .net "out", 0 0, L_000001b3dac9acf0;  alias, 1 drivers
v000001b3dabf5010_0 .net "temp", 31 0, L_000001b3dac9f610;  1 drivers
L_000001b3dac33a30 .part v000001b3dac04800_0, 0, 1;
L_000001b3dac33f30 .part v000001b3dac046c0_0, 0, 1;
L_000001b3dac33cb0 .part v000001b3dac04800_0, 1, 1;
L_000001b3dac33c10 .part v000001b3dac046c0_0, 1, 1;
L_000001b3dac33fd0 .part v000001b3dac04800_0, 2, 1;
L_000001b3dac338f0 .part v000001b3dac046c0_0, 2, 1;
L_000001b3dac33b70 .part v000001b3dac04800_0, 3, 1;
L_000001b3dac33990 .part v000001b3dac046c0_0, 3, 1;
L_000001b3dac33ad0 .part v000001b3dac04800_0, 4, 1;
L_000001b3dac33d50 .part v000001b3dac046c0_0, 4, 1;
L_000001b3dac33e90 .part v000001b3dac04800_0, 5, 1;
L_000001b3dac33df0 .part v000001b3dac046c0_0, 5, 1;
L_000001b3dac9fa70 .part v000001b3dac04800_0, 6, 1;
L_000001b3dac9e710 .part v000001b3dac046c0_0, 6, 1;
L_000001b3dac9e0d0 .part v000001b3dac04800_0, 7, 1;
L_000001b3dac9e7b0 .part v000001b3dac046c0_0, 7, 1;
L_000001b3daca03d0 .part v000001b3dac04800_0, 8, 1;
L_000001b3daca0010 .part v000001b3dac046c0_0, 8, 1;
L_000001b3daca00b0 .part v000001b3dac04800_0, 9, 1;
L_000001b3dac9edf0 .part v000001b3dac046c0_0, 9, 1;
L_000001b3dac9fcf0 .part v000001b3dac04800_0, 10, 1;
L_000001b3dac9e210 .part v000001b3dac046c0_0, 10, 1;
L_000001b3daca0650 .part v000001b3dac04800_0, 11, 1;
L_000001b3dac9e850 .part v000001b3dac046c0_0, 11, 1;
L_000001b3dac9ed50 .part v000001b3dac04800_0, 12, 1;
L_000001b3daca0290 .part v000001b3dac046c0_0, 12, 1;
L_000001b3dac9fed0 .part v000001b3dac04800_0, 13, 1;
L_000001b3dac9e030 .part v000001b3dac046c0_0, 13, 1;
L_000001b3dac9efd0 .part v000001b3dac04800_0, 14, 1;
L_000001b3dac9e8f0 .part v000001b3dac046c0_0, 14, 1;
L_000001b3dac9ee90 .part v000001b3dac04800_0, 15, 1;
L_000001b3dac9f2f0 .part v000001b3dac046c0_0, 15, 1;
L_000001b3dac9ead0 .part v000001b3dac04800_0, 16, 1;
L_000001b3dac9ff70 .part v000001b3dac046c0_0, 16, 1;
L_000001b3dac9ecb0 .part v000001b3dac04800_0, 17, 1;
L_000001b3dac9f1b0 .part v000001b3dac046c0_0, 17, 1;
L_000001b3dac9ea30 .part v000001b3dac04800_0, 18, 1;
L_000001b3dac9e990 .part v000001b3dac046c0_0, 18, 1;
L_000001b3daca0150 .part v000001b3dac04800_0, 19, 1;
L_000001b3daca01f0 .part v000001b3dac046c0_0, 19, 1;
L_000001b3dac9f930 .part v000001b3dac04800_0, 20, 1;
L_000001b3daca0330 .part v000001b3dac046c0_0, 20, 1;
L_000001b3daca0470 .part v000001b3dac04800_0, 21, 1;
L_000001b3dac9eb70 .part v000001b3dac046c0_0, 21, 1;
L_000001b3dac9f110 .part v000001b3dac04800_0, 22, 1;
L_000001b3dac9fe30 .part v000001b3dac046c0_0, 22, 1;
L_000001b3dac9f9d0 .part v000001b3dac04800_0, 23, 1;
L_000001b3dac9ec10 .part v000001b3dac046c0_0, 23, 1;
L_000001b3dac9f070 .part v000001b3dac04800_0, 24, 1;
L_000001b3dac9e2b0 .part v000001b3dac046c0_0, 24, 1;
L_000001b3dac9ef30 .part v000001b3dac04800_0, 25, 1;
L_000001b3dac9e170 .part v000001b3dac046c0_0, 25, 1;
L_000001b3dac9f250 .part v000001b3dac04800_0, 26, 1;
L_000001b3dac9fb10 .part v000001b3dac046c0_0, 26, 1;
L_000001b3dac9f390 .part v000001b3dac04800_0, 27, 1;
L_000001b3dac9fbb0 .part v000001b3dac046c0_0, 27, 1;
L_000001b3dac9f430 .part v000001b3dac04800_0, 28, 1;
L_000001b3dac9f4d0 .part v000001b3dac046c0_0, 28, 1;
L_000001b3dac9f750 .part v000001b3dac04800_0, 29, 1;
L_000001b3dac9e490 .part v000001b3dac046c0_0, 29, 1;
L_000001b3dac9e350 .part v000001b3dac04800_0, 30, 1;
L_000001b3dac9f570 .part v000001b3dac046c0_0, 30, 1;
LS_000001b3dac9f610_0_0 .concat8 [ 1 1 1 1], L_000001b3dac9b460, L_000001b3dac9b5b0, L_000001b3dac9a200, L_000001b3dac9af20;
LS_000001b3dac9f610_0_4 .concat8 [ 1 1 1 1], L_000001b3dac9b000, L_000001b3dac9b9a0, L_000001b3dac9ba10, L_000001b3dac9b070;
LS_000001b3dac9f610_0_8 .concat8 [ 1 1 1 1], L_000001b3dac9a6d0, L_000001b3dac9af90, L_000001b3dac9a270, L_000001b3dac9a2e0;
LS_000001b3dac9f610_0_12 .concat8 [ 1 1 1 1], L_000001b3dac9b310, L_000001b3dac9b380, L_000001b3dac9a9e0, L_000001b3dac9ba80;
LS_000001b3dac9f610_0_16 .concat8 [ 1 1 1 1], L_000001b3dac9b230, L_000001b3dac9baf0, L_000001b3dac9b0e0, L_000001b3dac9b2a0;
LS_000001b3dac9f610_0_20 .concat8 [ 1 1 1 1], L_000001b3dac9a350, L_000001b3dac9b4d0, L_000001b3dac9a3c0, L_000001b3dac9a430;
LS_000001b3dac9f610_0_24 .concat8 [ 1 1 1 1], L_000001b3dac9a4a0, L_000001b3dac9b540, L_000001b3dac9a740, L_000001b3dac9b620;
LS_000001b3dac9f610_0_28 .concat8 [ 1 1 1 1], L_000001b3dac9a510, L_000001b3dac9a820, L_000001b3dac9a890, L_000001b3dac9a900;
LS_000001b3dac9f610_1_0 .concat8 [ 4 4 4 4], LS_000001b3dac9f610_0_0, LS_000001b3dac9f610_0_4, LS_000001b3dac9f610_0_8, LS_000001b3dac9f610_0_12;
LS_000001b3dac9f610_1_4 .concat8 [ 4 4 4 4], LS_000001b3dac9f610_0_16, LS_000001b3dac9f610_0_20, LS_000001b3dac9f610_0_24, LS_000001b3dac9f610_0_28;
L_000001b3dac9f610 .concat8 [ 16 16 0 0], LS_000001b3dac9f610_1_0, LS_000001b3dac9f610_1_4;
L_000001b3dac9fc50 .part v000001b3dac04800_0, 31, 1;
L_000001b3dac9df90 .part v000001b3dac046c0_0, 31, 1;
L_000001b3daca0510 .part L_000001b3dac9f610, 0, 1;
L_000001b3daca05b0 .part L_000001b3dac9f610, 1, 1;
L_000001b3daca06f0 .part L_000001b3dac9f610, 2, 1;
L_000001b3dac9f6b0 .part L_000001b3dac9f610, 3, 1;
L_000001b3dac9fd90 .part L_000001b3dac9f610, 4, 1;
L_000001b3dac9f7f0 .part L_000001b3dac9f610, 5, 1;
L_000001b3dac9e3f0 .part L_000001b3dac9f610, 6, 1;
L_000001b3dac9e530 .part L_000001b3dac9f610, 7, 1;
L_000001b3dac9e5d0 .part L_000001b3dac9f610, 8, 1;
L_000001b3dac9f890 .part L_000001b3dac9f610, 9, 1;
L_000001b3dac9e670 .part L_000001b3dac9f610, 10, 1;
L_000001b3daca0fb0 .part L_000001b3dac9f610, 11, 1;
L_000001b3daca2590 .part L_000001b3dac9f610, 12, 1;
L_000001b3daca2950 .part L_000001b3dac9f610, 13, 1;
L_000001b3daca2630 .part L_000001b3dac9f610, 14, 1;
L_000001b3daca1af0 .part L_000001b3dac9f610, 15, 1;
L_000001b3daca2c70 .part L_000001b3dac9f610, 16, 1;
L_000001b3daca2810 .part L_000001b3dac9f610, 17, 1;
L_000001b3daca0e70 .part L_000001b3dac9f610, 18, 1;
L_000001b3daca15f0 .part L_000001b3dac9f610, 19, 1;
L_000001b3daca12d0 .part L_000001b3dac9f610, 20, 1;
L_000001b3daca0bf0 .part L_000001b3dac9f610, 21, 1;
L_000001b3daca1c30 .part L_000001b3dac9f610, 22, 1;
L_000001b3daca1690 .part L_000001b3dac9f610, 23, 1;
L_000001b3daca2d10 .part L_000001b3dac9f610, 24, 1;
L_000001b3daca1050 .part L_000001b3dac9f610, 25, 1;
L_000001b3daca1a50 .part L_000001b3dac9f610, 26, 1;
L_000001b3daca2db0 .part L_000001b3dac9f610, 27, 1;
L_000001b3daca26d0 .part L_000001b3dac9f610, 28, 1;
L_000001b3daca0f10 .part L_000001b3dac9f610, 29, 1;
L_000001b3daca1eb0 .part L_000001b3dac9f610, 30, 1;
L_000001b3daca29f0 .part L_000001b3dac9f610, 31, 1;
S_000001b3da9b9cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b3da9629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b3dab77d70 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b3dac9ab30 .functor NOT 1, L_000001b3dac326d0, C4<0>, C4<0>, C4<0>;
v000001b3dabf50b0_0 .net "A", 31 0, v000001b3dac04800_0;  alias, 1 drivers
v000001b3dabf60f0_0 .net "ALUOP", 3 0, v000001b3dabf67d0_0;  alias, 1 drivers
v000001b3dabf5470_0 .net "B", 31 0, v000001b3dac046c0_0;  alias, 1 drivers
v000001b3dabf6af0_0 .var "CF", 0 0;
v000001b3dabf6730_0 .net "ZF", 0 0, L_000001b3dac9ab30;  alias, 1 drivers
v000001b3dabf5dd0_0 .net *"_ivl_1", 0 0, L_000001b3dac326d0;  1 drivers
v000001b3dabf5e70_0 .var "res", 31 0;
E_000001b3dab78030 .event anyedge, v000001b3dabf60f0_0, v000001b3dabf5790_0, v000001b3dabf5830_0, v000001b3dabf6af0_0;
L_000001b3dac326d0 .reduce/or v000001b3dabf5e70_0;
S_000001b3daa031c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b3da9629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b3dabf9370 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dabf93a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dabf93e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dabf9418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dabf9450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dabf9488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dabf94c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dabf94f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dabf9530 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dabf9568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dabf95a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dabf95d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dabf9610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dabf9648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dabf9680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dabf96b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dabf96f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dabf9728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dabf9760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dabf9798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dabf97d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dabf9808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dabf9840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dabf9878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dabf98b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dabf67d0_0 .var "ALU_OP", 3 0;
v000001b3dabf6870_0 .net "opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
E_000001b3dab78530 .event anyedge, v000001b3daafd140_0;
S_000001b3daa03350 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b3dac02e60_0 .net "EX1_forward_to_B", 31 0, v000001b3dac01060_0;  alias, 1 drivers
v000001b3dac02460_0 .net "EX_PFC", 31 0, v000001b3dac017e0_0;  alias, 1 drivers
v000001b3dac02960_0 .net "EX_PFC_to_IF", 31 0, L_000001b3dac32630;  alias, 1 drivers
v000001b3dac025a0_0 .net "alu_selA", 1 0, L_000001b3dac2d630;  alias, 1 drivers
v000001b3dac02c80_0 .net "alu_selB", 1 0, L_000001b3dac30c90;  alias, 1 drivers
v000001b3dac01560_0 .net "ex_haz", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dac02320_0 .net "id_haz", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dac00980_0 .net "is_jr", 0 0, v000001b3dac014c0_0;  alias, 1 drivers
v000001b3dac01ce0_0 .net "mem_haz", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dac02fa0_0 .net "oper1", 31 0, L_000001b3dac35f90;  alias, 1 drivers
v000001b3dac02be0_0 .net "oper2", 31 0, L_000001b3dac9ae40;  alias, 1 drivers
v000001b3dac00c00_0 .net "pc", 31 0, v000001b3dac02500_0;  alias, 1 drivers
v000001b3dac02a00_0 .net "rs1", 31 0, v000001b3dac02820_0;  alias, 1 drivers
v000001b3dac012e0_0 .net "rs2_in", 31 0, v000001b3dac02280_0;  alias, 1 drivers
v000001b3dac01ba0_0 .net "rs2_out", 31 0, L_000001b3dac9b8c0;  alias, 1 drivers
v000001b3dac021e0_0 .net "store_rs2_forward", 1 0, L_000001b3dac2fbb0;  alias, 1 drivers
L_000001b3dac32630 .functor MUXZ 32, v000001b3dac017e0_0, L_000001b3dac35f90, v000001b3dac014c0_0, C4<>;
S_000001b3da9fc910 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b3daa03350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3dab786f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3dac34160 .functor NOT 1, L_000001b3dac33530, C4<0>, C4<0>, C4<0>;
L_000001b3dac35660 .functor NOT 1, L_000001b3dac33710, C4<0>, C4<0>, C4<0>;
L_000001b3dac342b0 .functor NOT 1, L_000001b3dac31f50, C4<0>, C4<0>, C4<0>;
L_000001b3dac34390 .functor NOT 1, L_000001b3dac317d0, C4<0>, C4<0>, C4<0>;
L_000001b3dac356d0 .functor AND 32, L_000001b3dac340f0, v000001b3dac02820_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac34550 .functor AND 32, L_000001b3dac35120, L_000001b3dacb7ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac345c0 .functor OR 32, L_000001b3dac356d0, L_000001b3dac34550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac34710 .functor AND 32, L_000001b3dac34470, v000001b3dabf2180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac35f20 .functor OR 32, L_000001b3dac345c0, L_000001b3dac34710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac35e40 .functor AND 32, L_000001b3dac344e0, L_000001b3dac32810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac35f90 .functor OR 32, L_000001b3dac35f20, L_000001b3dac35e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dabf8030_0 .net *"_ivl_1", 0 0, L_000001b3dac33530;  1 drivers
v000001b3dabf7c70_0 .net *"_ivl_13", 0 0, L_000001b3dac31f50;  1 drivers
v000001b3dabf8170_0 .net *"_ivl_14", 0 0, L_000001b3dac342b0;  1 drivers
v000001b3dabf8670_0 .net *"_ivl_19", 0 0, L_000001b3dac335d0;  1 drivers
v000001b3dabf8710_0 .net *"_ivl_2", 0 0, L_000001b3dac34160;  1 drivers
v000001b3dabfd200_0 .net *"_ivl_23", 0 0, L_000001b3dac332b0;  1 drivers
v000001b3dabfe7e0_0 .net *"_ivl_27", 0 0, L_000001b3dac317d0;  1 drivers
v000001b3dabfd980_0 .net *"_ivl_28", 0 0, L_000001b3dac34390;  1 drivers
v000001b3dabfe600_0 .net *"_ivl_33", 0 0, L_000001b3dac31870;  1 drivers
v000001b3dabfd480_0 .net *"_ivl_37", 0 0, L_000001b3dac32c70;  1 drivers
v000001b3dabfe6a0_0 .net *"_ivl_40", 31 0, L_000001b3dac356d0;  1 drivers
v000001b3dabfe740_0 .net *"_ivl_42", 31 0, L_000001b3dac34550;  1 drivers
v000001b3dabfd160_0 .net *"_ivl_44", 31 0, L_000001b3dac345c0;  1 drivers
v000001b3dabfd2a0_0 .net *"_ivl_46", 31 0, L_000001b3dac34710;  1 drivers
v000001b3dabfd520_0 .net *"_ivl_48", 31 0, L_000001b3dac35f20;  1 drivers
v000001b3dabfe100_0 .net *"_ivl_50", 31 0, L_000001b3dac35e40;  1 drivers
v000001b3dabfd340_0 .net *"_ivl_7", 0 0, L_000001b3dac33710;  1 drivers
v000001b3dabfd5c0_0 .net *"_ivl_8", 0 0, L_000001b3dac35660;  1 drivers
v000001b3dabfdc00_0 .net "ina", 31 0, v000001b3dac02820_0;  alias, 1 drivers
v000001b3dabfd660_0 .net "inb", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dabfd3e0_0 .net "inc", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dabfdb60_0 .net "ind", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dabfd700_0 .net "out", 31 0, L_000001b3dac35f90;  alias, 1 drivers
v000001b3dabfd7a0_0 .net "s0", 31 0, L_000001b3dac340f0;  1 drivers
v000001b3dabfdca0_0 .net "s1", 31 0, L_000001b3dac35120;  1 drivers
v000001b3dabfda20_0 .net "s2", 31 0, L_000001b3dac34470;  1 drivers
v000001b3dabfdd40_0 .net "s3", 31 0, L_000001b3dac344e0;  1 drivers
v000001b3dabfdac0_0 .net "sel", 1 0, L_000001b3dac2d630;  alias, 1 drivers
L_000001b3dac33530 .part L_000001b3dac2d630, 1, 1;
LS_000001b3dac32a90_0_0 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_4 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_8 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_12 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_16 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_20 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_24 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_0_28 .concat [ 1 1 1 1], L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160, L_000001b3dac34160;
LS_000001b3dac32a90_1_0 .concat [ 4 4 4 4], LS_000001b3dac32a90_0_0, LS_000001b3dac32a90_0_4, LS_000001b3dac32a90_0_8, LS_000001b3dac32a90_0_12;
LS_000001b3dac32a90_1_4 .concat [ 4 4 4 4], LS_000001b3dac32a90_0_16, LS_000001b3dac32a90_0_20, LS_000001b3dac32a90_0_24, LS_000001b3dac32a90_0_28;
L_000001b3dac32a90 .concat [ 16 16 0 0], LS_000001b3dac32a90_1_0, LS_000001b3dac32a90_1_4;
L_000001b3dac33710 .part L_000001b3dac2d630, 0, 1;
LS_000001b3dac314b0_0_0 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_4 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_8 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_12 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_16 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_20 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_24 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_0_28 .concat [ 1 1 1 1], L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660, L_000001b3dac35660;
LS_000001b3dac314b0_1_0 .concat [ 4 4 4 4], LS_000001b3dac314b0_0_0, LS_000001b3dac314b0_0_4, LS_000001b3dac314b0_0_8, LS_000001b3dac314b0_0_12;
LS_000001b3dac314b0_1_4 .concat [ 4 4 4 4], LS_000001b3dac314b0_0_16, LS_000001b3dac314b0_0_20, LS_000001b3dac314b0_0_24, LS_000001b3dac314b0_0_28;
L_000001b3dac314b0 .concat [ 16 16 0 0], LS_000001b3dac314b0_1_0, LS_000001b3dac314b0_1_4;
L_000001b3dac31f50 .part L_000001b3dac2d630, 1, 1;
LS_000001b3dac31550_0_0 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_4 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_8 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_12 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_16 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_20 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_24 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_0_28 .concat [ 1 1 1 1], L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0, L_000001b3dac342b0;
LS_000001b3dac31550_1_0 .concat [ 4 4 4 4], LS_000001b3dac31550_0_0, LS_000001b3dac31550_0_4, LS_000001b3dac31550_0_8, LS_000001b3dac31550_0_12;
LS_000001b3dac31550_1_4 .concat [ 4 4 4 4], LS_000001b3dac31550_0_16, LS_000001b3dac31550_0_20, LS_000001b3dac31550_0_24, LS_000001b3dac31550_0_28;
L_000001b3dac31550 .concat [ 16 16 0 0], LS_000001b3dac31550_1_0, LS_000001b3dac31550_1_4;
L_000001b3dac335d0 .part L_000001b3dac2d630, 0, 1;
LS_000001b3dac324f0_0_0 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_4 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_8 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_12 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_16 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_20 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_24 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_0_28 .concat [ 1 1 1 1], L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0, L_000001b3dac335d0;
LS_000001b3dac324f0_1_0 .concat [ 4 4 4 4], LS_000001b3dac324f0_0_0, LS_000001b3dac324f0_0_4, LS_000001b3dac324f0_0_8, LS_000001b3dac324f0_0_12;
LS_000001b3dac324f0_1_4 .concat [ 4 4 4 4], LS_000001b3dac324f0_0_16, LS_000001b3dac324f0_0_20, LS_000001b3dac324f0_0_24, LS_000001b3dac324f0_0_28;
L_000001b3dac324f0 .concat [ 16 16 0 0], LS_000001b3dac324f0_1_0, LS_000001b3dac324f0_1_4;
L_000001b3dac332b0 .part L_000001b3dac2d630, 1, 1;
LS_000001b3dac32090_0_0 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_4 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_8 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_12 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_16 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_20 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_24 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_0_28 .concat [ 1 1 1 1], L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0, L_000001b3dac332b0;
LS_000001b3dac32090_1_0 .concat [ 4 4 4 4], LS_000001b3dac32090_0_0, LS_000001b3dac32090_0_4, LS_000001b3dac32090_0_8, LS_000001b3dac32090_0_12;
LS_000001b3dac32090_1_4 .concat [ 4 4 4 4], LS_000001b3dac32090_0_16, LS_000001b3dac32090_0_20, LS_000001b3dac32090_0_24, LS_000001b3dac32090_0_28;
L_000001b3dac32090 .concat [ 16 16 0 0], LS_000001b3dac32090_1_0, LS_000001b3dac32090_1_4;
L_000001b3dac317d0 .part L_000001b3dac2d630, 0, 1;
LS_000001b3dac33670_0_0 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_4 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_8 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_12 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_16 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_20 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_24 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_0_28 .concat [ 1 1 1 1], L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390, L_000001b3dac34390;
LS_000001b3dac33670_1_0 .concat [ 4 4 4 4], LS_000001b3dac33670_0_0, LS_000001b3dac33670_0_4, LS_000001b3dac33670_0_8, LS_000001b3dac33670_0_12;
LS_000001b3dac33670_1_4 .concat [ 4 4 4 4], LS_000001b3dac33670_0_16, LS_000001b3dac33670_0_20, LS_000001b3dac33670_0_24, LS_000001b3dac33670_0_28;
L_000001b3dac33670 .concat [ 16 16 0 0], LS_000001b3dac33670_1_0, LS_000001b3dac33670_1_4;
L_000001b3dac31870 .part L_000001b3dac2d630, 1, 1;
LS_000001b3dac33210_0_0 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_4 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_8 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_12 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_16 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_20 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_24 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_0_28 .concat [ 1 1 1 1], L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870, L_000001b3dac31870;
LS_000001b3dac33210_1_0 .concat [ 4 4 4 4], LS_000001b3dac33210_0_0, LS_000001b3dac33210_0_4, LS_000001b3dac33210_0_8, LS_000001b3dac33210_0_12;
LS_000001b3dac33210_1_4 .concat [ 4 4 4 4], LS_000001b3dac33210_0_16, LS_000001b3dac33210_0_20, LS_000001b3dac33210_0_24, LS_000001b3dac33210_0_28;
L_000001b3dac33210 .concat [ 16 16 0 0], LS_000001b3dac33210_1_0, LS_000001b3dac33210_1_4;
L_000001b3dac32c70 .part L_000001b3dac2d630, 0, 1;
LS_000001b3dac31910_0_0 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_4 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_8 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_12 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_16 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_20 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_24 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_0_28 .concat [ 1 1 1 1], L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70, L_000001b3dac32c70;
LS_000001b3dac31910_1_0 .concat [ 4 4 4 4], LS_000001b3dac31910_0_0, LS_000001b3dac31910_0_4, LS_000001b3dac31910_0_8, LS_000001b3dac31910_0_12;
LS_000001b3dac31910_1_4 .concat [ 4 4 4 4], LS_000001b3dac31910_0_16, LS_000001b3dac31910_0_20, LS_000001b3dac31910_0_24, LS_000001b3dac31910_0_28;
L_000001b3dac31910 .concat [ 16 16 0 0], LS_000001b3dac31910_1_0, LS_000001b3dac31910_1_4;
S_000001b3da9fcaa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3da9fc910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac340f0 .functor AND 32, L_000001b3dac32a90, L_000001b3dac314b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabf7a90_0 .net "in1", 31 0, L_000001b3dac32a90;  1 drivers
v000001b3dabf80d0_0 .net "in2", 31 0, L_000001b3dac314b0;  1 drivers
v000001b3dabf7bd0_0 .net "out", 31 0, L_000001b3dac340f0;  alias, 1 drivers
S_000001b3da9b8280 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3da9fc910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac35120 .functor AND 32, L_000001b3dac31550, L_000001b3dac324f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabf7d10_0 .net "in1", 31 0, L_000001b3dac31550;  1 drivers
v000001b3dabf7630_0 .net "in2", 31 0, L_000001b3dac324f0;  1 drivers
v000001b3dabf7770_0 .net "out", 31 0, L_000001b3dac35120;  alias, 1 drivers
S_000001b3da9b8410 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3da9fc910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac34470 .functor AND 32, L_000001b3dac32090, L_000001b3dac33670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabf7db0_0 .net "in1", 31 0, L_000001b3dac32090;  1 drivers
v000001b3dabf7950_0 .net "in2", 31 0, L_000001b3dac33670;  1 drivers
v000001b3dabf79f0_0 .net "out", 31 0, L_000001b3dac34470;  alias, 1 drivers
S_000001b3dabfa430 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3da9fc910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac344e0 .functor AND 32, L_000001b3dac33210, L_000001b3dac31910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabf85d0_0 .net "in1", 31 0, L_000001b3dac33210;  1 drivers
v000001b3dabf7b30_0 .net "in2", 31 0, L_000001b3dac31910;  1 drivers
v000001b3dabf7e50_0 .net "out", 31 0, L_000001b3dac344e0;  alias, 1 drivers
S_000001b3dabfa2a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b3daa03350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3dab77e70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3dac35d60 .functor NOT 1, L_000001b3dac32ef0, C4<0>, C4<0>, C4<0>;
L_000001b3dac36000 .functor NOT 1, L_000001b3dac32db0, C4<0>, C4<0>, C4<0>;
L_000001b3dac35dd0 .functor NOT 1, L_000001b3dac31af0, C4<0>, C4<0>, C4<0>;
L_000001b3dac99f60 .functor NOT 1, L_000001b3dac31a50, C4<0>, C4<0>, C4<0>;
L_000001b3dac9b150 .functor AND 32, L_000001b3dac35cf0, v000001b3dac01060_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9b7e0 .functor AND 32, L_000001b3dac35eb0, L_000001b3dacb7ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac99fd0 .functor OR 32, L_000001b3dac9b150, L_000001b3dac9b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac9b3f0 .functor AND 32, L_000001b3dab70700, v000001b3dabf2180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9a5f0 .functor OR 32, L_000001b3dac99fd0, L_000001b3dac9b3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac9add0 .functor AND 32, L_000001b3dac9a7b0, L_000001b3dac32810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9ae40 .functor OR 32, L_000001b3dac9a5f0, L_000001b3dac9add0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dabfe4c0_0 .net *"_ivl_1", 0 0, L_000001b3dac32ef0;  1 drivers
v000001b3dabfe560_0 .net *"_ivl_13", 0 0, L_000001b3dac31af0;  1 drivers
v000001b3dabfb0e0_0 .net *"_ivl_14", 0 0, L_000001b3dac35dd0;  1 drivers
v000001b3dabfafa0_0 .net *"_ivl_19", 0 0, L_000001b3dac337b0;  1 drivers
v000001b3dabfbcc0_0 .net *"_ivl_2", 0 0, L_000001b3dac35d60;  1 drivers
v000001b3dabfbd60_0 .net *"_ivl_23", 0 0, L_000001b3dac31ff0;  1 drivers
v000001b3dabfaf00_0 .net *"_ivl_27", 0 0, L_000001b3dac31a50;  1 drivers
v000001b3dabfc300_0 .net *"_ivl_28", 0 0, L_000001b3dac99f60;  1 drivers
v000001b3dabfcc60_0 .net *"_ivl_33", 0 0, L_000001b3dac32b30;  1 drivers
v000001b3dabfa960_0 .net *"_ivl_37", 0 0, L_000001b3dac31cd0;  1 drivers
v000001b3dabfb180_0 .net *"_ivl_40", 31 0, L_000001b3dac9b150;  1 drivers
v000001b3dabfc6c0_0 .net *"_ivl_42", 31 0, L_000001b3dac9b7e0;  1 drivers
v000001b3dabfc940_0 .net *"_ivl_44", 31 0, L_000001b3dac99fd0;  1 drivers
v000001b3dabfc8a0_0 .net *"_ivl_46", 31 0, L_000001b3dac9b3f0;  1 drivers
v000001b3dabfc440_0 .net *"_ivl_48", 31 0, L_000001b3dac9a5f0;  1 drivers
v000001b3dabfb860_0 .net *"_ivl_50", 31 0, L_000001b3dac9add0;  1 drivers
v000001b3dabfc4e0_0 .net *"_ivl_7", 0 0, L_000001b3dac32db0;  1 drivers
v000001b3dabfaa00_0 .net *"_ivl_8", 0 0, L_000001b3dac36000;  1 drivers
v000001b3dabfcb20_0 .net "ina", 31 0, v000001b3dac01060_0;  alias, 1 drivers
v000001b3dabfabe0_0 .net "inb", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dabfc120_0 .net "inc", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dabfb4a0_0 .net "ind", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dabfc9e0_0 .net "out", 31 0, L_000001b3dac9ae40;  alias, 1 drivers
v000001b3dabfb2c0_0 .net "s0", 31 0, L_000001b3dac35cf0;  1 drivers
v000001b3dabfbb80_0 .net "s1", 31 0, L_000001b3dac35eb0;  1 drivers
v000001b3dabfc1c0_0 .net "s2", 31 0, L_000001b3dab70700;  1 drivers
v000001b3dabfb7c0_0 .net "s3", 31 0, L_000001b3dac9a7b0;  1 drivers
v000001b3dabfca80_0 .net "sel", 1 0, L_000001b3dac30c90;  alias, 1 drivers
L_000001b3dac32ef0 .part L_000001b3dac30c90, 1, 1;
LS_000001b3dac32950_0_0 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_4 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_8 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_12 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_16 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_20 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_24 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_0_28 .concat [ 1 1 1 1], L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60, L_000001b3dac35d60;
LS_000001b3dac32950_1_0 .concat [ 4 4 4 4], LS_000001b3dac32950_0_0, LS_000001b3dac32950_0_4, LS_000001b3dac32950_0_8, LS_000001b3dac32950_0_12;
LS_000001b3dac32950_1_4 .concat [ 4 4 4 4], LS_000001b3dac32950_0_16, LS_000001b3dac32950_0_20, LS_000001b3dac32950_0_24, LS_000001b3dac32950_0_28;
L_000001b3dac32950 .concat [ 16 16 0 0], LS_000001b3dac32950_1_0, LS_000001b3dac32950_1_4;
L_000001b3dac32db0 .part L_000001b3dac30c90, 0, 1;
LS_000001b3dac33030_0_0 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_4 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_8 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_12 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_16 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_20 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_24 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_0_28 .concat [ 1 1 1 1], L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000, L_000001b3dac36000;
LS_000001b3dac33030_1_0 .concat [ 4 4 4 4], LS_000001b3dac33030_0_0, LS_000001b3dac33030_0_4, LS_000001b3dac33030_0_8, LS_000001b3dac33030_0_12;
LS_000001b3dac33030_1_4 .concat [ 4 4 4 4], LS_000001b3dac33030_0_16, LS_000001b3dac33030_0_20, LS_000001b3dac33030_0_24, LS_000001b3dac33030_0_28;
L_000001b3dac33030 .concat [ 16 16 0 0], LS_000001b3dac33030_1_0, LS_000001b3dac33030_1_4;
L_000001b3dac31af0 .part L_000001b3dac30c90, 1, 1;
LS_000001b3dac310f0_0_0 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_4 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_8 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_12 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_16 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_20 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_24 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_0_28 .concat [ 1 1 1 1], L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0, L_000001b3dac35dd0;
LS_000001b3dac310f0_1_0 .concat [ 4 4 4 4], LS_000001b3dac310f0_0_0, LS_000001b3dac310f0_0_4, LS_000001b3dac310f0_0_8, LS_000001b3dac310f0_0_12;
LS_000001b3dac310f0_1_4 .concat [ 4 4 4 4], LS_000001b3dac310f0_0_16, LS_000001b3dac310f0_0_20, LS_000001b3dac310f0_0_24, LS_000001b3dac310f0_0_28;
L_000001b3dac310f0 .concat [ 16 16 0 0], LS_000001b3dac310f0_1_0, LS_000001b3dac310f0_1_4;
L_000001b3dac337b0 .part L_000001b3dac30c90, 0, 1;
LS_000001b3dac33850_0_0 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_4 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_8 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_12 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_16 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_20 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_24 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_0_28 .concat [ 1 1 1 1], L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0, L_000001b3dac337b0;
LS_000001b3dac33850_1_0 .concat [ 4 4 4 4], LS_000001b3dac33850_0_0, LS_000001b3dac33850_0_4, LS_000001b3dac33850_0_8, LS_000001b3dac33850_0_12;
LS_000001b3dac33850_1_4 .concat [ 4 4 4 4], LS_000001b3dac33850_0_16, LS_000001b3dac33850_0_20, LS_000001b3dac33850_0_24, LS_000001b3dac33850_0_28;
L_000001b3dac33850 .concat [ 16 16 0 0], LS_000001b3dac33850_1_0, LS_000001b3dac33850_1_4;
L_000001b3dac31ff0 .part L_000001b3dac30c90, 1, 1;
LS_000001b3dac329f0_0_0 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_4 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_8 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_12 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_16 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_20 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_24 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_0_28 .concat [ 1 1 1 1], L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0, L_000001b3dac31ff0;
LS_000001b3dac329f0_1_0 .concat [ 4 4 4 4], LS_000001b3dac329f0_0_0, LS_000001b3dac329f0_0_4, LS_000001b3dac329f0_0_8, LS_000001b3dac329f0_0_12;
LS_000001b3dac329f0_1_4 .concat [ 4 4 4 4], LS_000001b3dac329f0_0_16, LS_000001b3dac329f0_0_20, LS_000001b3dac329f0_0_24, LS_000001b3dac329f0_0_28;
L_000001b3dac329f0 .concat [ 16 16 0 0], LS_000001b3dac329f0_1_0, LS_000001b3dac329f0_1_4;
L_000001b3dac31a50 .part L_000001b3dac30c90, 0, 1;
LS_000001b3dac33170_0_0 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_4 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_8 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_12 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_16 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_20 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_24 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_0_28 .concat [ 1 1 1 1], L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60, L_000001b3dac99f60;
LS_000001b3dac33170_1_0 .concat [ 4 4 4 4], LS_000001b3dac33170_0_0, LS_000001b3dac33170_0_4, LS_000001b3dac33170_0_8, LS_000001b3dac33170_0_12;
LS_000001b3dac33170_1_4 .concat [ 4 4 4 4], LS_000001b3dac33170_0_16, LS_000001b3dac33170_0_20, LS_000001b3dac33170_0_24, LS_000001b3dac33170_0_28;
L_000001b3dac33170 .concat [ 16 16 0 0], LS_000001b3dac33170_1_0, LS_000001b3dac33170_1_4;
L_000001b3dac32b30 .part L_000001b3dac30c90, 1, 1;
LS_000001b3dac31b90_0_0 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_4 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_8 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_12 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_16 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_20 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_24 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_0_28 .concat [ 1 1 1 1], L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30, L_000001b3dac32b30;
LS_000001b3dac31b90_1_0 .concat [ 4 4 4 4], LS_000001b3dac31b90_0_0, LS_000001b3dac31b90_0_4, LS_000001b3dac31b90_0_8, LS_000001b3dac31b90_0_12;
LS_000001b3dac31b90_1_4 .concat [ 4 4 4 4], LS_000001b3dac31b90_0_16, LS_000001b3dac31b90_0_20, LS_000001b3dac31b90_0_24, LS_000001b3dac31b90_0_28;
L_000001b3dac31b90 .concat [ 16 16 0 0], LS_000001b3dac31b90_1_0, LS_000001b3dac31b90_1_4;
L_000001b3dac31cd0 .part L_000001b3dac30c90, 0, 1;
LS_000001b3dac32bd0_0_0 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_4 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_8 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_12 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_16 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_20 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_24 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_0_28 .concat [ 1 1 1 1], L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0, L_000001b3dac31cd0;
LS_000001b3dac32bd0_1_0 .concat [ 4 4 4 4], LS_000001b3dac32bd0_0_0, LS_000001b3dac32bd0_0_4, LS_000001b3dac32bd0_0_8, LS_000001b3dac32bd0_0_12;
LS_000001b3dac32bd0_1_4 .concat [ 4 4 4 4], LS_000001b3dac32bd0_0_16, LS_000001b3dac32bd0_0_20, LS_000001b3dac32bd0_0_24, LS_000001b3dac32bd0_0_28;
L_000001b3dac32bd0 .concat [ 16 16 0 0], LS_000001b3dac32bd0_1_0, LS_000001b3dac32bd0_1_4;
S_000001b3dabf9940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3dabfa2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac35cf0 .functor AND 32, L_000001b3dac32950, L_000001b3dac33030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfdde0_0 .net "in1", 31 0, L_000001b3dac32950;  1 drivers
v000001b3dabfe2e0_0 .net "in2", 31 0, L_000001b3dac33030;  1 drivers
v000001b3dabfe240_0 .net "out", 31 0, L_000001b3dac35cf0;  alias, 1 drivers
S_000001b3dabfa5c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3dabfa2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac35eb0 .functor AND 32, L_000001b3dac310f0, L_000001b3dac33850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfd840_0 .net "in1", 31 0, L_000001b3dac310f0;  1 drivers
v000001b3dabfd8e0_0 .net "in2", 31 0, L_000001b3dac33850;  1 drivers
v000001b3dabfde80_0 .net "out", 31 0, L_000001b3dac35eb0;  alias, 1 drivers
S_000001b3dabfa750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3dabfa2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dab70700 .functor AND 32, L_000001b3dac329f0, L_000001b3dac33170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfdf20_0 .net "in1", 31 0, L_000001b3dac329f0;  1 drivers
v000001b3dabfe1a0_0 .net "in2", 31 0, L_000001b3dac33170;  1 drivers
v000001b3dabfdfc0_0 .net "out", 31 0, L_000001b3dab70700;  alias, 1 drivers
S_000001b3dabfa110 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3dabfa2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac9a7b0 .functor AND 32, L_000001b3dac31b90, L_000001b3dac32bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfe060_0 .net "in1", 31 0, L_000001b3dac31b90;  1 drivers
v000001b3dabfe380_0 .net "in2", 31 0, L_000001b3dac32bd0;  1 drivers
v000001b3dabfe420_0 .net "out", 31 0, L_000001b3dac9a7b0;  alias, 1 drivers
S_000001b3dabf9c60 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b3daa03350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b3dab77eb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b3dac9b1c0 .functor NOT 1, L_000001b3dac33350, C4<0>, C4<0>, C4<0>;
L_000001b3dac9aeb0 .functor NOT 1, L_000001b3dac31c30, C4<0>, C4<0>, C4<0>;
L_000001b3dac9b700 .functor NOT 1, L_000001b3dac31190, C4<0>, C4<0>, C4<0>;
L_000001b3dac9aac0 .functor NOT 1, L_000001b3dac32590, C4<0>, C4<0>, C4<0>;
L_000001b3dac9a040 .functor AND 32, L_000001b3dac9a0b0, v000001b3dac02280_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9b930 .functor AND 32, L_000001b3dac9a970, L_000001b3dacb7ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9a120 .functor OR 32, L_000001b3dac9a040, L_000001b3dac9b930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac9b770 .functor AND 32, L_000001b3dac9b850, v000001b3dabf2180_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9a580 .functor OR 32, L_000001b3dac9a120, L_000001b3dac9b770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac9a660 .functor AND 32, L_000001b3dac9b690, L_000001b3dac32810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9b8c0 .functor OR 32, L_000001b3dac9a580, L_000001b3dac9a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dabfbf40_0 .net *"_ivl_1", 0 0, L_000001b3dac33350;  1 drivers
v000001b3dabfadc0_0 .net *"_ivl_13", 0 0, L_000001b3dac31190;  1 drivers
v000001b3dabfae60_0 .net *"_ivl_14", 0 0, L_000001b3dac9b700;  1 drivers
v000001b3dabfcda0_0 .net *"_ivl_19", 0 0, L_000001b3dac31410;  1 drivers
v000001b3dabfd0c0_0 .net *"_ivl_2", 0 0, L_000001b3dac9b1c0;  1 drivers
v000001b3dabfc800_0 .net *"_ivl_23", 0 0, L_000001b3dac319b0;  1 drivers
v000001b3dabfb360_0 .net *"_ivl_27", 0 0, L_000001b3dac32590;  1 drivers
v000001b3dabfb5e0_0 .net *"_ivl_28", 0 0, L_000001b3dac9aac0;  1 drivers
v000001b3dabfce40_0 .net *"_ivl_33", 0 0, L_000001b3dac32130;  1 drivers
v000001b3dabfb680_0 .net *"_ivl_37", 0 0, L_000001b3dac321d0;  1 drivers
v000001b3dabfb9a0_0 .net *"_ivl_40", 31 0, L_000001b3dac9a040;  1 drivers
v000001b3dabfc580_0 .net *"_ivl_42", 31 0, L_000001b3dac9b930;  1 drivers
v000001b3dabfb720_0 .net *"_ivl_44", 31 0, L_000001b3dac9a120;  1 drivers
v000001b3dabfba40_0 .net *"_ivl_46", 31 0, L_000001b3dac9b770;  1 drivers
v000001b3dabfc620_0 .net *"_ivl_48", 31 0, L_000001b3dac9a580;  1 drivers
v000001b3dabfaaa0_0 .net *"_ivl_50", 31 0, L_000001b3dac9a660;  1 drivers
v000001b3dabfab40_0 .net *"_ivl_7", 0 0, L_000001b3dac31c30;  1 drivers
v000001b3dabfbae0_0 .net *"_ivl_8", 0 0, L_000001b3dac9aeb0;  1 drivers
v000001b3dabfbc20_0 .net "ina", 31 0, v000001b3dac02280_0;  alias, 1 drivers
v000001b3dabfbe00_0 .net "inb", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dabfcee0_0 .net "inc", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dabfbea0_0 .net "ind", 31 0, L_000001b3dac32810;  alias, 1 drivers
v000001b3dabfcf80_0 .net "out", 31 0, L_000001b3dac9b8c0;  alias, 1 drivers
v000001b3dabfd020_0 .net "s0", 31 0, L_000001b3dac9a0b0;  1 drivers
v000001b3dabfbfe0_0 .net "s1", 31 0, L_000001b3dac9a970;  1 drivers
v000001b3dabfc080_0 .net "s2", 31 0, L_000001b3dac9b850;  1 drivers
v000001b3dac023c0_0 .net "s3", 31 0, L_000001b3dac9b690;  1 drivers
v000001b3dac019c0_0 .net "sel", 1 0, L_000001b3dac2fbb0;  alias, 1 drivers
L_000001b3dac33350 .part L_000001b3dac2fbb0, 1, 1;
LS_000001b3dac333f0_0_0 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_4 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_8 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_12 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_16 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_20 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_24 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_0_28 .concat [ 1 1 1 1], L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0, L_000001b3dac9b1c0;
LS_000001b3dac333f0_1_0 .concat [ 4 4 4 4], LS_000001b3dac333f0_0_0, LS_000001b3dac333f0_0_4, LS_000001b3dac333f0_0_8, LS_000001b3dac333f0_0_12;
LS_000001b3dac333f0_1_4 .concat [ 4 4 4 4], LS_000001b3dac333f0_0_16, LS_000001b3dac333f0_0_20, LS_000001b3dac333f0_0_24, LS_000001b3dac333f0_0_28;
L_000001b3dac333f0 .concat [ 16 16 0 0], LS_000001b3dac333f0_1_0, LS_000001b3dac333f0_1_4;
L_000001b3dac31c30 .part L_000001b3dac2fbb0, 0, 1;
LS_000001b3dac31d70_0_0 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_4 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_8 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_12 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_16 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_20 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_24 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_0_28 .concat [ 1 1 1 1], L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0, L_000001b3dac9aeb0;
LS_000001b3dac31d70_1_0 .concat [ 4 4 4 4], LS_000001b3dac31d70_0_0, LS_000001b3dac31d70_0_4, LS_000001b3dac31d70_0_8, LS_000001b3dac31d70_0_12;
LS_000001b3dac31d70_1_4 .concat [ 4 4 4 4], LS_000001b3dac31d70_0_16, LS_000001b3dac31d70_0_20, LS_000001b3dac31d70_0_24, LS_000001b3dac31d70_0_28;
L_000001b3dac31d70 .concat [ 16 16 0 0], LS_000001b3dac31d70_1_0, LS_000001b3dac31d70_1_4;
L_000001b3dac31190 .part L_000001b3dac2fbb0, 1, 1;
LS_000001b3dac312d0_0_0 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_4 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_8 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_12 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_16 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_20 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_24 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_0_28 .concat [ 1 1 1 1], L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700, L_000001b3dac9b700;
LS_000001b3dac312d0_1_0 .concat [ 4 4 4 4], LS_000001b3dac312d0_0_0, LS_000001b3dac312d0_0_4, LS_000001b3dac312d0_0_8, LS_000001b3dac312d0_0_12;
LS_000001b3dac312d0_1_4 .concat [ 4 4 4 4], LS_000001b3dac312d0_0_16, LS_000001b3dac312d0_0_20, LS_000001b3dac312d0_0_24, LS_000001b3dac312d0_0_28;
L_000001b3dac312d0 .concat [ 16 16 0 0], LS_000001b3dac312d0_1_0, LS_000001b3dac312d0_1_4;
L_000001b3dac31410 .part L_000001b3dac2fbb0, 0, 1;
LS_000001b3dac323b0_0_0 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_4 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_8 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_12 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_16 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_20 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_24 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_0_28 .concat [ 1 1 1 1], L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410, L_000001b3dac31410;
LS_000001b3dac323b0_1_0 .concat [ 4 4 4 4], LS_000001b3dac323b0_0_0, LS_000001b3dac323b0_0_4, LS_000001b3dac323b0_0_8, LS_000001b3dac323b0_0_12;
LS_000001b3dac323b0_1_4 .concat [ 4 4 4 4], LS_000001b3dac323b0_0_16, LS_000001b3dac323b0_0_20, LS_000001b3dac323b0_0_24, LS_000001b3dac323b0_0_28;
L_000001b3dac323b0 .concat [ 16 16 0 0], LS_000001b3dac323b0_1_0, LS_000001b3dac323b0_1_4;
L_000001b3dac319b0 .part L_000001b3dac2fbb0, 1, 1;
LS_000001b3dac31e10_0_0 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_4 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_8 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_12 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_16 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_20 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_24 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_0_28 .concat [ 1 1 1 1], L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0, L_000001b3dac319b0;
LS_000001b3dac31e10_1_0 .concat [ 4 4 4 4], LS_000001b3dac31e10_0_0, LS_000001b3dac31e10_0_4, LS_000001b3dac31e10_0_8, LS_000001b3dac31e10_0_12;
LS_000001b3dac31e10_1_4 .concat [ 4 4 4 4], LS_000001b3dac31e10_0_16, LS_000001b3dac31e10_0_20, LS_000001b3dac31e10_0_24, LS_000001b3dac31e10_0_28;
L_000001b3dac31e10 .concat [ 16 16 0 0], LS_000001b3dac31e10_1_0, LS_000001b3dac31e10_1_4;
L_000001b3dac32590 .part L_000001b3dac2fbb0, 0, 1;
LS_000001b3dac31eb0_0_0 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_4 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_8 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_12 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_16 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_20 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_24 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_0_28 .concat [ 1 1 1 1], L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0, L_000001b3dac9aac0;
LS_000001b3dac31eb0_1_0 .concat [ 4 4 4 4], LS_000001b3dac31eb0_0_0, LS_000001b3dac31eb0_0_4, LS_000001b3dac31eb0_0_8, LS_000001b3dac31eb0_0_12;
LS_000001b3dac31eb0_1_4 .concat [ 4 4 4 4], LS_000001b3dac31eb0_0_16, LS_000001b3dac31eb0_0_20, LS_000001b3dac31eb0_0_24, LS_000001b3dac31eb0_0_28;
L_000001b3dac31eb0 .concat [ 16 16 0 0], LS_000001b3dac31eb0_1_0, LS_000001b3dac31eb0_1_4;
L_000001b3dac32130 .part L_000001b3dac2fbb0, 1, 1;
LS_000001b3dac32450_0_0 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_4 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_8 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_12 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_16 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_20 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_24 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_0_28 .concat [ 1 1 1 1], L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130, L_000001b3dac32130;
LS_000001b3dac32450_1_0 .concat [ 4 4 4 4], LS_000001b3dac32450_0_0, LS_000001b3dac32450_0_4, LS_000001b3dac32450_0_8, LS_000001b3dac32450_0_12;
LS_000001b3dac32450_1_4 .concat [ 4 4 4 4], LS_000001b3dac32450_0_16, LS_000001b3dac32450_0_20, LS_000001b3dac32450_0_24, LS_000001b3dac32450_0_28;
L_000001b3dac32450 .concat [ 16 16 0 0], LS_000001b3dac32450_1_0, LS_000001b3dac32450_1_4;
L_000001b3dac321d0 .part L_000001b3dac2fbb0, 0, 1;
LS_000001b3dac32270_0_0 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_4 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_8 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_12 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_16 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_20 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_24 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_0_28 .concat [ 1 1 1 1], L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0, L_000001b3dac321d0;
LS_000001b3dac32270_1_0 .concat [ 4 4 4 4], LS_000001b3dac32270_0_0, LS_000001b3dac32270_0_4, LS_000001b3dac32270_0_8, LS_000001b3dac32270_0_12;
LS_000001b3dac32270_1_4 .concat [ 4 4 4 4], LS_000001b3dac32270_0_16, LS_000001b3dac32270_0_20, LS_000001b3dac32270_0_24, LS_000001b3dac32270_0_28;
L_000001b3dac32270 .concat [ 16 16 0 0], LS_000001b3dac32270_1_0, LS_000001b3dac32270_1_4;
S_000001b3dabf9ad0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b3dabf9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac9a0b0 .functor AND 32, L_000001b3dac333f0, L_000001b3dac31d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfb040_0 .net "in1", 31 0, L_000001b3dac333f0;  1 drivers
v000001b3dabfb400_0 .net "in2", 31 0, L_000001b3dac31d70;  1 drivers
v000001b3dabfcbc0_0 .net "out", 31 0, L_000001b3dac9a0b0;  alias, 1 drivers
S_000001b3dabf9df0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b3dabf9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac9a970 .functor AND 32, L_000001b3dac312d0, L_000001b3dac323b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfac80_0 .net "in1", 31 0, L_000001b3dac312d0;  1 drivers
v000001b3dabfb900_0 .net "in2", 31 0, L_000001b3dac323b0;  1 drivers
v000001b3dabfcd00_0 .net "out", 31 0, L_000001b3dac9a970;  alias, 1 drivers
S_000001b3dabf9f80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b3dabf9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac9b850 .functor AND 32, L_000001b3dac31e10, L_000001b3dac31eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfc760_0 .net "in1", 31 0, L_000001b3dac31e10;  1 drivers
v000001b3dabfc3a0_0 .net "in2", 31 0, L_000001b3dac31eb0;  1 drivers
v000001b3dabfc260_0 .net "out", 31 0, L_000001b3dac9b850;  alias, 1 drivers
S_000001b3dac003f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b3dabf9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b3dac9b690 .functor AND 32, L_000001b3dac32450, L_000001b3dac32270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b3dabfb540_0 .net "in1", 31 0, L_000001b3dac32450;  1 drivers
v000001b3dabfad20_0 .net "in2", 31 0, L_000001b3dac32270;  1 drivers
v000001b3dabfb220_0 .net "out", 31 0, L_000001b3dac9b690;  alias, 1 drivers
S_000001b3dabff770 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b3dac04930 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac04968 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac049a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac049d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac04a10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac04a48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac04a80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac04ab8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac04af0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac04b28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac04b60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac04b98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac04bd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac04c08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac04c40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac04c78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac04cb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac04ce8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac04d20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac04d58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac04d90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac04dc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac04e00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac04e38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac04e70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac02500_0 .var "EX1_PC", 31 0;
v000001b3dac017e0_0 .var "EX1_PFC", 31 0;
v000001b3dac01060_0 .var "EX1_forward_to_B", 31 0;
v000001b3dac02640_0 .var "EX1_is_beq", 0 0;
v000001b3dac01100_0 .var "EX1_is_bne", 0 0;
v000001b3dac00de0_0 .var "EX1_is_jal", 0 0;
v000001b3dac014c0_0 .var "EX1_is_jr", 0 0;
v000001b3dac02d20_0 .var "EX1_is_oper2_immed", 0 0;
v000001b3dac01880_0 .var "EX1_memread", 0 0;
v000001b3dac03040_0 .var "EX1_memwrite", 0 0;
v000001b3dac026e0_0 .var "EX1_opcode", 11 0;
v000001b3dac00ca0_0 .var "EX1_predicted", 0 0;
v000001b3dac01600_0 .var "EX1_rd_ind", 4 0;
v000001b3dac00b60_0 .var "EX1_rd_indzero", 0 0;
v000001b3dac02780_0 .var "EX1_regwrite", 0 0;
v000001b3dac02820_0 .var "EX1_rs1", 31 0;
v000001b3dac016a0_0 .var "EX1_rs1_ind", 4 0;
v000001b3dac02280_0 .var "EX1_rs2", 31 0;
v000001b3dac011a0_0 .var "EX1_rs2_ind", 4 0;
v000001b3dac01420_0 .net "FLUSH", 0 0, v000001b3dac08440_0;  alias, 1 drivers
v000001b3dac01380_0 .net "ID_PC", 31 0, v000001b3dac0f100_0;  alias, 1 drivers
v000001b3dac02dc0_0 .net "ID_PFC_to_EX", 31 0, L_000001b3dac31050;  alias, 1 drivers
v000001b3dac01740_0 .net "ID_forward_to_B", 31 0, L_000001b3dac30bf0;  alias, 1 drivers
v000001b3dac01920_0 .net "ID_is_beq", 0 0, L_000001b3dac2f6b0;  alias, 1 drivers
v000001b3dac00a20_0 .net "ID_is_bne", 0 0, L_000001b3dac2f9d0;  alias, 1 drivers
v000001b3dac02140_0 .net "ID_is_jal", 0 0, L_000001b3dac31370;  alias, 1 drivers
v000001b3dac028c0_0 .net "ID_is_jr", 0 0, L_000001b3dac2fa70;  alias, 1 drivers
v000001b3dac01a60_0 .net "ID_is_oper2_immed", 0 0, L_000001b3dac35c10;  alias, 1 drivers
v000001b3dac02aa0_0 .net "ID_memread", 0 0, L_000001b3dac32f90;  alias, 1 drivers
v000001b3dac02b40_0 .net "ID_memwrite", 0 0, L_000001b3dac32e50;  alias, 1 drivers
v000001b3dac02f00_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
v000001b3dac030e0_0 .net "ID_predicted", 0 0, v000001b3dac09020_0;  alias, 1 drivers
v000001b3dac00ac0_0 .net "ID_rd_ind", 4 0, v000001b3dac19be0_0;  alias, 1 drivers
v000001b3dac00d40_0 .net "ID_rd_indzero", 0 0, L_000001b3dac31690;  1 drivers
v000001b3dac00e80_0 .net "ID_regwrite", 0 0, L_000001b3dac31730;  alias, 1 drivers
v000001b3dac00f20_0 .net "ID_rs1", 31 0, v000001b3dac0e480_0;  alias, 1 drivers
v000001b3dac00fc0_0 .net "ID_rs1_ind", 4 0, v000001b3dac1a220_0;  alias, 1 drivers
v000001b3dac01240_0 .net "ID_rs2", 31 0, v000001b3dac0eb60_0;  alias, 1 drivers
v000001b3dac01b00_0 .net "ID_rs2_ind", 4 0, v000001b3dac1b580_0;  alias, 1 drivers
v000001b3dac01c40_0 .net "clk", 0 0, L_000001b3dac355f0;  1 drivers
v000001b3dac01d80_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab78b30 .event posedge, v000001b3dabf3260_0, v000001b3dac01c40_0;
S_000001b3dabff130 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b3dac04eb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac04ee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac04f20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac04f58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac04f90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac04fc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac05000 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac05038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac05070 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac050a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac050e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac05118 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac05150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac05188 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac051c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac051f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac05230 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac05268 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac052a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac052d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac05310 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac05348 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac05380 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac053b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac053f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac02000_0 .net "EX1_ALU_OPER1", 31 0, L_000001b3dac35f90;  alias, 1 drivers
v000001b3dac01e20_0 .net "EX1_ALU_OPER2", 31 0, L_000001b3dac9ae40;  alias, 1 drivers
v000001b3dac01ec0_0 .net "EX1_PC", 31 0, v000001b3dac02500_0;  alias, 1 drivers
v000001b3dac01f60_0 .net "EX1_PFC_to_IF", 31 0, L_000001b3dac32630;  alias, 1 drivers
v000001b3dac020a0_0 .net "EX1_forward_to_B", 31 0, v000001b3dac01060_0;  alias, 1 drivers
v000001b3dac04120_0 .net "EX1_is_beq", 0 0, v000001b3dac02640_0;  alias, 1 drivers
v000001b3dac041c0_0 .net "EX1_is_bne", 0 0, v000001b3dac01100_0;  alias, 1 drivers
v000001b3dac03a40_0 .net "EX1_is_jal", 0 0, v000001b3dac00de0_0;  alias, 1 drivers
v000001b3dac03d60_0 .net "EX1_is_jr", 0 0, v000001b3dac014c0_0;  alias, 1 drivers
v000001b3dac03b80_0 .net "EX1_is_oper2_immed", 0 0, v000001b3dac02d20_0;  alias, 1 drivers
v000001b3dac03ae0_0 .net "EX1_memread", 0 0, v000001b3dac01880_0;  alias, 1 drivers
v000001b3dac037c0_0 .net "EX1_memwrite", 0 0, v000001b3dac03040_0;  alias, 1 drivers
v000001b3dac03680_0 .net "EX1_opcode", 11 0, v000001b3dac026e0_0;  alias, 1 drivers
v000001b3dac04620_0 .net "EX1_predicted", 0 0, v000001b3dac00ca0_0;  alias, 1 drivers
v000001b3dac03900_0 .net "EX1_rd_ind", 4 0, v000001b3dac01600_0;  alias, 1 drivers
v000001b3dac04580_0 .net "EX1_rd_indzero", 0 0, v000001b3dac00b60_0;  alias, 1 drivers
v000001b3dac03360_0 .net "EX1_regwrite", 0 0, v000001b3dac02780_0;  alias, 1 drivers
v000001b3dac03f40_0 .net "EX1_rs1", 31 0, v000001b3dac02820_0;  alias, 1 drivers
v000001b3dac04260_0 .net "EX1_rs1_ind", 4 0, v000001b3dac016a0_0;  alias, 1 drivers
v000001b3dac03fe0_0 .net "EX1_rs2_ind", 4 0, v000001b3dac011a0_0;  alias, 1 drivers
v000001b3dac039a0_0 .net "EX1_rs2_out", 31 0, L_000001b3dac9b8c0;  alias, 1 drivers
v000001b3dac04800_0 .var "EX2_ALU_OPER1", 31 0;
v000001b3dac046c0_0 .var "EX2_ALU_OPER2", 31 0;
v000001b3dac04440_0 .var "EX2_PC", 31 0;
v000001b3dac034a0_0 .var "EX2_PFC_to_IF", 31 0;
v000001b3dac03c20_0 .var "EX2_forward_to_B", 31 0;
v000001b3dac04300_0 .var "EX2_is_beq", 0 0;
v000001b3dac04080_0 .var "EX2_is_bne", 0 0;
v000001b3dac043a0_0 .var "EX2_is_jal", 0 0;
v000001b3dac044e0_0 .var "EX2_is_jr", 0 0;
v000001b3dac03720_0 .var "EX2_is_oper2_immed", 0 0;
v000001b3dac04760_0 .var "EX2_memread", 0 0;
v000001b3dac03180_0 .var "EX2_memwrite", 0 0;
v000001b3dac03220_0 .var "EX2_opcode", 11 0;
v000001b3dac032c0_0 .var "EX2_predicted", 0 0;
v000001b3dac03860_0 .var "EX2_rd_ind", 4 0;
v000001b3dac03400_0 .var "EX2_rd_indzero", 0 0;
v000001b3dac03540_0 .var "EX2_regwrite", 0 0;
v000001b3dac035e0_0 .var "EX2_rs1", 31 0;
v000001b3dac03cc0_0 .var "EX2_rs1_ind", 4 0;
v000001b3dac03e00_0 .var "EX2_rs2_ind", 4 0;
v000001b3dac03ea0_0 .var "EX2_rs2_out", 31 0;
v000001b3dac07c20_0 .net "FLUSH", 0 0, v000001b3dac08620_0;  alias, 1 drivers
v000001b3dac088a0_0 .net "clk", 0 0, L_000001b3dac9a190;  1 drivers
v000001b3dac07a40_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab78e30 .event posedge, v000001b3dabf3260_0, v000001b3dac088a0_0;
S_000001b3dabff900 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b3dac0f450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac0f488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac0f4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac0f4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac0f530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac0f568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac0f5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac0f5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac0f610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac0f648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac0f680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac0f6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac0f6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac0f728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac0f760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac0f798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac0f7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac0f808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac0f840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac0f878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac0f8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac0f8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac0f920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac0f958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac0f990 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3dac35ac0 .functor OR 1, L_000001b3dac2f6b0, L_000001b3dac2f9d0, C4<0>, C4<0>;
L_000001b3dac34b00 .functor AND 1, L_000001b3dac35ac0, L_000001b3dac354a0, C4<1>, C4<1>;
L_000001b3dac35900 .functor OR 1, L_000001b3dac2f6b0, L_000001b3dac2f9d0, C4<0>, C4<0>;
L_000001b3dac34a90 .functor AND 1, L_000001b3dac35900, L_000001b3dac354a0, C4<1>, C4<1>;
L_000001b3dac34b70 .functor OR 1, L_000001b3dac2f6b0, L_000001b3dac2f9d0, C4<0>, C4<0>;
L_000001b3dac35580 .functor AND 1, L_000001b3dac34b70, v000001b3dac09020_0, C4<1>, C4<1>;
v000001b3dac0ca40_0 .net "EX1_memread", 0 0, v000001b3dac01880_0;  alias, 1 drivers
v000001b3dac0cea0_0 .net "EX1_opcode", 11 0, v000001b3dac026e0_0;  alias, 1 drivers
v000001b3dac0ccc0_0 .net "EX1_rd_ind", 4 0, v000001b3dac01600_0;  alias, 1 drivers
v000001b3dac0d940_0 .net "EX1_rd_indzero", 0 0, v000001b3dac00b60_0;  alias, 1 drivers
v000001b3dac0e980_0 .net "EX2_memread", 0 0, v000001b3dac04760_0;  alias, 1 drivers
v000001b3dac0e3e0_0 .net "EX2_opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
v000001b3dac0c720_0 .net "EX2_rd_ind", 4 0, v000001b3dac03860_0;  alias, 1 drivers
v000001b3dac0c860_0 .net "EX2_rd_indzero", 0 0, v000001b3dac03400_0;  alias, 1 drivers
v000001b3dac0e840_0 .net "ID_EX1_flush", 0 0, v000001b3dac08440_0;  alias, 1 drivers
v000001b3dac0d6c0_0 .net "ID_EX2_flush", 0 0, v000001b3dac08620_0;  alias, 1 drivers
v000001b3dac0d800_0 .net "ID_is_beq", 0 0, L_000001b3dac2f6b0;  alias, 1 drivers
v000001b3dac0da80_0 .net "ID_is_bne", 0 0, L_000001b3dac2f9d0;  alias, 1 drivers
v000001b3dac0eac0_0 .net "ID_is_j", 0 0, L_000001b3dac315f0;  alias, 1 drivers
v000001b3dac0df80_0 .net "ID_is_jal", 0 0, L_000001b3dac31370;  alias, 1 drivers
v000001b3dac0e020_0 .net "ID_is_jr", 0 0, L_000001b3dac2fa70;  alias, 1 drivers
v000001b3dac0d260_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
v000001b3dac0ea20_0 .net "ID_rs1_ind", 4 0, v000001b3dac1a220_0;  alias, 1 drivers
v000001b3dac0cc20_0 .net "ID_rs2_ind", 4 0, v000001b3dac1b580_0;  alias, 1 drivers
v000001b3dac0cae0_0 .net "IF_ID_flush", 0 0, v000001b3dac0a420_0;  alias, 1 drivers
v000001b3dac0e7a0_0 .net "IF_ID_write", 0 0, v000001b3dac0c180_0;  alias, 1 drivers
v000001b3dac0c5e0_0 .net "PC_src", 2 0, L_000001b3dac2ead0;  alias, 1 drivers
v000001b3dac0cb80_0 .net "PFC_to_EX", 31 0, L_000001b3dac31050;  alias, 1 drivers
v000001b3dac0c9a0_0 .net "PFC_to_IF", 31 0, L_000001b3dac30fb0;  alias, 1 drivers
v000001b3dac0cd60_0 .net "WB_rd_ind", 4 0, v000001b3dac1d560_0;  alias, 1 drivers
v000001b3dac0ce00_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  alias, 1 drivers
v000001b3dac0c680_0 .net *"_ivl_11", 0 0, L_000001b3dac34a90;  1 drivers
v000001b3dac0e160_0 .net *"_ivl_13", 10 0, L_000001b3dac2fd90;  1 drivers
v000001b3dac0cfe0_0 .net *"_ivl_15", 10 0, L_000001b3dac30f10;  1 drivers
v000001b3dac0d3a0_0 .net *"_ivl_16", 10 0, L_000001b3dac30790;  1 drivers
v000001b3dac0dd00_0 .net *"_ivl_19", 10 0, L_000001b3dac2fed0;  1 drivers
v000001b3dac0d080_0 .net *"_ivl_20", 10 0, L_000001b3dac305b0;  1 drivers
v000001b3dac0d120_0 .net *"_ivl_25", 0 0, L_000001b3dac34b70;  1 drivers
v000001b3dac0d1c0_0 .net *"_ivl_27", 0 0, L_000001b3dac35580;  1 drivers
v000001b3dac0db20_0 .net *"_ivl_29", 10 0, L_000001b3dac30830;  1 drivers
v000001b3dac0d300_0 .net *"_ivl_3", 0 0, L_000001b3dac35ac0;  1 drivers
L_000001b3dac501f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001b3dac0c4a0_0 .net/2u *"_ivl_30", 10 0, L_000001b3dac501f0;  1 drivers
v000001b3dac0d440_0 .net *"_ivl_32", 10 0, L_000001b3dac2f7f0;  1 drivers
v000001b3dac0dc60_0 .net *"_ivl_35", 10 0, L_000001b3dac2f930;  1 drivers
v000001b3dac0e8e0_0 .net *"_ivl_37", 10 0, L_000001b3dac30a10;  1 drivers
v000001b3dac0e0c0_0 .net *"_ivl_38", 10 0, L_000001b3dac2f430;  1 drivers
v000001b3dac0dbc0_0 .net *"_ivl_40", 10 0, L_000001b3dac2ff70;  1 drivers
L_000001b3dac50238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0d4e0_0 .net/2s *"_ivl_45", 20 0, L_000001b3dac50238;  1 drivers
L_000001b3dac50280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0e200_0 .net/2s *"_ivl_50", 20 0, L_000001b3dac50280;  1 drivers
v000001b3dac0ec00_0 .net *"_ivl_9", 0 0, L_000001b3dac35900;  1 drivers
v000001b3dac0d580_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac0d620_0 .net "forward_to_B", 31 0, L_000001b3dac30bf0;  alias, 1 drivers
v000001b3dac0dda0_0 .net "imm", 31 0, v000001b3dac0b640_0;  1 drivers
v000001b3dac0d760_0 .net "inst", 31 0, v000001b3dac0f060_0;  alias, 1 drivers
v000001b3dac0e2a0_0 .net "is_branch_and_taken", 0 0, L_000001b3dac34b00;  alias, 1 drivers
v000001b3dac0dee0_0 .net "is_oper2_immed", 0 0, L_000001b3dac35c10;  alias, 1 drivers
v000001b3dac0d8a0_0 .net "mem_read", 0 0, L_000001b3dac32f90;  alias, 1 drivers
v000001b3dac0d9e0_0 .net "mem_write", 0 0, L_000001b3dac32e50;  alias, 1 drivers
v000001b3dac0f380_0 .net "pc", 31 0, v000001b3dac0f100_0;  alias, 1 drivers
v000001b3dac0eca0_0 .net "pc_write", 0 0, v000001b3dac0b0a0_0;  alias, 1 drivers
v000001b3dac0ee80_0 .net "predicted", 0 0, L_000001b3dac354a0;  1 drivers
v000001b3dac0f1a0_0 .net "predicted_to_EX", 0 0, v000001b3dac09020_0;  alias, 1 drivers
v000001b3dac0f240_0 .net "reg_write", 0 0, L_000001b3dac31730;  alias, 1 drivers
v000001b3dac0ef20_0 .net "reg_write_from_wb", 0 0, v000001b3dac1d6a0_0;  alias, 1 drivers
v000001b3dac0efc0_0 .net "rs1", 31 0, v000001b3dac0e480_0;  alias, 1 drivers
v000001b3dac0f2e0_0 .net "rs2", 31 0, v000001b3dac0eb60_0;  alias, 1 drivers
v000001b3dac0ed40_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
v000001b3dac0ede0_0 .net "wr_reg_data", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
L_000001b3dac30bf0 .functor MUXZ 32, v000001b3dac0eb60_0, v000001b3dac0b640_0, L_000001b3dac35c10, C4<>;
L_000001b3dac2fd90 .part v000001b3dac0f100_0, 0, 11;
L_000001b3dac30f10 .part v000001b3dac0f060_0, 0, 11;
L_000001b3dac30790 .arith/sum 11, L_000001b3dac2fd90, L_000001b3dac30f10;
L_000001b3dac2fed0 .part v000001b3dac0f060_0, 0, 11;
L_000001b3dac305b0 .functor MUXZ 11, L_000001b3dac2fed0, L_000001b3dac30790, L_000001b3dac34a90, C4<>;
L_000001b3dac30830 .part v000001b3dac0f100_0, 0, 11;
L_000001b3dac2f7f0 .arith/sum 11, L_000001b3dac30830, L_000001b3dac501f0;
L_000001b3dac2f930 .part v000001b3dac0f100_0, 0, 11;
L_000001b3dac30a10 .part v000001b3dac0f060_0, 0, 11;
L_000001b3dac2f430 .arith/sum 11, L_000001b3dac2f930, L_000001b3dac30a10;
L_000001b3dac2ff70 .functor MUXZ 11, L_000001b3dac2f430, L_000001b3dac2f7f0, L_000001b3dac35580, C4<>;
L_000001b3dac30fb0 .concat8 [ 11 21 0 0], L_000001b3dac305b0, L_000001b3dac50238;
L_000001b3dac31050 .concat8 [ 11 21 0 0], L_000001b3dac2ff70, L_000001b3dac50280;
S_000001b3dabfe960 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b3dabff900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b3dac0f9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac0fa08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac0fa40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac0fa78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac0fab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac0fae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac0fb20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac0fb58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac0fb90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac0fbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac0fc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac0fc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac0fc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac0fca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac0fce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac0fd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac0fd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac0fd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac0fdc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac0fdf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac0fe30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac0fe68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac0fea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac0fed8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac0ff10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3dac35740 .functor OR 1, L_000001b3dac354a0, L_000001b3dac303d0, C4<0>, C4<0>;
L_000001b3dac34e10 .functor OR 1, L_000001b3dac35740, L_000001b3dac2e990, C4<0>, C4<0>;
v000001b3dac07720_0 .net "EX1_opcode", 11 0, v000001b3dac026e0_0;  alias, 1 drivers
v000001b3dac09b60_0 .net "EX2_opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
v000001b3dac07900_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
v000001b3dac07fe0_0 .net "PC_src", 2 0, L_000001b3dac2ead0;  alias, 1 drivers
v000001b3dac086c0_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  alias, 1 drivers
L_000001b3dac503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b3dac08da0_0 .net/2u *"_ivl_0", 2 0, L_000001b3dac503e8;  1 drivers
v000001b3dac08300_0 .net *"_ivl_10", 0 0, L_000001b3dac2e8f0;  1 drivers
L_000001b3dac50508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b3dac098e0_0 .net/2u *"_ivl_12", 2 0, L_000001b3dac50508;  1 drivers
L_000001b3dac50550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac08940_0 .net/2u *"_ivl_14", 11 0, L_000001b3dac50550;  1 drivers
v000001b3dac08ee0_0 .net *"_ivl_16", 0 0, L_000001b3dac303d0;  1 drivers
v000001b3dac095c0_0 .net *"_ivl_19", 0 0, L_000001b3dac35740;  1 drivers
L_000001b3dac50430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac08760_0 .net/2u *"_ivl_2", 11 0, L_000001b3dac50430;  1 drivers
L_000001b3dac50598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac09480_0 .net/2u *"_ivl_20", 11 0, L_000001b3dac50598;  1 drivers
v000001b3dac089e0_0 .net *"_ivl_22", 0 0, L_000001b3dac2e990;  1 drivers
v000001b3dac07b80_0 .net *"_ivl_25", 0 0, L_000001b3dac34e10;  1 drivers
L_000001b3dac505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b3dac08e40_0 .net/2u *"_ivl_26", 2 0, L_000001b3dac505e0;  1 drivers
L_000001b3dac50628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b3dac079a0_0 .net/2u *"_ivl_28", 2 0, L_000001b3dac50628;  1 drivers
v000001b3dac09a20_0 .net *"_ivl_30", 2 0, L_000001b3dac30470;  1 drivers
v000001b3dac075e0_0 .net *"_ivl_32", 2 0, L_000001b3dac2fb10;  1 drivers
v000001b3dac07d60_0 .net *"_ivl_34", 2 0, L_000001b3dac2ecb0;  1 drivers
v000001b3dac08080_0 .net *"_ivl_4", 0 0, L_000001b3dac30330;  1 drivers
L_000001b3dac50478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b3dac09660_0 .net/2u *"_ivl_6", 2 0, L_000001b3dac50478;  1 drivers
L_000001b3dac504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3dac09c00_0 .net/2u *"_ivl_8", 11 0, L_000001b3dac504c0;  1 drivers
v000001b3dac08580_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac074a0_0 .net "predicted", 0 0, L_000001b3dac354a0;  alias, 1 drivers
v000001b3dac077c0_0 .net "predicted_to_EX", 0 0, v000001b3dac09020_0;  alias, 1 drivers
v000001b3dac07540_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
v000001b3dac08120_0 .net "state", 1 0, v000001b3dac093e0_0;  1 drivers
L_000001b3dac30330 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50430;
L_000001b3dac2e8f0 .cmp/eq 12, v000001b3dac026e0_0, L_000001b3dac504c0;
L_000001b3dac303d0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50550;
L_000001b3dac2e990 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50598;
L_000001b3dac30470 .functor MUXZ 3, L_000001b3dac50628, L_000001b3dac505e0, L_000001b3dac34e10, C4<>;
L_000001b3dac2fb10 .functor MUXZ 3, L_000001b3dac30470, L_000001b3dac50508, L_000001b3dac2e8f0, C4<>;
L_000001b3dac2ecb0 .functor MUXZ 3, L_000001b3dac2fb10, L_000001b3dac50478, L_000001b3dac30330, C4<>;
L_000001b3dac2ead0 .functor MUXZ 3, L_000001b3dac2ecb0, L_000001b3dac503e8, L_000001b3dac9bc40, C4<>;
S_000001b3dabff450 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b3dabfe960;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b3dac0ff50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac0ff88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac0ffc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac0fff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac10030 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac10068 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac100a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac100d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac10110 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac10148 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac10180 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac101b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac101f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac10228 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac10260 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac10298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac102d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac10308 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac10340 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac10378 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac103b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac103e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac10420 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac10458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac10490 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3dac34be0 .functor OR 1, L_000001b3dac30010, L_000001b3dac2f890, C4<0>, C4<0>;
L_000001b3dac34c50 .functor OR 1, L_000001b3dac2f4d0, L_000001b3dac301f0, C4<0>, C4<0>;
L_000001b3dac35350 .functor AND 1, L_000001b3dac34be0, L_000001b3dac34c50, C4<1>, C4<1>;
L_000001b3dac34630 .functor NOT 1, L_000001b3dac35350, C4<0>, C4<0>, C4<0>;
L_000001b3dac34da0 .functor OR 1, v000001b3dac2e2b0_0, L_000001b3dac34630, C4<0>, C4<0>;
L_000001b3dac354a0 .functor NOT 1, L_000001b3dac34da0, C4<0>, C4<0>, C4<0>;
v000001b3dac08f80_0 .net "EX_opcode", 11 0, v000001b3dac03220_0;  alias, 1 drivers
v000001b3dac08c60_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
v000001b3dac097a0_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  alias, 1 drivers
L_000001b3dac502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac09520_0 .net/2u *"_ivl_0", 11 0, L_000001b3dac502c8;  1 drivers
L_000001b3dac50358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b3dac07ae0_0 .net/2u *"_ivl_10", 1 0, L_000001b3dac50358;  1 drivers
v000001b3dac08d00_0 .net *"_ivl_12", 0 0, L_000001b3dac2f4d0;  1 drivers
L_000001b3dac503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b3dac090c0_0 .net/2u *"_ivl_14", 1 0, L_000001b3dac503a0;  1 drivers
v000001b3dac09700_0 .net *"_ivl_16", 0 0, L_000001b3dac301f0;  1 drivers
v000001b3dac084e0_0 .net *"_ivl_19", 0 0, L_000001b3dac34c50;  1 drivers
v000001b3dac07ea0_0 .net *"_ivl_2", 0 0, L_000001b3dac30010;  1 drivers
v000001b3dac09840_0 .net *"_ivl_21", 0 0, L_000001b3dac35350;  1 drivers
v000001b3dac09ac0_0 .net *"_ivl_22", 0 0, L_000001b3dac34630;  1 drivers
v000001b3dac09980_0 .net *"_ivl_25", 0 0, L_000001b3dac34da0;  1 drivers
L_000001b3dac50310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac07cc0_0 .net/2u *"_ivl_4", 11 0, L_000001b3dac50310;  1 drivers
v000001b3dac09200_0 .net *"_ivl_6", 0 0, L_000001b3dac2f890;  1 drivers
v000001b3dac07f40_0 .net *"_ivl_9", 0 0, L_000001b3dac34be0;  1 drivers
v000001b3dac07e00_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac09160_0 .net "predicted", 0 0, L_000001b3dac354a0;  alias, 1 drivers
v000001b3dac09020_0 .var "predicted_to_EX", 0 0;
v000001b3dac092a0_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
v000001b3dac093e0_0 .var "state", 1 0;
E_000001b3dab797b0 .event posedge, v000001b3dac07e00_0, v000001b3dabf3260_0;
L_000001b3dac30010 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac502c8;
L_000001b3dac2f890 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50310;
L_000001b3dac2f4d0 .cmp/eq 2, v000001b3dac093e0_0, L_000001b3dac50358;
L_000001b3dac301f0 .cmp/eq 2, v000001b3dac093e0_0, L_000001b3dac503a0;
S_000001b3dabffa90 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b3dabff900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b3dac104d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac10508 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac10540 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac10578 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac105b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac105e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac10620 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac10658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac10690 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac106c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac10700 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac10738 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac10770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac107a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac107e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac10818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac10850 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac10888 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac108c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac108f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac10930 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac10968 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac109a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac109d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac10a10 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac07680_0 .net "EX1_memread", 0 0, v000001b3dac01880_0;  alias, 1 drivers
v000001b3dac081c0_0 .net "EX1_rd_ind", 4 0, v000001b3dac01600_0;  alias, 1 drivers
v000001b3dac08260_0 .net "EX1_rd_indzero", 0 0, v000001b3dac00b60_0;  alias, 1 drivers
v000001b3dac08800_0 .net "EX2_memread", 0 0, v000001b3dac04760_0;  alias, 1 drivers
v000001b3dac07860_0 .net "EX2_rd_ind", 4 0, v000001b3dac03860_0;  alias, 1 drivers
v000001b3dac083a0_0 .net "EX2_rd_indzero", 0 0, v000001b3dac03400_0;  alias, 1 drivers
v000001b3dac08440_0 .var "ID_EX1_flush", 0 0;
v000001b3dac08620_0 .var "ID_EX2_flush", 0 0;
v000001b3dac08a80_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
v000001b3dac08b20_0 .net "ID_rs1_ind", 4 0, v000001b3dac1a220_0;  alias, 1 drivers
v000001b3dac08bc0_0 .net "ID_rs2_ind", 4 0, v000001b3dac1b580_0;  alias, 1 drivers
v000001b3dac0c180_0 .var "IF_ID_Write", 0 0;
v000001b3dac0a420_0 .var "IF_ID_flush", 0 0;
v000001b3dac0b0a0_0 .var "PC_Write", 0 0;
v000001b3dac0a240_0 .net "Wrong_prediction", 0 0, L_000001b3dac9bc40;  alias, 1 drivers
E_000001b3dab79370/0 .event anyedge, v000001b3dabf8210_0, v000001b3dac01880_0, v000001b3dac00b60_0, v000001b3dac00fc0_0;
E_000001b3dab79370/1 .event anyedge, v000001b3dac01600_0, v000001b3dac01b00_0, v000001b3dab151d0_0, v000001b3dac03400_0;
E_000001b3dab79370/2 .event anyedge, v000001b3dabf13c0_0, v000001b3dac02f00_0;
E_000001b3dab79370 .event/or E_000001b3dab79370/0, E_000001b3dab79370/1, E_000001b3dab79370/2;
S_000001b3dac00260 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b3dabff900;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b3dac18a60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac18a98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac18ad0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac18b08 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac18b40 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac18b78 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac18bb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac18be8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac18c20 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac18c58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac18c90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac18cc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac18d00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac18d38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac18d70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac18da8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac18de0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac18e18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac18e50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac18e88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac18ec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac18ef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac18f30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac18f68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac18fa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b3dac34e80 .functor OR 1, L_000001b3dac2eb70, L_000001b3dac2ed50, C4<0>, C4<0>;
L_000001b3dac34fd0 .functor OR 1, L_000001b3dac34e80, L_000001b3dac2f390, C4<0>, C4<0>;
L_000001b3dac35040 .functor OR 1, L_000001b3dac34fd0, L_000001b3dac2efd0, C4<0>, C4<0>;
L_000001b3dac35b30 .functor OR 1, L_000001b3dac35040, L_000001b3dac2f2f0, C4<0>, C4<0>;
L_000001b3dac35ba0 .functor OR 1, L_000001b3dac35b30, L_000001b3dac2ee90, C4<0>, C4<0>;
L_000001b3dac35510 .functor OR 1, L_000001b3dac35ba0, L_000001b3dac2f070, C4<0>, C4<0>;
L_000001b3dac34320 .functor OR 1, L_000001b3dac35510, L_000001b3dac2f570, C4<0>, C4<0>;
L_000001b3dac35c10 .functor OR 1, L_000001b3dac34320, L_000001b3dac2f610, C4<0>, C4<0>;
L_000001b3dac350b0 .functor OR 1, L_000001b3dac330d0, L_000001b3dac32310, C4<0>, C4<0>;
L_000001b3dac341d0 .functor OR 1, L_000001b3dac350b0, L_000001b3dac32d10, C4<0>, C4<0>;
L_000001b3dac35970 .functor OR 1, L_000001b3dac341d0, L_000001b3dac31230, C4<0>, C4<0>;
L_000001b3dac35c80 .functor OR 1, L_000001b3dac35970, L_000001b3dac328b0, C4<0>, C4<0>;
v000001b3dac0bfa0_0 .net "ID_opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
L_000001b3dac50670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0b000_0 .net/2u *"_ivl_0", 11 0, L_000001b3dac50670;  1 drivers
L_000001b3dac50700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a100_0 .net/2u *"_ivl_10", 11 0, L_000001b3dac50700;  1 drivers
L_000001b3dac50bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a7e0_0 .net/2u *"_ivl_102", 11 0, L_000001b3dac50bc8;  1 drivers
L_000001b3dac50c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac09e80_0 .net/2u *"_ivl_106", 11 0, L_000001b3dac50c10;  1 drivers
v000001b3dac0b780_0 .net *"_ivl_12", 0 0, L_000001b3dac2f390;  1 drivers
v000001b3dac0b820_0 .net *"_ivl_15", 0 0, L_000001b3dac34fd0;  1 drivers
L_000001b3dac50748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0aba0_0 .net/2u *"_ivl_16", 11 0, L_000001b3dac50748;  1 drivers
v000001b3dac0b500_0 .net *"_ivl_18", 0 0, L_000001b3dac2efd0;  1 drivers
v000001b3dac0a380_0 .net *"_ivl_2", 0 0, L_000001b3dac2eb70;  1 drivers
v000001b3dac09de0_0 .net *"_ivl_21", 0 0, L_000001b3dac35040;  1 drivers
L_000001b3dac50790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a880_0 .net/2u *"_ivl_22", 11 0, L_000001b3dac50790;  1 drivers
v000001b3dac0b320_0 .net *"_ivl_24", 0 0, L_000001b3dac2f2f0;  1 drivers
v000001b3dac09ca0_0 .net *"_ivl_27", 0 0, L_000001b3dac35b30;  1 drivers
L_000001b3dac507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a6a0_0 .net/2u *"_ivl_28", 11 0, L_000001b3dac507d8;  1 drivers
v000001b3dac0a920_0 .net *"_ivl_30", 0 0, L_000001b3dac2ee90;  1 drivers
v000001b3dac09d40_0 .net *"_ivl_33", 0 0, L_000001b3dac35ba0;  1 drivers
L_000001b3dac50820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a1a0_0 .net/2u *"_ivl_34", 11 0, L_000001b3dac50820;  1 drivers
v000001b3dac0a9c0_0 .net *"_ivl_36", 0 0, L_000001b3dac2f070;  1 drivers
v000001b3dac0b8c0_0 .net *"_ivl_39", 0 0, L_000001b3dac35510;  1 drivers
L_000001b3dac506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0aa60_0 .net/2u *"_ivl_4", 11 0, L_000001b3dac506b8;  1 drivers
L_000001b3dac50868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b3dac0c400_0 .net/2u *"_ivl_40", 11 0, L_000001b3dac50868;  1 drivers
v000001b3dac0c040_0 .net *"_ivl_42", 0 0, L_000001b3dac2f570;  1 drivers
v000001b3dac0a4c0_0 .net *"_ivl_45", 0 0, L_000001b3dac34320;  1 drivers
L_000001b3dac508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0c220_0 .net/2u *"_ivl_46", 11 0, L_000001b3dac508b0;  1 drivers
v000001b3dac0ab00_0 .net *"_ivl_48", 0 0, L_000001b3dac2f610;  1 drivers
L_000001b3dac508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0ae20_0 .net/2u *"_ivl_52", 11 0, L_000001b3dac508f8;  1 drivers
L_000001b3dac50940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0b960_0 .net/2u *"_ivl_56", 11 0, L_000001b3dac50940;  1 drivers
v000001b3dac0bf00_0 .net *"_ivl_6", 0 0, L_000001b3dac2ed50;  1 drivers
L_000001b3dac50988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0ace0_0 .net/2u *"_ivl_60", 11 0, L_000001b3dac50988;  1 drivers
L_000001b3dac509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0a740_0 .net/2u *"_ivl_64", 11 0, L_000001b3dac509d0;  1 drivers
L_000001b3dac50a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0c0e0_0 .net/2u *"_ivl_68", 11 0, L_000001b3dac50a18;  1 drivers
L_000001b3dac50a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b3dac09f20_0 .net/2u *"_ivl_72", 11 0, L_000001b3dac50a60;  1 drivers
v000001b3dac0a560_0 .net *"_ivl_74", 0 0, L_000001b3dac330d0;  1 drivers
L_000001b3dac50aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0b6e0_0 .net/2u *"_ivl_76", 11 0, L_000001b3dac50aa8;  1 drivers
v000001b3dac0ac40_0 .net *"_ivl_78", 0 0, L_000001b3dac32310;  1 drivers
v000001b3dac0a600_0 .net *"_ivl_81", 0 0, L_000001b3dac350b0;  1 drivers
L_000001b3dac50af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0bbe0_0 .net/2u *"_ivl_82", 11 0, L_000001b3dac50af0;  1 drivers
v000001b3dac0ad80_0 .net *"_ivl_84", 0 0, L_000001b3dac32d10;  1 drivers
v000001b3dac0aec0_0 .net *"_ivl_87", 0 0, L_000001b3dac341d0;  1 drivers
L_000001b3dac50b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0b5a0_0 .net/2u *"_ivl_88", 11 0, L_000001b3dac50b38;  1 drivers
v000001b3dac0c2c0_0 .net *"_ivl_9", 0 0, L_000001b3dac34e80;  1 drivers
v000001b3dac0af60_0 .net *"_ivl_90", 0 0, L_000001b3dac31230;  1 drivers
v000001b3dac0b140_0 .net *"_ivl_93", 0 0, L_000001b3dac35970;  1 drivers
L_000001b3dac50b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac0ba00_0 .net/2u *"_ivl_94", 11 0, L_000001b3dac50b80;  1 drivers
v000001b3dac0c360_0 .net *"_ivl_96", 0 0, L_000001b3dac328b0;  1 drivers
v000001b3dac0bc80_0 .net *"_ivl_99", 0 0, L_000001b3dac35c80;  1 drivers
v000001b3dac0b1e0_0 .net "is_beq", 0 0, L_000001b3dac2f6b0;  alias, 1 drivers
v000001b3dac09fc0_0 .net "is_bne", 0 0, L_000001b3dac2f9d0;  alias, 1 drivers
v000001b3dac0baa0_0 .net "is_j", 0 0, L_000001b3dac315f0;  alias, 1 drivers
v000001b3dac0bb40_0 .net "is_jal", 0 0, L_000001b3dac31370;  alias, 1 drivers
v000001b3dac0bd20_0 .net "is_jr", 0 0, L_000001b3dac2fa70;  alias, 1 drivers
v000001b3dac0b280_0 .net "is_oper2_immed", 0 0, L_000001b3dac35c10;  alias, 1 drivers
v000001b3dac0b3c0_0 .net "memread", 0 0, L_000001b3dac32f90;  alias, 1 drivers
v000001b3dac0a060_0 .net "memwrite", 0 0, L_000001b3dac32e50;  alias, 1 drivers
v000001b3dac0b460_0 .net "regwrite", 0 0, L_000001b3dac31730;  alias, 1 drivers
L_000001b3dac2eb70 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50670;
L_000001b3dac2ed50 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac506b8;
L_000001b3dac2f390 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50700;
L_000001b3dac2efd0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50748;
L_000001b3dac2f2f0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50790;
L_000001b3dac2ee90 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac507d8;
L_000001b3dac2f070 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50820;
L_000001b3dac2f570 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50868;
L_000001b3dac2f610 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac508b0;
L_000001b3dac2f6b0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac508f8;
L_000001b3dac2f9d0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50940;
L_000001b3dac2fa70 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50988;
L_000001b3dac31370 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac509d0;
L_000001b3dac315f0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50a18;
L_000001b3dac330d0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50a60;
L_000001b3dac32310 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50aa8;
L_000001b3dac32d10 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50af0;
L_000001b3dac31230 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50b38;
L_000001b3dac328b0 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50b80;
L_000001b3dac31730 .reduce/nor L_000001b3dac35c80;
L_000001b3dac32f90 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50bc8;
L_000001b3dac32e50 .cmp/eq 12, v000001b3dac19dc0_0, L_000001b3dac50c10;
S_000001b3dac00580 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b3dabff900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b3dac18fe0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac19018 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac19050 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac19088 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac190c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac190f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac19130 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac19168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac191a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac191d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac19210 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac19248 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac19280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac192b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac192f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac19328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac19360 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac19398 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac193d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac19408 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac19440 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac19478 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac194b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac194e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac19520 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac0b640_0 .var "Immed", 31 0;
v000001b3dac0a2e0_0 .net "Inst", 31 0, v000001b3dac0f060_0;  alias, 1 drivers
v000001b3dac0bdc0_0 .net "opcode", 11 0, v000001b3dac19dc0_0;  alias, 1 drivers
E_000001b3dab79330 .event anyedge, v000001b3dac02f00_0, v000001b3dac0a2e0_0;
S_000001b3dabffc20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b3dabff900;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b3dac0e480_0 .var "Read_data1", 31 0;
v000001b3dac0eb60_0 .var "Read_data2", 31 0;
v000001b3dac0e660_0 .net "Read_reg1", 4 0, v000001b3dac1a220_0;  alias, 1 drivers
v000001b3dac0de40_0 .net "Read_reg2", 4 0, v000001b3dac1b580_0;  alias, 1 drivers
v000001b3dac0cf40_0 .net "Write_data", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dac0e5c0_0 .net "Write_en", 0 0, v000001b3dac1d6a0_0;  alias, 1 drivers
v000001b3dac0e520_0 .net "Write_reg", 4 0, v000001b3dac1d560_0;  alias, 1 drivers
v000001b3dac0e700_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac0e340_0 .var/i "i", 31 0;
v000001b3dac0c540 .array "reg_file", 0 31, 31 0;
v000001b3dac0c7c0_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab795b0 .event posedge, v000001b3dac07e00_0;
S_000001b3dabfff40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b3dabffc20;
 .timescale 0 0;
v000001b3dac0c900_0 .var/i "i", 31 0;
S_000001b3dac000d0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b3dac19560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac19598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac195d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac19608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac19640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac19678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac196b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac196e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac19720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac19758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac19790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac197c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac19800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac19838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac19870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac198a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac198e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac19918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac19950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac19988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac199c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac199f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac19a30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac19a68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac19aa0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac0f060_0 .var "ID_INST", 31 0;
v000001b3dac0f100_0 .var "ID_PC", 31 0;
v000001b3dac19dc0_0 .var "ID_opcode", 11 0;
v000001b3dac19be0_0 .var "ID_rd_ind", 4 0;
v000001b3dac1a220_0 .var "ID_rs1_ind", 4 0;
v000001b3dac1b580_0 .var "ID_rs2_ind", 4 0;
v000001b3dac1a2c0_0 .net "IF_FLUSH", 0 0, v000001b3dac0a420_0;  alias, 1 drivers
v000001b3dac19fa0_0 .net "IF_INST", 31 0, L_000001b3dac34a20;  alias, 1 drivers
v000001b3dac19d20_0 .net "IF_PC", 31 0, v000001b3dac1b940_0;  alias, 1 drivers
v000001b3dac1c2a0_0 .net "clk", 0 0, L_000001b3dac346a0;  1 drivers
v000001b3dac1c160_0 .net "if_id_Write", 0 0, v000001b3dac0c180_0;  alias, 1 drivers
v000001b3dac1b8a0_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab79470 .event posedge, v000001b3dabf3260_0, v000001b3dac1c2a0_0;
S_000001b3dac00710 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b3dac1ca20_0 .net "EX1_PFC", 31 0, L_000001b3dac32630;  alias, 1 drivers
v000001b3dac1d240_0 .net "EX2_PFC", 31 0, v000001b3dac034a0_0;  alias, 1 drivers
v000001b3dac1c480_0 .net "ID_PFC", 31 0, L_000001b3dac30fb0;  alias, 1 drivers
v000001b3dac1c5c0_0 .net "PC_src", 2 0, L_000001b3dac2ead0;  alias, 1 drivers
v000001b3dac1cf20_0 .net "PC_write", 0 0, v000001b3dac0b0a0_0;  alias, 1 drivers
L_000001b3dac50088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b3dac1df60_0 .net/2u *"_ivl_0", 31 0, L_000001b3dac50088;  1 drivers
v000001b3dac1c660_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac1d060_0 .net "inst", 31 0, L_000001b3dac34a20;  alias, 1 drivers
v000001b3dac1e780_0 .net "inst_mem_in", 31 0, v000001b3dac1b940_0;  alias, 1 drivers
v000001b3dac1c700_0 .net "pc_reg_in", 31 0, L_000001b3dac34cc0;  1 drivers
v000001b3dac1dec0_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
L_000001b3dac2f750 .arith/sum 32, v000001b3dac1b940_0, L_000001b3dac50088;
S_000001b3dabfeaf0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b3dac00710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b3dac34a20 .functor BUFZ 32, L_000001b3dac30e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dac1a040_0 .net "Data_Out", 31 0, L_000001b3dac34a20;  alias, 1 drivers
v000001b3dac1a4a0 .array "InstMem", 2047 0, 31 0;
v000001b3dac1ad60_0 .net *"_ivl_0", 31 0, L_000001b3dac30e70;  1 drivers
v000001b3dac1b620_0 .net *"_ivl_3", 10 0, L_000001b3dac2fcf0;  1 drivers
v000001b3dac1b120_0 .net *"_ivl_4", 12 0, L_000001b3dac300b0;  1 drivers
L_000001b3dac501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b3dac1afe0_0 .net *"_ivl_7", 1 0, L_000001b3dac501a8;  1 drivers
v000001b3dac1a0e0_0 .net "addr", 31 0, v000001b3dac1b940_0;  alias, 1 drivers
v000001b3dac1bc60_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac1ae00_0 .var/i "i", 31 0;
L_000001b3dac30e70 .array/port v000001b3dac1a4a0, L_000001b3dac300b0;
L_000001b3dac2fcf0 .part v000001b3dac1b940_0, 0, 11;
L_000001b3dac300b0 .concat [ 11 2 0 0], L_000001b3dac2fcf0, L_000001b3dac501a8;
S_000001b3dabfefa0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b3dac00710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b3dab79730 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b3dac1bee0_0 .net "DataIn", 31 0, L_000001b3dac34cc0;  alias, 1 drivers
v000001b3dac1b940_0 .var "DataOut", 31 0;
v000001b3dac1b9e0_0 .net "PC_Write", 0 0, v000001b3dac0b0a0_0;  alias, 1 drivers
v000001b3dac1b440_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac1ba80_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
S_000001b3dabffdb0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b3dac00710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b3dab78eb0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b3dab71810 .functor NOT 1, L_000001b3dac30d30, C4<0>, C4<0>, C4<0>;
L_000001b3dab71650 .functor NOT 1, L_000001b3dac30510, C4<0>, C4<0>, C4<0>;
L_000001b3dab716c0 .functor AND 1, L_000001b3dab71810, L_000001b3dab71650, C4<1>, C4<1>;
L_000001b3dab0ba30 .functor NOT 1, L_000001b3dac2ec10, C4<0>, C4<0>, C4<0>;
L_000001b3dab0be90 .functor AND 1, L_000001b3dab716c0, L_000001b3dab0ba30, C4<1>, C4<1>;
L_000001b3dab0b4f0 .functor AND 32, L_000001b3dac2f1b0, L_000001b3dac2f750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dab0b6b0 .functor NOT 1, L_000001b3dac30650, C4<0>, C4<0>, C4<0>;
L_000001b3dac347f0 .functor NOT 1, L_000001b3dac30dd0, C4<0>, C4<0>, C4<0>;
L_000001b3dac34f60 .functor AND 1, L_000001b3dab0b6b0, L_000001b3dac347f0, C4<1>, C4<1>;
L_000001b3dac34780 .functor AND 1, L_000001b3dac34f60, L_000001b3dac2ea30, C4<1>, C4<1>;
L_000001b3dac35190 .functor AND 32, L_000001b3dac2f250, L_000001b3dac30fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac353c0 .functor OR 32, L_000001b3dab0b4f0, L_000001b3dac35190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac35430 .functor NOT 1, L_000001b3dac2edf0, C4<0>, C4<0>, C4<0>;
L_000001b3dac34d30 .functor AND 1, L_000001b3dac35430, L_000001b3dac2ef30, C4<1>, C4<1>;
L_000001b3dac352e0 .functor NOT 1, L_000001b3dac30b50, C4<0>, C4<0>, C4<0>;
L_000001b3dac359e0 .functor AND 1, L_000001b3dac34d30, L_000001b3dac352e0, C4<1>, C4<1>;
L_000001b3dac34860 .functor AND 32, L_000001b3dac2f110, v000001b3dac1b940_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac35a50 .functor OR 32, L_000001b3dac353c0, L_000001b3dac34860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac357b0 .functor NOT 1, L_000001b3dac2fe30, C4<0>, C4<0>, C4<0>;
L_000001b3dac35200 .functor AND 1, L_000001b3dac357b0, L_000001b3dac306f0, C4<1>, C4<1>;
L_000001b3dac348d0 .functor AND 1, L_000001b3dac35200, L_000001b3dac308d0, C4<1>, C4<1>;
L_000001b3dac349b0 .functor AND 32, L_000001b3dac30150, L_000001b3dac32630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac34400 .functor OR 32, L_000001b3dac35a50, L_000001b3dac349b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b3dac34ef0 .functor NOT 1, L_000001b3dac30970, C4<0>, C4<0>, C4<0>;
L_000001b3dac35270 .functor AND 1, L_000001b3dac2fc50, L_000001b3dac34ef0, C4<1>, C4<1>;
L_000001b3dac34940 .functor NOT 1, L_000001b3dac30290, C4<0>, C4<0>, C4<0>;
L_000001b3dac35820 .functor AND 1, L_000001b3dac35270, L_000001b3dac34940, C4<1>, C4<1>;
L_000001b3dac35890 .functor AND 32, L_000001b3dac30ab0, v000001b3dac034a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac34cc0 .functor OR 32, L_000001b3dac34400, L_000001b3dac35890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dac1a9a0_0 .net *"_ivl_1", 0 0, L_000001b3dac30d30;  1 drivers
v000001b3dac1a360_0 .net *"_ivl_11", 0 0, L_000001b3dac2ec10;  1 drivers
v000001b3dac1c020_0 .net *"_ivl_12", 0 0, L_000001b3dab0ba30;  1 drivers
v000001b3dac19e60_0 .net *"_ivl_14", 0 0, L_000001b3dab0be90;  1 drivers
v000001b3dac1bb20_0 .net *"_ivl_16", 31 0, L_000001b3dac2f1b0;  1 drivers
v000001b3dac1aea0_0 .net *"_ivl_18", 31 0, L_000001b3dab0b4f0;  1 drivers
v000001b3dac1a400_0 .net *"_ivl_2", 0 0, L_000001b3dab71810;  1 drivers
v000001b3dac1c200_0 .net *"_ivl_21", 0 0, L_000001b3dac30650;  1 drivers
v000001b3dac1a540_0 .net *"_ivl_22", 0 0, L_000001b3dab0b6b0;  1 drivers
v000001b3dac1bbc0_0 .net *"_ivl_25", 0 0, L_000001b3dac30dd0;  1 drivers
v000001b3dac1bd00_0 .net *"_ivl_26", 0 0, L_000001b3dac347f0;  1 drivers
v000001b3dac19f00_0 .net *"_ivl_28", 0 0, L_000001b3dac34f60;  1 drivers
v000001b3dac1aa40_0 .net *"_ivl_31", 0 0, L_000001b3dac2ea30;  1 drivers
v000001b3dac1aae0_0 .net *"_ivl_32", 0 0, L_000001b3dac34780;  1 drivers
v000001b3dac1a5e0_0 .net *"_ivl_34", 31 0, L_000001b3dac2f250;  1 drivers
v000001b3dac1a180_0 .net *"_ivl_36", 31 0, L_000001b3dac35190;  1 drivers
v000001b3dac1a900_0 .net *"_ivl_38", 31 0, L_000001b3dac353c0;  1 drivers
v000001b3dac1be40_0 .net *"_ivl_41", 0 0, L_000001b3dac2edf0;  1 drivers
v000001b3dac19b40_0 .net *"_ivl_42", 0 0, L_000001b3dac35430;  1 drivers
v000001b3dac1b6c0_0 .net *"_ivl_45", 0 0, L_000001b3dac2ef30;  1 drivers
v000001b3dac1c0c0_0 .net *"_ivl_46", 0 0, L_000001b3dac34d30;  1 drivers
v000001b3dac1a680_0 .net *"_ivl_49", 0 0, L_000001b3dac30b50;  1 drivers
v000001b3dac1a720_0 .net *"_ivl_5", 0 0, L_000001b3dac30510;  1 drivers
v000001b3dac1ab80_0 .net *"_ivl_50", 0 0, L_000001b3dac352e0;  1 drivers
v000001b3dac1b760_0 .net *"_ivl_52", 0 0, L_000001b3dac359e0;  1 drivers
v000001b3dac1af40_0 .net *"_ivl_54", 31 0, L_000001b3dac2f110;  1 drivers
v000001b3dac19c80_0 .net *"_ivl_56", 31 0, L_000001b3dac34860;  1 drivers
v000001b3dac1ac20_0 .net *"_ivl_58", 31 0, L_000001b3dac35a50;  1 drivers
v000001b3dac1a7c0_0 .net *"_ivl_6", 0 0, L_000001b3dab71650;  1 drivers
v000001b3dac1b1c0_0 .net *"_ivl_61", 0 0, L_000001b3dac2fe30;  1 drivers
v000001b3dac1a860_0 .net *"_ivl_62", 0 0, L_000001b3dac357b0;  1 drivers
v000001b3dac1bf80_0 .net *"_ivl_65", 0 0, L_000001b3dac306f0;  1 drivers
v000001b3dac1acc0_0 .net *"_ivl_66", 0 0, L_000001b3dac35200;  1 drivers
v000001b3dac1b080_0 .net *"_ivl_69", 0 0, L_000001b3dac308d0;  1 drivers
v000001b3dac1b260_0 .net *"_ivl_70", 0 0, L_000001b3dac348d0;  1 drivers
v000001b3dac1b300_0 .net *"_ivl_72", 31 0, L_000001b3dac30150;  1 drivers
v000001b3dac1b4e0_0 .net *"_ivl_74", 31 0, L_000001b3dac349b0;  1 drivers
v000001b3dac1b800_0 .net *"_ivl_76", 31 0, L_000001b3dac34400;  1 drivers
v000001b3dac1bda0_0 .net *"_ivl_79", 0 0, L_000001b3dac2fc50;  1 drivers
v000001b3dac1c520_0 .net *"_ivl_8", 0 0, L_000001b3dab716c0;  1 drivers
v000001b3dac1e320_0 .net *"_ivl_81", 0 0, L_000001b3dac30970;  1 drivers
v000001b3dac1e1e0_0 .net *"_ivl_82", 0 0, L_000001b3dac34ef0;  1 drivers
v000001b3dac1dd80_0 .net *"_ivl_84", 0 0, L_000001b3dac35270;  1 drivers
v000001b3dac1d380_0 .net *"_ivl_87", 0 0, L_000001b3dac30290;  1 drivers
v000001b3dac1cd40_0 .net *"_ivl_88", 0 0, L_000001b3dac34940;  1 drivers
v000001b3dac1e6e0_0 .net *"_ivl_90", 0 0, L_000001b3dac35820;  1 drivers
v000001b3dac1c340_0 .net *"_ivl_92", 31 0, L_000001b3dac30ab0;  1 drivers
v000001b3dac1cb60_0 .net *"_ivl_94", 31 0, L_000001b3dac35890;  1 drivers
v000001b3dac1e0a0_0 .net "ina", 31 0, L_000001b3dac2f750;  1 drivers
v000001b3dac1e3c0_0 .net "inb", 31 0, L_000001b3dac30fb0;  alias, 1 drivers
v000001b3dac1e280_0 .net "inc", 31 0, v000001b3dac1b940_0;  alias, 1 drivers
v000001b3dac1e460_0 .net "ind", 31 0, L_000001b3dac32630;  alias, 1 drivers
v000001b3dac1e960_0 .net "ine", 31 0, v000001b3dac034a0_0;  alias, 1 drivers
L_000001b3dac500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac1cc00_0 .net "inf", 31 0, L_000001b3dac500d0;  1 drivers
L_000001b3dac50118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac1c3e0_0 .net "ing", 31 0, L_000001b3dac50118;  1 drivers
L_000001b3dac50160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b3dac1e640_0 .net "inh", 31 0, L_000001b3dac50160;  1 drivers
v000001b3dac1eaa0_0 .net "out", 31 0, L_000001b3dac34cc0;  alias, 1 drivers
v000001b3dac1de20_0 .net "sel", 2 0, L_000001b3dac2ead0;  alias, 1 drivers
L_000001b3dac30d30 .part L_000001b3dac2ead0, 2, 1;
L_000001b3dac30510 .part L_000001b3dac2ead0, 1, 1;
L_000001b3dac2ec10 .part L_000001b3dac2ead0, 0, 1;
LS_000001b3dac2f1b0_0_0 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_4 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_8 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_12 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_16 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_20 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_24 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_0_28 .concat [ 1 1 1 1], L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90, L_000001b3dab0be90;
LS_000001b3dac2f1b0_1_0 .concat [ 4 4 4 4], LS_000001b3dac2f1b0_0_0, LS_000001b3dac2f1b0_0_4, LS_000001b3dac2f1b0_0_8, LS_000001b3dac2f1b0_0_12;
LS_000001b3dac2f1b0_1_4 .concat [ 4 4 4 4], LS_000001b3dac2f1b0_0_16, LS_000001b3dac2f1b0_0_20, LS_000001b3dac2f1b0_0_24, LS_000001b3dac2f1b0_0_28;
L_000001b3dac2f1b0 .concat [ 16 16 0 0], LS_000001b3dac2f1b0_1_0, LS_000001b3dac2f1b0_1_4;
L_000001b3dac30650 .part L_000001b3dac2ead0, 2, 1;
L_000001b3dac30dd0 .part L_000001b3dac2ead0, 1, 1;
L_000001b3dac2ea30 .part L_000001b3dac2ead0, 0, 1;
LS_000001b3dac2f250_0_0 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_4 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_8 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_12 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_16 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_20 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_24 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_0_28 .concat [ 1 1 1 1], L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780, L_000001b3dac34780;
LS_000001b3dac2f250_1_0 .concat [ 4 4 4 4], LS_000001b3dac2f250_0_0, LS_000001b3dac2f250_0_4, LS_000001b3dac2f250_0_8, LS_000001b3dac2f250_0_12;
LS_000001b3dac2f250_1_4 .concat [ 4 4 4 4], LS_000001b3dac2f250_0_16, LS_000001b3dac2f250_0_20, LS_000001b3dac2f250_0_24, LS_000001b3dac2f250_0_28;
L_000001b3dac2f250 .concat [ 16 16 0 0], LS_000001b3dac2f250_1_0, LS_000001b3dac2f250_1_4;
L_000001b3dac2edf0 .part L_000001b3dac2ead0, 2, 1;
L_000001b3dac2ef30 .part L_000001b3dac2ead0, 1, 1;
L_000001b3dac30b50 .part L_000001b3dac2ead0, 0, 1;
LS_000001b3dac2f110_0_0 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_4 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_8 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_12 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_16 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_20 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_24 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_0_28 .concat [ 1 1 1 1], L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0, L_000001b3dac359e0;
LS_000001b3dac2f110_1_0 .concat [ 4 4 4 4], LS_000001b3dac2f110_0_0, LS_000001b3dac2f110_0_4, LS_000001b3dac2f110_0_8, LS_000001b3dac2f110_0_12;
LS_000001b3dac2f110_1_4 .concat [ 4 4 4 4], LS_000001b3dac2f110_0_16, LS_000001b3dac2f110_0_20, LS_000001b3dac2f110_0_24, LS_000001b3dac2f110_0_28;
L_000001b3dac2f110 .concat [ 16 16 0 0], LS_000001b3dac2f110_1_0, LS_000001b3dac2f110_1_4;
L_000001b3dac2fe30 .part L_000001b3dac2ead0, 2, 1;
L_000001b3dac306f0 .part L_000001b3dac2ead0, 1, 1;
L_000001b3dac308d0 .part L_000001b3dac2ead0, 0, 1;
LS_000001b3dac30150_0_0 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_4 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_8 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_12 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_16 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_20 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_24 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_0_28 .concat [ 1 1 1 1], L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0, L_000001b3dac348d0;
LS_000001b3dac30150_1_0 .concat [ 4 4 4 4], LS_000001b3dac30150_0_0, LS_000001b3dac30150_0_4, LS_000001b3dac30150_0_8, LS_000001b3dac30150_0_12;
LS_000001b3dac30150_1_4 .concat [ 4 4 4 4], LS_000001b3dac30150_0_16, LS_000001b3dac30150_0_20, LS_000001b3dac30150_0_24, LS_000001b3dac30150_0_28;
L_000001b3dac30150 .concat [ 16 16 0 0], LS_000001b3dac30150_1_0, LS_000001b3dac30150_1_4;
L_000001b3dac2fc50 .part L_000001b3dac2ead0, 2, 1;
L_000001b3dac30970 .part L_000001b3dac2ead0, 1, 1;
L_000001b3dac30290 .part L_000001b3dac2ead0, 0, 1;
LS_000001b3dac30ab0_0_0 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_4 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_8 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_12 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_16 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_20 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_24 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_0_28 .concat [ 1 1 1 1], L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820, L_000001b3dac35820;
LS_000001b3dac30ab0_1_0 .concat [ 4 4 4 4], LS_000001b3dac30ab0_0_0, LS_000001b3dac30ab0_0_4, LS_000001b3dac30ab0_0_8, LS_000001b3dac30ab0_0_12;
LS_000001b3dac30ab0_1_4 .concat [ 4 4 4 4], LS_000001b3dac30ab0_0_16, LS_000001b3dac30ab0_0_20, LS_000001b3dac30ab0_0_24, LS_000001b3dac30ab0_0_28;
L_000001b3dac30ab0 .concat [ 16 16 0 0], LS_000001b3dac30ab0_1_0, LS_000001b3dac30ab0_1_4;
S_000001b3dabff5e0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b3dac1cde0_0 .net "Write_Data", 31 0, v000001b3dabf3120_0;  alias, 1 drivers
v000001b3dac1e8c0_0 .net "addr", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dac1e140_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac1d1a0_0 .net "mem_out", 31 0, v000001b3dac1e820_0;  alias, 1 drivers
v000001b3dac1cac0_0 .net "mem_read", 0 0, v000001b3dabf2ae0_0;  alias, 1 drivers
v000001b3dac1c7a0_0 .net "mem_write", 0 0, v000001b3dabf3080_0;  alias, 1 drivers
S_000001b3dabfec80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b3dabff5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b3dac1e500 .array "DataMem", 2047 0, 31 0;
v000001b3dac1e5a0_0 .net "Data_In", 31 0, v000001b3dabf3120_0;  alias, 1 drivers
v000001b3dac1e820_0 .var "Data_Out", 31 0;
v000001b3dac1dce0_0 .net "Write_en", 0 0, v000001b3dabf3080_0;  alias, 1 drivers
v000001b3dac1ce80_0 .net "addr", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dac1ea00_0 .net "clk", 0 0, L_000001b3dab70540;  alias, 1 drivers
v000001b3dac1e000_0 .var/i "i", 31 0;
S_000001b3dabfee10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b3dac2bb10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b3dac2bb48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b3dac2bb80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b3dac2bbb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b3dac2bbf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b3dac2bc28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b3dac2bc60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b3dac2bc98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b3dac2bcd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b3dac2bd08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b3dac2bd40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b3dac2bd78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b3dac2bdb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b3dac2bde8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b3dac2be20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b3dac2be58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b3dac2be90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b3dac2bec8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b3dac2bf00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b3dac2bf38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b3dac2bf70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b3dac2bfa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b3dac2bfe0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b3dac2c018 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b3dac2c050 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b3dac1c840_0 .net "MEM_ALU_OUT", 31 0, v000001b3dabf2180_0;  alias, 1 drivers
v000001b3dac1c8e0_0 .net "MEM_Data_mem_out", 31 0, v000001b3dac1e820_0;  alias, 1 drivers
v000001b3dac1c980_0 .net "MEM_memread", 0 0, v000001b3dabf2ae0_0;  alias, 1 drivers
v000001b3dac1cca0_0 .net "MEM_opcode", 11 0, v000001b3dabf2f40_0;  alias, 1 drivers
v000001b3dac1cfc0_0 .net "MEM_rd_ind", 4 0, v000001b3dabf0ce0_0;  alias, 1 drivers
v000001b3dac1d100_0 .net "MEM_rd_indzero", 0 0, v000001b3dabf15a0_0;  alias, 1 drivers
v000001b3dac1d2e0_0 .net "MEM_regwrite", 0 0, v000001b3dabf0d80_0;  alias, 1 drivers
v000001b3dac1da60_0 .var "WB_ALU_OUT", 31 0;
v000001b3dac1d420_0 .var "WB_Data_mem_out", 31 0;
v000001b3dac1d4c0_0 .var "WB_memread", 0 0;
v000001b3dac1d560_0 .var "WB_rd_ind", 4 0;
v000001b3dac1d600_0 .var "WB_rd_indzero", 0 0;
v000001b3dac1d6a0_0 .var "WB_regwrite", 0 0;
v000001b3dac1d740_0 .net "clk", 0 0, L_000001b3dac9be70;  1 drivers
v000001b3dac1d7e0_0 .var "hlt", 0 0;
v000001b3dac1d920_0 .net "rst", 0 0, v000001b3dac2e2b0_0;  alias, 1 drivers
E_000001b3dab798b0 .event posedge, v000001b3dabf3260_0, v000001b3dac1d740_0;
S_000001b3dabff2c0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b3da9d96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b3dac9bbd0 .functor AND 32, v000001b3dac1d420_0, L_000001b3daca14b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dac9bd90 .functor NOT 1, v000001b3dac1d4c0_0, C4<0>, C4<0>, C4<0>;
L_000001b3dac9bb60 .functor AND 32, v000001b3dac1da60_0, L_000001b3daca0790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b3dacb7ad0 .functor OR 32, L_000001b3dac9bbd0, L_000001b3dac9bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b3dac1d880_0 .net "Write_Data_RegFile", 31 0, L_000001b3dacb7ad0;  alias, 1 drivers
v000001b3dac1d9c0_0 .net *"_ivl_0", 31 0, L_000001b3daca14b0;  1 drivers
v000001b3dac1db00_0 .net *"_ivl_2", 31 0, L_000001b3dac9bbd0;  1 drivers
v000001b3dac1dba0_0 .net *"_ivl_4", 0 0, L_000001b3dac9bd90;  1 drivers
v000001b3dac1dc40_0 .net *"_ivl_6", 31 0, L_000001b3daca0790;  1 drivers
v000001b3dac20300_0 .net *"_ivl_8", 31 0, L_000001b3dac9bb60;  1 drivers
v000001b3dac1f680_0 .net "alu_out", 31 0, v000001b3dac1da60_0;  alias, 1 drivers
v000001b3dac1f360_0 .net "mem_out", 31 0, v000001b3dac1d420_0;  alias, 1 drivers
v000001b3dac21160_0 .net "mem_read", 0 0, v000001b3dac1d4c0_0;  alias, 1 drivers
LS_000001b3daca14b0_0_0 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_4 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_8 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_12 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_16 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_20 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_24 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_0_28 .concat [ 1 1 1 1], v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0, v000001b3dac1d4c0_0;
LS_000001b3daca14b0_1_0 .concat [ 4 4 4 4], LS_000001b3daca14b0_0_0, LS_000001b3daca14b0_0_4, LS_000001b3daca14b0_0_8, LS_000001b3daca14b0_0_12;
LS_000001b3daca14b0_1_4 .concat [ 4 4 4 4], LS_000001b3daca14b0_0_16, LS_000001b3daca14b0_0_20, LS_000001b3daca14b0_0_24, LS_000001b3daca14b0_0_28;
L_000001b3daca14b0 .concat [ 16 16 0 0], LS_000001b3daca14b0_1_0, LS_000001b3daca14b0_1_4;
LS_000001b3daca0790_0_0 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_4 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_8 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_12 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_16 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_20 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_24 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_0_28 .concat [ 1 1 1 1], L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90, L_000001b3dac9bd90;
LS_000001b3daca0790_1_0 .concat [ 4 4 4 4], LS_000001b3daca0790_0_0, LS_000001b3daca0790_0_4, LS_000001b3daca0790_0_8, LS_000001b3daca0790_0_12;
LS_000001b3daca0790_1_4 .concat [ 4 4 4 4], LS_000001b3daca0790_0_16, LS_000001b3daca0790_0_20, LS_000001b3daca0790_0_24, LS_000001b3daca0790_0_28;
L_000001b3daca0790 .concat [ 16 16 0 0], LS_000001b3daca0790_1_0, LS_000001b3daca0790_1_4;
    .scope S_000001b3dabfefa0;
T_0 ;
    %wait E_000001b3dab797b0;
    %load/vec4 v000001b3dac1ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b3dac1b940_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b3dac1b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b3dac1bee0_0;
    %assign/vec4 v000001b3dac1b940_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b3dabfeaf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac1ae00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b3dac1ae00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3dac1ae00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %load/vec4 v000001b3dac1ae00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3dac1ae00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1a4a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b3dac000d0;
T_2 ;
    %wait E_000001b3dab79470;
    %load/vec4 v000001b3dac1b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3dac0f100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac0f060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac19be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac1b580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac1a220_0, 0;
    %assign/vec4 v000001b3dac19dc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b3dac1c160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b3dac1a2c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b3dac0f100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac0f060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac19be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac1b580_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac1a220_0, 0;
    %assign/vec4 v000001b3dac19dc0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b3dac1c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b3dac19fa0_0;
    %assign/vec4 v000001b3dac0f060_0, 0;
    %load/vec4 v000001b3dac19d20_0;
    %assign/vec4 v000001b3dac0f100_0, 0;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3dac1b580_0, 0;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3dac19dc0_0, 4, 5;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b3dac19dc0_0, 4, 5;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b3dac1a220_0, 0;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b3dac19be0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b3dac19be0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b3dac19fa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b3dac19be0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b3dabffc20;
T_3 ;
    %wait E_000001b3dab797b0;
    %load/vec4 v000001b3dac0c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac0e340_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b3dac0e340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3dac0e340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac0c540, 0, 4;
    %load/vec4 v000001b3dac0e340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3dac0e340_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b3dac0e520_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b3dac0e5c0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b3dac0cf40_0;
    %load/vec4 v000001b3dac0e520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac0c540, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac0c540, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b3dabffc20;
T_4 ;
    %wait E_000001b3dab795b0;
    %load/vec4 v000001b3dac0e520_0;
    %load/vec4 v000001b3dac0e660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b3dac0e520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b3dac0e5c0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b3dac0cf40_0;
    %assign/vec4 v000001b3dac0e480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b3dac0e660_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3dac0c540, 4;
    %assign/vec4 v000001b3dac0e480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b3dabffc20;
T_5 ;
    %wait E_000001b3dab795b0;
    %load/vec4 v000001b3dac0e520_0;
    %load/vec4 v000001b3dac0de40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b3dac0e520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b3dac0e5c0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b3dac0cf40_0;
    %assign/vec4 v000001b3dac0eb60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b3dac0de40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b3dac0c540, 4;
    %assign/vec4 v000001b3dac0eb60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b3dabffc20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b3dabfff40;
    %jmp t_0;
    .scope S_000001b3dabfff40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac0c900_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b3dac0c900_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b3dac0c900_0;
    %ix/getv/s 4, v000001b3dac0c900_0;
    %load/vec4a v000001b3dac0c540, 4;
    %ix/getv/s 4, v000001b3dac0c900_0;
    %load/vec4a v000001b3dac0c540, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b3dac0c900_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3dac0c900_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b3dabffc20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b3dac00580;
T_7 ;
    %wait E_000001b3dab79330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac0b640_0, 0, 32;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3dac0a2e0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3dac0b640_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b3dac0a2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3dac0b640_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac0bdc0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b3dac0a2e0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b3dac0a2e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b3dac0b640_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b3dabff450;
T_8 ;
    %wait E_000001b3dab797b0;
    %load/vec4 v000001b3dac092a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b3dac08f80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b3dac08f80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b3dac093e0_0;
    %load/vec4 v000001b3dac097a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b3dac093e0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b3dabff450;
T_9 ;
    %wait E_000001b3dab797b0;
    %load/vec4 v000001b3dac092a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac09020_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b3dac09160_0;
    %assign/vec4 v000001b3dac09020_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b3dabffa90;
T_10 ;
    %wait E_000001b3dab79370;
    %load/vec4 v000001b3dac0a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac08440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac08620_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b3dac07680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b3dac08260_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b3dac08b20_0;
    %load/vec4 v000001b3dac081c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b3dac08bc0_0;
    %load/vec4 v000001b3dac081c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b3dac08800_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b3dac083a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b3dac08b20_0;
    %load/vec4 v000001b3dac07860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b3dac08bc0_0;
    %load/vec4 v000001b3dac07860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac08440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac08620_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b3dac08a80_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0c180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac08440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac08620_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b3dac0c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac0a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac08440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dac08620_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b3dabff770;
T_11 ;
    %wait E_000001b3dab78b30;
    %load/vec4 v000001b3dac01d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac01060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac014c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac01100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac017e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac01880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac01600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac011a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac016a0_0, 0;
    %assign/vec4 v000001b3dac026e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b3dac01420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b3dac02f00_0;
    %assign/vec4 v000001b3dac026e0_0, 0;
    %load/vec4 v000001b3dac00fc0_0;
    %assign/vec4 v000001b3dac016a0_0, 0;
    %load/vec4 v000001b3dac01b00_0;
    %assign/vec4 v000001b3dac011a0_0, 0;
    %load/vec4 v000001b3dac00ac0_0;
    %assign/vec4 v000001b3dac01600_0, 0;
    %load/vec4 v000001b3dac01380_0;
    %assign/vec4 v000001b3dac02500_0, 0;
    %load/vec4 v000001b3dac00f20_0;
    %assign/vec4 v000001b3dac02820_0, 0;
    %load/vec4 v000001b3dac01240_0;
    %assign/vec4 v000001b3dac02280_0, 0;
    %load/vec4 v000001b3dac00e80_0;
    %assign/vec4 v000001b3dac02780_0, 0;
    %load/vec4 v000001b3dac02aa0_0;
    %assign/vec4 v000001b3dac01880_0, 0;
    %load/vec4 v000001b3dac02b40_0;
    %assign/vec4 v000001b3dac03040_0, 0;
    %load/vec4 v000001b3dac02dc0_0;
    %assign/vec4 v000001b3dac017e0_0, 0;
    %load/vec4 v000001b3dac030e0_0;
    %assign/vec4 v000001b3dac00ca0_0, 0;
    %load/vec4 v000001b3dac01a60_0;
    %assign/vec4 v000001b3dac02d20_0, 0;
    %load/vec4 v000001b3dac01920_0;
    %assign/vec4 v000001b3dac02640_0, 0;
    %load/vec4 v000001b3dac00a20_0;
    %assign/vec4 v000001b3dac01100_0, 0;
    %load/vec4 v000001b3dac028c0_0;
    %assign/vec4 v000001b3dac014c0_0, 0;
    %load/vec4 v000001b3dac02140_0;
    %assign/vec4 v000001b3dac00de0_0, 0;
    %load/vec4 v000001b3dac01740_0;
    %assign/vec4 v000001b3dac01060_0, 0;
    %load/vec4 v000001b3dac00d40_0;
    %assign/vec4 v000001b3dac00b60_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac01060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac014c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac01100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac00ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac017e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac01880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac02780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02820_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac02500_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac01600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac011a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac016a0_0, 0;
    %assign/vec4 v000001b3dac026e0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b3dabff130;
T_12 ;
    %wait E_000001b3dab78e30;
    %load/vec4 v000001b3dac07a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac034a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac03c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac043a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac044e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac032c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac03ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac035e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac04440_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03cc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3dac03220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac046c0_0, 0;
    %assign/vec4 v000001b3dac04800_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b3dac07c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b3dac02000_0;
    %assign/vec4 v000001b3dac04800_0, 0;
    %load/vec4 v000001b3dac01e20_0;
    %assign/vec4 v000001b3dac046c0_0, 0;
    %load/vec4 v000001b3dac03680_0;
    %assign/vec4 v000001b3dac03220_0, 0;
    %load/vec4 v000001b3dac04260_0;
    %assign/vec4 v000001b3dac03cc0_0, 0;
    %load/vec4 v000001b3dac03fe0_0;
    %assign/vec4 v000001b3dac03e00_0, 0;
    %load/vec4 v000001b3dac03900_0;
    %assign/vec4 v000001b3dac03860_0, 0;
    %load/vec4 v000001b3dac01ec0_0;
    %assign/vec4 v000001b3dac04440_0, 0;
    %load/vec4 v000001b3dac03f40_0;
    %assign/vec4 v000001b3dac035e0_0, 0;
    %load/vec4 v000001b3dac039a0_0;
    %assign/vec4 v000001b3dac03ea0_0, 0;
    %load/vec4 v000001b3dac03360_0;
    %assign/vec4 v000001b3dac03540_0, 0;
    %load/vec4 v000001b3dac03ae0_0;
    %assign/vec4 v000001b3dac04760_0, 0;
    %load/vec4 v000001b3dac037c0_0;
    %assign/vec4 v000001b3dac03180_0, 0;
    %load/vec4 v000001b3dac04620_0;
    %assign/vec4 v000001b3dac032c0_0, 0;
    %load/vec4 v000001b3dac03b80_0;
    %assign/vec4 v000001b3dac03720_0, 0;
    %load/vec4 v000001b3dac04120_0;
    %assign/vec4 v000001b3dac04300_0, 0;
    %load/vec4 v000001b3dac041c0_0;
    %assign/vec4 v000001b3dac04080_0, 0;
    %load/vec4 v000001b3dac03d60_0;
    %assign/vec4 v000001b3dac044e0_0, 0;
    %load/vec4 v000001b3dac03a40_0;
    %assign/vec4 v000001b3dac043a0_0, 0;
    %load/vec4 v000001b3dac020a0_0;
    %assign/vec4 v000001b3dac03c20_0, 0;
    %load/vec4 v000001b3dac01f60_0;
    %assign/vec4 v000001b3dac034a0_0, 0;
    %load/vec4 v000001b3dac04580_0;
    %assign/vec4 v000001b3dac03400_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03400_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac034a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac03c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac043a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac044e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac032c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac04760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac03540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac03ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac035e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac04440_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac03cc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3dac03220_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac046c0_0, 0;
    %assign/vec4 v000001b3dac04800_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b3daa031c0;
T_13 ;
    %wait E_000001b3dab78530;
    %load/vec4 v000001b3dabf6870_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b3dabf67d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b3da9b9cb0;
T_14 ;
    %wait E_000001b3dab78030;
    %load/vec4 v000001b3dabf60f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b3dabf50b0_0;
    %pad/u 33;
    %load/vec4 v000001b3dabf5470_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b3dabf5470_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b3dabf6af0_0;
    %load/vec4 v000001b3dabf5470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3dabf50b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b3dabf5470_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b3dabf5470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %load/vec4 v000001b3dabf50b0_0;
    %ix/getv 4, v000001b3dabf5470_0;
    %shiftl 4;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b3dabf5470_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b3dabf6af0_0;
    %load/vec4 v000001b3dabf5470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b3dabf50b0_0;
    %load/vec4 v000001b3dabf5470_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b3dabf5470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %load/vec4 v000001b3dabf50b0_0;
    %ix/getv 4, v000001b3dabf5470_0;
    %shiftr 4;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %load/vec4 v000001b3dabf50b0_0;
    %load/vec4 v000001b3dabf5470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b3dabf6af0_0, 0;
    %load/vec4 v000001b3dabf5470_0;
    %load/vec4 v000001b3dabf50b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b3dabf5e70_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b3da9961d0;
T_15 ;
    %wait E_000001b3dab78070;
    %load/vec4 v000001b3dabf3260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b3dabf15a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dabf0d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dabf3080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dabf2ae0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b3dabf2f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dabf0ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dabf3120_0, 0;
    %assign/vec4 v000001b3dabf2180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b3dab16710_0;
    %assign/vec4 v000001b3dabf2180_0, 0;
    %load/vec4 v000001b3dabf1460_0;
    %assign/vec4 v000001b3dabf3120_0, 0;
    %load/vec4 v000001b3dabf13c0_0;
    %assign/vec4 v000001b3dabf0ce0_0, 0;
    %load/vec4 v000001b3daafd140_0;
    %assign/vec4 v000001b3dabf2f40_0, 0;
    %load/vec4 v000001b3dab151d0_0;
    %assign/vec4 v000001b3dabf2ae0_0, 0;
    %load/vec4 v000001b3daafcba0_0;
    %assign/vec4 v000001b3dabf3080_0, 0;
    %load/vec4 v000001b3dabf2a40_0;
    %assign/vec4 v000001b3dabf0d80_0, 0;
    %load/vec4 v000001b3dabf2d60_0;
    %assign/vec4 v000001b3dabf15a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b3dabfec80;
T_16 ;
    %wait E_000001b3dab795b0;
    %load/vec4 v000001b3dac1dce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b3dac1e5a0_0;
    %load/vec4 v000001b3dac1ce80_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1e500, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b3dabfec80;
T_17 ;
    %wait E_000001b3dab795b0;
    %load/vec4 v000001b3dac1ce80_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001b3dac1e500, 4;
    %assign/vec4 v000001b3dac1e820_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b3dabfec80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac1e000_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b3dac1e000_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b3dac1e000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b3dac1e500, 0, 4;
    %load/vec4 v000001b3dac1e000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3dac1e000_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001b3dabfec80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b3dac1e000_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b3dac1e000_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b3dac1e000_0;
    %load/vec4a v000001b3dac1e500, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b3dac1e000_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b3dac1e000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b3dac1e000_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b3dabfee10;
T_20 ;
    %wait E_000001b3dab798b0;
    %load/vec4 v000001b3dac1d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b3dac1d600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac1d7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac1d6a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b3dac1d4c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b3dac1d560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b3dac1d420_0, 0;
    %assign/vec4 v000001b3dac1da60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b3dac1c840_0;
    %assign/vec4 v000001b3dac1da60_0, 0;
    %load/vec4 v000001b3dac1c8e0_0;
    %assign/vec4 v000001b3dac1d420_0, 0;
    %load/vec4 v000001b3dac1c980_0;
    %assign/vec4 v000001b3dac1d4c0_0, 0;
    %load/vec4 v000001b3dac1cfc0_0;
    %assign/vec4 v000001b3dac1d560_0, 0;
    %load/vec4 v000001b3dac1d2e0_0;
    %assign/vec4 v000001b3dac1d6a0_0, 0;
    %load/vec4 v000001b3dac1d100_0;
    %assign/vec4 v000001b3dac1d600_0, 0;
    %load/vec4 v000001b3dac1cca0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b3dac1d7e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b3da9d96f0;
T_21 ;
    %wait E_000001b3dab77a30;
    %load/vec4 v000001b3dac2c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b3dac2ddb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b3dac2ddb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b3dac2ddb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b3da9c9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3dac2c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3dac2e2b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b3da9c9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b3dac2c4b0_0;
    %inv;
    %assign/vec4 v000001b3dac2c4b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b3da9c9fd0;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3dac2e2b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3dac2e2b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b3dac2e210_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
