

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Sep 28 07:23:53 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  13.33|      8.18|        1.67|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   79|   80|   80|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |   78|   78|        26|          -|          -|     3|    no    |
        | + Col        |   24|   24|         8|          -|          -|     3|    no    |
        |  ++ Product  |    6|    6|         2|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      37|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      23|
|Register         |        -|      -|      45|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      45|      60|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |matrixmul_mac_muladd_8s_8s_16ns_16_1_U1  |matrixmul_mac_muladd_8s_8s_16ns_16_1  |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |Total                                    |                                      |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_128_p2        |     +    |      0|  0|   2|           2|           1|
    |j_1_fu_166_p2        |     +    |      0|  0|   2|           2|           1|
    |k_1_fu_196_p2        |     +    |      0|  0|   2|           2|           1|
    |p_addr1_fu_210_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr4_fu_246_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr8_fu_176_p2    |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_236_p2    |     -    |      0|  0|   5|           5|           5|
    |p_addr7_fu_150_p2    |     -    |      0|  0|   5|           5|           5|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_122_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_190_p2   |   icmp   |      0|  0|   1|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  37|          40|          37|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          6|    1|          6|
    |i_reg_75         |   2|          2|    2|          4|
    |j_reg_86         |   2|          2|    2|          4|
    |k_reg_110        |   2|          2|    2|          4|
    |res_load_reg_97  |  16|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  23|         14|   23|         50|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |i_1_reg_279              |   2|   0|    2|          0|
    |i_reg_75                 |   2|   0|    2|          0|
    |j_1_reg_293              |   2|   0|    2|          0|
    |j_reg_86                 |   2|   0|    2|          0|
    |k_1_reg_311              |   2|   0|    2|          0|
    |k_reg_110                |   2|   0|    2|          0|
    |p_addr7_cast_reg_284     |   6|   0|    6|          0|
    |res_addr_reg_303         |   4|   0|    4|          0|
    |res_load_reg_97          |  16|   0|   16|          0|
    |tmp_2_trn6_cast_reg_298  |   2|   0|    6|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   49|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

ST_1: stg_10 [1/1] 1.08ns
:4  br label %1


 <State 2>: 1.08ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

ST_2: exitcond2 [1/1] 0.85ns
:1  %exitcond2 = icmp eq i2 %i, -1

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 [1/1] 0.48ns
:3  %i_1 = add i2 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond2, label %9, label %2

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_trn5_cast [1/1] 0.00ns
:2  %tmp_trn5_cast = zext i2 %i to i5

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
:4  %p_shl_cast = zext i4 %tmp to i5

ST_2: p_addr7 [1/1] 0.48ns
:5  %p_addr7 = sub i5 %p_shl_cast, %tmp_trn5_cast

ST_2: p_addr7_cast [1/1] 0.00ns
:6  %p_addr7_cast = sext i5 %p_addr7 to i6

ST_2: stg_23 [1/1] 1.08ns
:7  br label %3

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.34ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

ST_3: exitcond1 [1/1] 0.85ns
:1  %exitcond1 = icmp eq i2 %j, -1

ST_3: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 [1/1] 0.48ns
:3  %j_1 = add i2 %j, 1

ST_3: stg_29 [1/1] 0.00ns
:4  br i1 %exitcond1, label %8, label %4

ST_3: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_3: tmp_2_trn6_cast [1/1] 0.00ns
:2  %tmp_2_trn6_cast = zext i2 %j to i6

ST_3: p_addr8 [1/1] 1.34ns
:3  %p_addr8 = add i6 %tmp_2_trn6_cast, %p_addr7_cast

ST_3: p_addr8_cast [1/1] 0.00ns
:4  %p_addr8_cast = sext i6 %p_addr8 to i32

ST_3: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i32 %p_addr8_cast to i64

ST_3: res_addr [1/1] 0.00ns
:6  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_2

ST_3: stg_37 [1/1] 1.08ns
:7  br label %5

ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: stg_39 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.21ns
ST_4: res_load [1/1] 0.00ns
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]

ST_4: k [1/1] 0.00ns
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

ST_4: stg_42 [1/1] 2.39ns
:2  store i16 %res_load, i16* %res_addr, align 2

ST_4: exitcond [1/1] 0.85ns
:3  %exitcond = icmp eq i2 %k, -1

ST_4: empty_3 [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_4: k_1 [1/1] 0.48ns
:5  %k_1 = add i2 %k, 1

ST_4: stg_46 [1/1] 0.00ns
:6  br i1 %exitcond, label %7, label %6

ST_4: tmp_4_trn_cast1 [1/1] 0.00ns
:1  %tmp_4_trn_cast1 = zext i2 %k to i6

ST_4: tmp_4_trn_cast [1/1] 0.00ns
:2  %tmp_4_trn_cast = zext i2 %k to i5

ST_4: p_addr1 [1/1] 1.34ns
:3  %p_addr1 = add i6 %p_addr7_cast, %tmp_4_trn_cast1

ST_4: p_addr1_cast [1/1] 0.00ns
:4  %p_addr1_cast = sext i6 %p_addr1 to i32

ST_4: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = zext i32 %p_addr1_cast to i64

ST_4: a_addr [1/1] 0.00ns
:6  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_4

ST_4: a_load [2/2] 2.39ns
:7  %a_load = load i8* %a_addr, align 1

ST_4: tmp_9 [1/1] 0.00ns
:9  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

ST_4: p_shl9_cast [1/1] 0.00ns
:10  %p_shl9_cast = zext i4 %tmp_9 to i5

ST_4: p_addr3 [1/1] 0.48ns
:11  %p_addr3 = sub i5 %p_shl9_cast, %tmp_4_trn_cast

ST_4: p_addr3_cast [1/1] 0.00ns
:12  %p_addr3_cast = sext i5 %p_addr3 to i6

ST_4: p_addr4 [1/1] 1.34ns
:13  %p_addr4 = add i6 %p_addr3_cast, %tmp_2_trn6_cast

ST_4: p_addr4_cast [1/1] 0.00ns
:14  %p_addr4_cast = sext i6 %p_addr4 to i32

ST_4: tmp_s [1/1] 0.00ns
:15  %tmp_s = zext i32 %p_addr4_cast to i64

ST_4: b_addr [1/1] 0.00ns
:16  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_s

ST_4: b_load [2/2] 2.39ns
:17  %b_load = load i8* %b_addr, align 1

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_4: stg_64 [1/1] 0.00ns
:1  br label %3


 <State 5>: 8.18ns
ST_5: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_5: a_load [1/2] 2.39ns
:7  %a_load = load i8* %a_addr, align 1

ST_5: tmp_5 [1/1] 0.00ns
:8  %tmp_5 = sext i8 %a_load to i16

ST_5: b_load [1/2] 2.39ns
:17  %b_load = load i8* %b_addr, align 1

ST_5: tmp_6 [1/1] 0.00ns
:18  %tmp_6 = sext i8 %b_load to i16

ST_5: tmp_7 [1/1] 2.84ns
:19  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_5: tmp_8 [1/1] 2.95ns
:20  %tmp_8 = add i16 %tmp_7, %res_load

ST_5: stg_72 [1/1] 0.00ns
:21  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f98965b4420; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f98955775c0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f9896a21760; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6           (specbitsmap      ) [ 000000]
stg_7           (specbitsmap      ) [ 000000]
stg_8           (specbitsmap      ) [ 000000]
stg_9           (spectopmodule    ) [ 000000]
stg_10          (br               ) [ 011111]
i               (phi              ) [ 001000]
exitcond2       (icmp             ) [ 001111]
empty           (speclooptripcount) [ 000000]
i_1             (add              ) [ 011111]
stg_15          (br               ) [ 000000]
stg_16          (specloopname     ) [ 000000]
tmp_1           (specregionbegin  ) [ 000111]
tmp_trn5_cast   (zext             ) [ 000000]
tmp             (bitconcatenate   ) [ 000000]
p_shl_cast      (zext             ) [ 000000]
p_addr7         (sub              ) [ 000000]
p_addr7_cast    (sext             ) [ 000111]
stg_23          (br               ) [ 001111]
stg_24          (ret              ) [ 000000]
j               (phi              ) [ 000100]
exitcond1       (icmp             ) [ 001111]
empty_2         (speclooptripcount) [ 000000]
j_1             (add              ) [ 001111]
stg_29          (br               ) [ 000000]
stg_30          (specloopname     ) [ 000000]
tmp_3           (specregionbegin  ) [ 000011]
tmp_2_trn6_cast (zext             ) [ 000011]
p_addr8         (add              ) [ 000000]
p_addr8_cast    (sext             ) [ 000000]
tmp_2           (zext             ) [ 000000]
res_addr        (getelementptr    ) [ 000011]
stg_37          (br               ) [ 001111]
empty_5         (specregionend    ) [ 000000]
stg_39          (br               ) [ 011111]
res_load        (phi              ) [ 000011]
k               (phi              ) [ 000010]
stg_42          (store            ) [ 000000]
exitcond        (icmp             ) [ 001111]
empty_3         (speclooptripcount) [ 000000]
k_1             (add              ) [ 001111]
stg_46          (br               ) [ 000000]
tmp_4_trn_cast1 (zext             ) [ 000000]
tmp_4_trn_cast  (zext             ) [ 000000]
p_addr1         (add              ) [ 000000]
p_addr1_cast    (sext             ) [ 000000]
tmp_4           (zext             ) [ 000000]
a_addr          (getelementptr    ) [ 000001]
tmp_9           (bitconcatenate   ) [ 000000]
p_shl9_cast     (zext             ) [ 000000]
p_addr3         (sub              ) [ 000000]
p_addr3_cast    (sext             ) [ 000000]
p_addr4         (add              ) [ 000000]
p_addr4_cast    (sext             ) [ 000000]
tmp_s           (zext             ) [ 000000]
b_addr          (getelementptr    ) [ 000001]
empty_4         (specregionend    ) [ 000000]
stg_64          (br               ) [ 001111]
stg_65          (specloopname     ) [ 000000]
a_load          (load             ) [ 000000]
tmp_5           (sext             ) [ 000000]
b_load          (load             ) [ 000000]
tmp_6           (sext             ) [ 000000]
tmp_7           (mul              ) [ 000000]
tmp_8           (add              ) [ 001111]
stg_72          (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="res_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="stg_42_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="1"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="a_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="b_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="2" slack="1"/>
<pin id="77" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="2" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="res_load_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="1"/>
<pin id="99" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_load (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="res_load_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="16" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_load/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="k_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="exitcond2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_trn5_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn5_cast/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_shl_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_addr7_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr7/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_addr7_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr7_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_2_trn6_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn6_cast/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_addr8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="1"/>
<pin id="179" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_addr8_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr8_cast/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="k_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_4_trn_cast1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast1/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_trn_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_addr1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="2"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_addr1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr1_cast/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_9_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl9_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_addr3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_addr3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_addr3_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr3_cast/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_addr4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="1"/>
<pin id="249" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_addr4_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_addr4_cast/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="268" class="1007" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="1"/>
<pin id="272" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/5 tmp_8/5 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_addr7_cast_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr7_cast "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_2_trn6_cast_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="1"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_trn6_cast "/>
</bind>
</comp>

<comp id="303" class="1005" name="res_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="k_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="a_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="b_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_8_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="62"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="109"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="79" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="79" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="79" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="79" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="134" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="90" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="90" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="90" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="194"><net_src comp="114" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="114" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="114" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="114" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="114" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="206" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="263"><net_src comp="58" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="70" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="260" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="97" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="282"><net_src comp="128" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="287"><net_src comp="156" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="296"><net_src comp="166" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="301"><net_src comp="172" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="306"><net_src comp="40" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="314"><net_src comp="196" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="319"><net_src comp="51" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="324"><net_src comp="63" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="329"><net_src comp="268" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		stg_15 : 2
		tmp_trn5_cast : 1
		tmp : 1
		p_shl_cast : 2
		p_addr7 : 3
		p_addr7_cast : 4
	State 3
		exitcond1 : 1
		j_1 : 1
		stg_29 : 2
		tmp_2_trn6_cast : 1
		p_addr8 : 2
		p_addr8_cast : 3
		tmp_2 : 4
		res_addr : 5
	State 4
		stg_42 : 1
		exitcond : 1
		k_1 : 1
		stg_46 : 2
		tmp_4_trn_cast1 : 1
		tmp_4_trn_cast : 1
		p_addr1 : 2
		p_addr1_cast : 3
		tmp_4 : 4
		a_addr : 5
		a_load : 6
		tmp_9 : 1
		p_shl9_cast : 2
		p_addr3 : 3
		p_addr3_cast : 4
		p_addr4 : 5
		p_addr4_cast : 6
		tmp_s : 7
		b_addr : 8
		b_load : 9
	State 5
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
		tmp_8 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       i_1_fu_128       |    0    |    0    |    2    |
|          |       j_1_fu_166       |    0    |    0    |    2    |
|    add   |     p_addr8_fu_176     |    0    |    0    |    5    |
|          |       k_1_fu_196       |    0    |    0    |    2    |
|          |     p_addr1_fu_210     |    0    |    0    |    5    |
|          |     p_addr4_fu_246     |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|    sub   |     p_addr7_fu_150     |    0    |    0    |    4    |
|          |     p_addr3_fu_236     |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|          |    exitcond2_fu_122    |    0    |    0    |    1    |
|   icmp   |    exitcond1_fu_160    |    0    |    0    |    1    |
|          |     exitcond_fu_190    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_268       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  tmp_trn5_cast_fu_134  |    0    |    0    |    0    |
|          |    p_shl_cast_fu_146   |    0    |    0    |    0    |
|          | tmp_2_trn6_cast_fu_172 |    0    |    0    |    0    |
|          |      tmp_2_fu_185      |    0    |    0    |    0    |
|   zext   | tmp_4_trn_cast1_fu_202 |    0    |    0    |    0    |
|          |  tmp_4_trn_cast_fu_206 |    0    |    0    |    0    |
|          |      tmp_4_fu_219      |    0    |    0    |    0    |
|          |   p_shl9_cast_fu_232   |    0    |    0    |    0    |
|          |      tmp_s_fu_255      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_138       |    0    |    0    |    0    |
|          |      tmp_9_fu_224      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_addr7_cast_fu_156  |    0    |    0    |    0    |
|          |   p_addr8_cast_fu_181  |    0    |    0    |    0    |
|          |   p_addr1_cast_fu_215  |    0    |    0    |    0    |
|   sext   |   p_addr3_cast_fu_242  |    0    |    0    |    0    |
|          |   p_addr4_cast_fu_251  |    0    |    0    |    0    |
|          |      tmp_5_fu_260      |    0    |    0    |    0    |
|          |      tmp_6_fu_264      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    32   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_316    |    4   |
|     b_addr_reg_321    |    4   |
|      i_1_reg_279      |    2   |
|        i_reg_75       |    2   |
|      j_1_reg_293      |    2   |
|        j_reg_86       |    2   |
|      k_1_reg_311      |    2   |
|       k_reg_110       |    2   |
|  p_addr7_cast_reg_284 |    6   |
|    res_addr_reg_303   |    4   |
|    res_load_reg_97    |   16   |
|tmp_2_trn6_cast_reg_298|    6   |
|     tmp_8_reg_326     |   16   |
+-----------------------+--------+
|         Total         |   68   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    4    |
|  res_load_reg_97 |  p0  |   2  |  16  |   32   ||    16   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.255  ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   68   |   56   |
+-----------+--------+--------+--------+--------+
