module partsel_00532(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [4:30] x4;
  wire [6:28] x5;
  wire signed [26:4] x6;
  wire signed [31:2] x7;
  wire [2:29] x8;
  wire [4:26] x9;
  wire signed [4:24] x10;
  wire signed [29:2] x11;
  wire [7:26] x12;
  wire [30:6] x13;
  wire signed [31:0] x14;
  wire [2:24] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [30:4] p0 = 760217010;
  localparam signed [2:24] p1 = 618796515;
  localparam signed [1:27] p2 = 869065126;
  localparam [29:7] p3 = 828381406;
  assign x4 = p1;
  assign x5 = {2{{2{x2[8 + s1 +: 2]}}}};
  assign x6 = (p0[17 -: 3] ^ ((p2[13 -: 3] + (ctrl[1] || !ctrl[0] || !ctrl[1] ? (ctrl[3] || ctrl[0] || ctrl[0] ? x2[15 + s2] : p2) : (x1[22] - (p2 + p1[5 + s1 -: 4])))) - ((x4 + (p3[10 +: 4] + x2[10 + s1 -: 1])) - x4[23 -: 3])));
  assign x7 = p0[17];
  assign x8 = (x1[18 + s1] - {2{x2[15 + s2 -: 4]}});
  assign x9 = x5[15 -: 3];
  assign x10 = x7[20];
  assign x11 = {2{p0[9 +: 3]}};
  assign x12 = ((p3[3 + s1 -: 6] | p2[2 + s1 -: 7]) ^ (ctrl[3] || !ctrl[2] || ctrl[0] ? (!ctrl[2] && !ctrl[3] && ctrl[2] ? {2{(ctrl[0] || !ctrl[1] && !ctrl[1] ? x7[21 + s3 +: 6] : x1)}} : x7[28 + s3 -: 5]) : x7));
  assign x13 = (p2[7 + s0 +: 6] & p3);
  assign x14 = p0[6 + s0];
  assign x15 = {2{{p2[15 -: 1], p2[17 + s1 +: 7]}}};
  assign y0 = x6[18 + s0];
  assign y1 = (x12[16 -: 4] | (((!ctrl[1] || ctrl[2] && ctrl[0] ? x13 : (!ctrl[3] || ctrl[1] && ctrl[2] ? x6[19 +: 1] : x0[30 + s3 -: 7])) & x13[14 +: 4]) ^ (x15 + ((p1[12 -: 1] | (x10[5 + s2] + p3)) - x1[11 + s3 -: 3]))));
  assign y2 = p0[19 + s3];
  assign y3 = x15[16 + s2];
endmodule
