# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 53
attribute \dynports 1
attribute \src "dut.sv:7.1-41.10"
module \macc
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  wire width 40 $0\old_result
  wire width 41 $auto$expression.cpp:382:import_operation$11
  wire width 32 $auto$expression.cpp:426:import_operation$5
  wire $auto$rtlil.cc:3092:Mux$10
  wire width 40 $auto$rtlil.cc:3092:Mux$14
  wire width 16 $auto$rtlil.cc:3092:Mux$2
  wire width 16 $auto$rtlil.cc:3092:Mux$4
  wire width 32 $auto$rtlil.cc:3092:Mux$8
  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a
  attribute \reg 1
  attribute \src "dut.sv:13.25-13.34"
  wire width 16 signed \a_reg
  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out
  attribute \reg 1
  attribute \src "dut.sv:16.26-16.39"
  wire width 40 signed \adder_out
  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b
  attribute \reg 1
  attribute \src "dut.sv:13.36-13.45"
  wire width 16 signed \b_reg
  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \reg 1
  attribute \src "dut.sv:15.27-15.39"
  wire width 32 signed \mult_reg
  attribute \reg 1
  attribute \src "dut.sv:16.41-16.51"
  wire width 40 signed \old_result
  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload
  attribute \reg 1
  attribute \src "dut.sv:14.5-14.18"
  wire \sload_reg
  cell $mux $auto$process.cpp:2270:import_assignment_sync$1
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \a
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$3
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \b
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$4
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$9
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \sload
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$10
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dff $procdff$48
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3092:Mux$2
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dff $procdff$49
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3092:Mux$4
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dff $procdff$50
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D 0
    connect \Q 0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dff $procdff$51
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3092:Mux$10
    connect \Q 1'0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dff $procdff$52
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 40
    connect \CLK \clk
    connect \D 40'0000000000000000000000000000000000000000
    connect \Q 40'0000000000000000000000000000000000000000
  end
  connect \a_reg 16'0000000000000000
  connect \b_reg 16'0000000000000000
  connect \sload_reg 1'0
  connect \mult_reg 0
  connect \adder_out 40'0000000000000000000000000000000000000000
  connect \accum_out \adder_out
  connect $0\old_result 40'0000000000000000000000000000000000000000
  connect \old_result 40'0000000000000000000000000000000000000000
  connect $auto$expression.cpp:426:import_operation$5 0
  connect $auto$rtlil.cc:3092:Mux$8 \mult_reg
  connect $auto$expression.cpp:382:import_operation$11 41'00000000000000000000000000000000000000000
  connect $auto$rtlil.cc:3092:Mux$14 \adder_out
end
attribute \dynports 1
attribute \src "dut.sv:44.1-84.10"
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  wire width 42 $auto$expression.cpp:382:import_operation$17
  wire width 32 $auto$expression.cpp:426:import_operation$15
  wire $auto$rtlil.cc:3005:Or$36
  wire $auto$rtlil.cc:3015:Ge$34
  wire width 16 $auto$rtlil.cc:3092:Mux$20
  wire width 16 $auto$rtlil.cc:3092:Mux$22
  wire width 16 $auto$rtlil.cc:3092:Mux$24
  wire width 16 $auto$rtlil.cc:3092:Mux$26
  wire width 32 $auto$rtlil.cc:3092:Mux$28
  wire width 41 $auto$rtlil.cc:3092:Mux$30
  wire $auto$rtlil.cc:3092:Mux$32
  wire width 64 $auto$rtlil.cc:3092:Mux$38
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \reg 1
  attribute \src "dut.sv:53.25-53.34"
  wire width 16 signed \a_reg
  attribute \reg 1
  attribute \src "dut.sv:53.47-53.57"
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \reg 1
  attribute \src "dut.sv:55.24-55.37"
  wire width 41 signed \adder_out
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \reg 1
  attribute \src "dut.sv:53.36-53.45"
  wire width 16 signed \b_reg
  attribute \reg 1
  attribute \src "dut.sv:53.59-53.69"
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \reg 1
  attribute \src "dut.sv:54.27-54.39"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \reg 1
  attribute \src "dut.sv:56.5-56.21"
  wire \overflow_reg
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$41
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D 16'0000000000000000
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$42
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D 16'0000000000000000
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$43
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D 16'0000000000000000
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$44
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D 16'0000000000000000
    connect \Q 16'0000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$45
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D 0
    connect \Q 0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$46
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 41
    connect \CLK \clk
    connect \D 41'00000000000000000000000000000000000000000
    connect \Q 41'00000000000000000000000000000000000000000
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  cell $dff $procdff$47
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \Q 1'0
  end
  connect \a_reg 16'0000000000000000
  connect \b_reg 16'0000000000000000
  connect \a_reg2 16'0000000000000000
  connect \b_reg2 16'0000000000000000
  connect \mult_reg 0
  connect \adder_out 41'00000000000000000000000000000000000000000
  connect \overflow_reg 1'0
  connect \overflow $auto$rtlil.cc:3005:Or$36
  connect \accum_out $auto$rtlil.cc:3092:Mux$38 [39:0]
  connect $auto$expression.cpp:426:import_operation$15 0
  connect $auto$expression.cpp:382:import_operation$17 42'000000000000000000000000000000000000000000
  connect $auto$rtlil.cc:3092:Mux$20 \a_reg
  connect $auto$rtlil.cc:3092:Mux$22 \a_reg2
  connect $auto$rtlil.cc:3092:Mux$24 \b_reg
  connect $auto$rtlil.cc:3092:Mux$26 \b_reg2
  connect $auto$rtlil.cc:3092:Mux$28 \mult_reg
  connect $auto$rtlil.cc:3092:Mux$30 \adder_out
  connect $auto$rtlil.cc:3092:Mux$32 \overflow_reg
  connect $auto$rtlil.cc:3015:Ge$34 1'0
  connect $auto$rtlil.cc:3005:Or$36 1'0
  connect $auto$rtlil.cc:3092:Mux$38 64'0000000000000000000000000000000000000000000000000000000000000000
end
