--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora_1/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o
glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_p = PERIOD TIMEGRP "clk125_1_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_1_n = PERIOD TIMEGRP "clk125_1_n" TS_clk125_1_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y3.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_2/aurora_module_i_2/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y3.MGTREFCLKTX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------
Slack: 6.462ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/gtx_wrapper_i/GTXE1_INST/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX1
  Clock network: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/gt_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78863 paths analyzed, 6362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.840ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0 (SLICE_X95Y114.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.D2     net (fanout=13)       1.674   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen7
    SLICE_X93Y112.D3     net (fanout=2)        0.707   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (1.218ns logic, 5.548ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.A2     net (fanout=13)       1.665   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen8
    SLICE_X93Y109.C6     net (fanout=2)        0.504   system/eth_B.fmc2_ipb_ctrl/udp_len<7>
    SLICE_X93Y109.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X93Y111.A3     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.218ns logic, 5.406ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y112.D2     net (fanout=13)       1.230   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen6
    SLICE_X93Y112.D2     net (fanout=2)        0.758   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_0
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (1.218ns logic, 5.155ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1 (SLICE_X95Y114.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.D2     net (fanout=13)       1.674   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen7
    SLICE_X93Y112.D3     net (fanout=2)        0.707   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (1.218ns logic, 5.548ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.A2     net (fanout=13)       1.665   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen8
    SLICE_X93Y109.C6     net (fanout=2)        0.504   system/eth_B.fmc2_ipb_ctrl/udp_len<7>
    SLICE_X93Y109.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X93Y111.A3     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.218ns logic, 5.406ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y112.D2     net (fanout=13)       1.230   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen6
    SLICE_X93Y112.D2     net (fanout=2)        0.758   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_1
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (1.218ns logic, 5.155ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2 (SLICE_X95Y114.CE), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.D2     net (fanout=13)       1.674   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen7
    SLICE_X93Y112.D3     net (fanout=2)        0.707   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (1.218ns logic, 5.548ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X96Y114.A2     net (fanout=13)       1.665   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X96Y114.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen8
    SLICE_X93Y109.C6     net (fanout=2)        0.504   system/eth_B.fmc2_ipb_ctrl/udp_len<7>
    SLICE_X93Y109.C      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o111
    SLICE_X93Y111.A3     net (fanout=1)        0.470   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o11
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.218ns logic, 5.406ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half (FF)
  Destination:          system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.870 - 0.909)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half to system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y104.AQ     Tcko                  0.381   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D6     net (fanout=4)        0.527   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half
    SLICE_X84Y102.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o1_INV_0
    SLICE_X90Y112.D2     net (fanout=13)       1.230   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/half_INV_175_o
    SLICE_X90Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/Mram_rplen6
    SLICE_X93Y112.D2     net (fanout=2)        0.758   system/eth_B.fmc2_ipb_ctrl/udp_len<5>
    SLICE_X93Y112.D      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o114
    SLICE_X93Y111.A4     net (fanout=1)        0.400   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o113
    SLICE_X93Y111.A      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txaNext[10]_GND_144_o_equal_54_o<10>1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o115
    SLICE_X91Y106.C3     net (fanout=6)        0.775   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa[10]_txl[10]_equal_21_o
    SLICE_X91Y106.CMUX   Tilo                  0.179   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv111
    SLICE_X91Y106.B2     net (fanout=2)        0.592   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0265_inv11
    SLICE_X91Y106.B      Tilo                  0.068   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/state_FSM_FFd1
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv1
    SLICE_X95Y114.CE     net (fanout=6)        0.873   system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/_n0310_inv
    SLICE_X95Y114.CLK    Tceck                 0.318   system/eth_B.fmc2_ipb_ctrl/udp_txa<6>
                                                       system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/txa_2
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (1.218ns logic, 5.155ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (SLICE_X83Y83.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.688 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1
    SLICE_X83Y83.C6      net (fanout=14)       0.357   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
    SLICE_X83Y83.CLK     Tah         (-Th)     0.056   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_xor<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.042ns logic, 0.357ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (SLICE_X83Y83.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.688 - 0.658)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_3
    SLICE_X83Y83.C5      net (fanout=15)       0.354   system/eth_B.phy_ipb_ctrl/packet_resp_len<3>
    SLICE_X83Y83.CLK     Tah         (-Th)     0.056   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_xor<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.042ns logic, 0.354ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (SLICE_X83Y83.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.688 - 0.654)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 4.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1 to system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y83.CQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
                                                       system/eth_B.phy_ipb_ctrl/shim/packet_len_o_1
    SLICE_X83Y83.D4      net (fanout=14)       0.360   system/eth_B.phy_ipb_ctrl/packet_resp_len<1>
    SLICE_X83Y83.CLK     Tah         (-Th)     0.057   system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len<11>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/Madd_n0182[11:0]_cy<10>11
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/udp_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.041ns logic, 0.360ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/glib_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y4.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/eth_B.fmc2_eth/basex/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6854 paths analyzed, 1087 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (SLICE_X100Y19.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.DQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3
    SLICE_X100Y15.D5     net (fanout=2)        4.172   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
    SLICE_X100Y15.COUT   Topcyd                0.319   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.193   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (1.311ns logic, 7.340ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (0.171 - 0.359)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y16.CQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6
    SLICE_X100Y16.C4     net (fanout=2)        4.149   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>
    SLICE_X100Y16.COUT   Topcyc                0.338   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.193   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (1.252ns logic, 7.317ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.AQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0
    SLICE_X100Y15.A5     net (fanout=1)        3.625   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<0>
    SLICE_X100Y15.COUT   Topcya                0.409   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_lut<0>_INV_0
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.193   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_19
    -------------------------------------------------  ---------------------------
    Total                                      8.194ns (1.401ns logic, 6.793ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (SLICE_X100Y19.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.DQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3
    SLICE_X100Y15.D5     net (fanout=2)        4.172   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
    SLICE_X100Y15.COUT   Topcyd                0.319   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.153   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      8.611ns (1.271ns logic, 7.340ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (0.171 - 0.359)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y16.CQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6
    SLICE_X100Y16.C4     net (fanout=2)        4.149   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>
    SLICE_X100Y16.COUT   Topcyc                0.338   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.153   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (1.212ns logic, 7.317ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.AQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0
    SLICE_X100Y15.A5     net (fanout=1)        3.625   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<0>
    SLICE_X100Y15.COUT   Topcya                0.409   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_lut<0>_INV_0
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.153   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_17
    -------------------------------------------------  ---------------------------
    Total                                      8.154ns (1.361ns logic, 6.793ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (SLICE_X100Y19.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.586ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.DQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_3
    SLICE_X100Y15.D5     net (fanout=2)        4.172   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
    SLICE_X100Y15.COUT   Topcyd                0.319   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.128   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      8.586ns (1.246ns logic, 7.340ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (0.171 - 0.359)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y16.CQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_6
    SLICE_X100Y16.C4     net (fanout=2)        4.149   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>
    SLICE_X100Y16.COUT   Topcyc                0.338   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<6>_rt
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.128   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (1.187ns logic, 7.317ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (0.171 - 0.470)
  Source Clock:         user_pri_clk rising at 12.500ns
  Destination Clock:    user_pri_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y15.AQ     Tcko                  0.337   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_0
    SLICE_X100Y15.A5     net (fanout=1)        3.625   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<0>
    SLICE_X100Y15.COUT   Topcya                0.409   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_lut<0>_INV_0
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<3>
    SLICE_X100Y16.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<7>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.AX     net (fanout=1)        3.168   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<7>
    SLICE_X100Y17.COUT   Taxcy                 0.306   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<11>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<11>
    SLICE_X100Y18.COUT   Tbyp                  0.078   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<15>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CIN    net (fanout=1)        0.000   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_cy<15>
    SLICE_X100Y19.CLK    Tcinck                0.128   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/Mcount_count_for_reset_r_xor<19>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/aurora_module_i/aurora8b10b_1_aurora_lane_4byte_0_i/aurora8b10b_1_hotplug_i/count_for_reset_r_18
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (1.336ns logic, 6.793ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X57Y112.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y112.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X57Y112.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_8
    SLICE_X57Y112.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X59Y113.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y113.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X59Y113.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X59Y113.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_4 (SLICE_X59Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_4 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_4 to system/cdce_synch/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y111.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_4
    SLICE_X59Y111.A5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_4
    SLICE_X59Y111.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT151
                                                       system/cdce_synch/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.043ns logic, 0.070ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: user_pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y78.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP 
"system_glib_pll_clkout1"         TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1 = PERIOD TIMEGRP "system_glib_pll_clkout1"
        TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP         
"system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X68Y49.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72400 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.005ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X43Y85.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.644ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.644ns (1.630ns logic, 10.014ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.600ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.D3      net (fanout=39)       0.354   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.DMUX    Tilo                  0.181   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y85.C5      net (fanout=1)        0.303   system/ipb_fabric/N36
    SLICE_X59Y85.C       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D3      net (fanout=33)       0.339   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.600ns (1.811ns logic, 9.789ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.572ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     11.572ns (1.630ns logic, 9.942ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X43Y85.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.644ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.644ns (1.630ns logic, 10.014ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.600ns (Levels of Logic = 10)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.D3      net (fanout=39)       0.354   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.DMUX    Tilo                  0.181   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y85.C5      net (fanout=1)        0.303   system/ipb_fabric/N36
    SLICE_X59Y85.C       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D3      net (fanout=33)       0.339   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.600ns (1.811ns logic, 9.789ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.572ns (Levels of Logic = 9)
  Clock Path Skew:      -0.156ns (2.381 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X43Y85.SR      net (fanout=15)       1.839   system/sram2_if/sramInterface/_n0147
    SLICE_X43Y85.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     11.572ns (1.630ns logic, 9.942ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_30 (SLICE_X40Y90.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.305ns (Levels of Logic = 9)
  Clock Path Skew:      -0.162ns (2.375 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X40Y90.SR      net (fanout=15)       1.558   system/sram2_if/sramInterface/_n0147
    SLICE_X40Y90.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     11.305ns (1.572ns logic, 9.733ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.261ns (Levels of Logic = 10)
  Clock Path Skew:      -0.162ns (2.375 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.D3      net (fanout=39)       0.354   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y87.DMUX    Tilo                  0.181   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X59Y85.C5      net (fanout=1)        0.303   system/ipb_fabric/N36
    SLICE_X59Y85.C       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D3      net (fanout=33)       0.339   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X40Y90.SR      net (fanout=15)       1.558   system/sram2_if/sramInterface/_n0147
    SLICE_X40Y90.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     11.261ns (1.753ns logic, 9.508ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.233ns (Levels of Logic = 9)
  Clock Path Skew:      -0.162ns (2.375 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram2_if/sramInterface/DATA_O_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B5      net (fanout=39)       0.460   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y90.B       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<23>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X59Y85.D2      net (fanout=34)       0.761   system/ipb_fabric/sel<2>
    SLICE_X59Y85.D       Tilo                  0.068   ics874003_oe_OBUF
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X35Y110.D1     net (fanout=4)        2.219   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X35Y110.DMUX   Tilo                  0.192   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X35Y110.C2     net (fanout=7)        0.617   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X35Y110.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_632_o11
    SLICE_X34Y109.A3     net (fanout=7)        0.485   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_632_o
    SLICE_X34Y109.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X40Y90.SR      net (fanout=15)       1.558   system/sram2_if/sramInterface/_n0147
    SLICE_X40Y90.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<29>
                                                       system/sram2_if/sramInterface/DATA_O_30
    -------------------------------------------------  ---------------------------
    Total                                     11.233ns (1.572ns logic, 9.661ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X63Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/clk_31_25_C_from_glib_pll rising at 36.000ns
  Destination Clock:    system/clk_31_25_C_from_glib_pll rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y93.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X63Y93.A5      net (fanout=3)        0.066   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X63Y93.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X33Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y108.AQ     Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X33Y108.A5     net (fanout=58)       0.071   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X33Y108.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.counter_1 (SLICE_X35Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.counter_0 to system/sram2_if/sramInterface/control_process.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y108.AQ     Tcko                  0.098   system/sram_w[2]_cen_b
                                                       system/sram2_if/sramInterface/control_process.counter_0
    SLICE_X35Y108.A5     net (fanout=6)        0.076   system/sram2_if/sramInterface/control_process.counter<0>
    SLICE_X35Y108.CLK    Tah         (-Th)     0.082   system/sram_w[2]_cen_b
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_63_o_wide_mux_29_OUT21
                                                       system/sram2_if/sramInterface/control_process.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.016ns logic, 0.076ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_C_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_C_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: system/clk_31_25_C_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X8Y78.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP 
"system_glib_pll_clkout1_0"         TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 241153 paths analyzed, 12107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.068ns.
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16 (SLICE_X57Y83.A1), 444 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.343ns (Levels of Logic = 8)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.C1      net (fanout=10)       1.514   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.CMUX    Tilo                  0.198   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X66Y82.D5      net (fanout=1)        0.591   system/eth_B.phy_ipb_ctrl/packet_req_len<4>
    SLICE_X66Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<8>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X61Y86.C4      net (fanout=5)        0.922   system/eth_B.phy_ipb_ctrl/moti_rdata<4>
    SLICE_X61Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<9>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X58Y82.A2      net (fanout=18)       0.785   system/eth_B.phy_ipb_ctrl/trans/rx_data<4>
    SLICE_X58Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.AMUX    Tcina                 0.213   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X57Y83.A1      net (fanout=1)        0.965   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<16>
    SLICE_X57Y83.CLK     Tas                   0.073   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060081
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    -------------------------------------------------  ---------------------------
    Total                                      6.343ns (1.566ns logic, 4.777ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.B1      net (fanout=10)       1.507   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.BMUX    Tilo                  0.205   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X63Y81.C2      net (fanout=1)        0.596   system/eth_B.phy_ipb_ctrl/packet_req_len<2>
    SLICE_X63Y81.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X65Y82.C4      net (fanout=5)        0.668   system/eth_B.phy_ipb_ctrl/moti_rdata<2>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X58Y81.C5      net (fanout=5)        0.677   system/eth_B.phy_ipb_ctrl/trans/rx_data<2>
    SLICE_X58Y81.COUT    Topcyc                0.338   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.AMUX    Tcina                 0.213   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X57Y83.A1      net (fanout=1)        0.965   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<16>
    SLICE_X57Y83.CLK     Tas                   0.073   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060081
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (1.580ns logic, 4.413ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.903ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.A1      net (fanout=10)       1.511   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA_D1
    SLICE_X62Y80.A4      net (fanout=1)        0.531   system/eth_B.phy_ipb_ctrl/packet_req_len<1>
    SLICE_X62Y80.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<11>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata121
    SLICE_X57Y81.D2      net (fanout=5)        0.758   system/eth_B.phy_ipb_ctrl/moti_rdata<1>
    SLICE_X57Y81.DMUX    Tilo                  0.217   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<1>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data121
    SLICE_X58Y81.B3      net (fanout=4)        0.480   system/eth_B.phy_ipb_ctrl/trans/rx_data<1>
    SLICE_X58Y81.COUT    Topcyb                0.404   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<1>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.AMUX    Tcina                 0.213   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X57Y83.A1      net (fanout=1)        0.965   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<16>
    SLICE_X57Y83.CLK     Tas                   0.073   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<19>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060081
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_16
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (1.658ns logic, 4.245ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31 (SLICE_X57Y89.D2), 835 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (1.497 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.C1      net (fanout=10)       1.514   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.CMUX    Tilo                  0.198   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X66Y82.D5      net (fanout=1)        0.591   system/eth_B.phy_ipb_ctrl/packet_req_len<4>
    SLICE_X66Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<8>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X61Y86.C4      net (fanout=5)        0.922   system/eth_B.phy_ipb_ctrl/moti_rdata<4>
    SLICE_X61Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<9>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X58Y82.A2      net (fanout=18)       0.785   system/eth_B.phy_ipb_ctrl/trans/rx_data<4>
    SLICE_X58Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X58Y86.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X58Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X58Y87.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X58Y87.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.DMUX    Tcind                 0.315   system/regs_from_ipbus<4><4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X57Y89.D2      net (fanout=1)        0.609   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X57Y89.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.899ns logic, 4.421ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.497 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.B1      net (fanout=10)       1.507   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.BMUX    Tilo                  0.205   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X63Y81.C2      net (fanout=1)        0.596   system/eth_B.phy_ipb_ctrl/packet_req_len<2>
    SLICE_X63Y81.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X65Y82.C4      net (fanout=5)        0.668   system/eth_B.phy_ipb_ctrl/moti_rdata<2>
    SLICE_X65Y82.CMUX    Tilo                  0.186   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data191
    SLICE_X58Y87.C2      net (fanout=5)        1.103   system/eth_B.phy_ipb_ctrl/trans/rx_data<26>
    SLICE_X58Y87.COUT    Topcyc                0.338   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<26>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.DMUX    Tcind                 0.315   system/regs_from_ipbus<4><4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X57Y89.D2      net (fanout=1)        0.609   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X57Y89.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (1.563ns logic, 4.483ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 12)
  Clock Path Skew:      -0.062ns (1.497 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.B1      net (fanout=10)       1.507   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.BMUX    Tilo                  0.205   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X63Y81.C2      net (fanout=1)        0.596   system/eth_B.phy_ipb_ctrl/packet_req_len<2>
    SLICE_X63Y81.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X65Y82.C4      net (fanout=5)        0.668   system/eth_B.phy_ipb_ctrl/moti_rdata<2>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X58Y81.C5      net (fanout=5)        0.677   system/eth_B.phy_ipb_ctrl/trans/rx_data<2>
    SLICE_X58Y81.COUT    Topcyc                0.338   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.COUT    Tbyp                  0.078   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X58Y84.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<12>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<15>
    SLICE_X58Y85.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<21>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X58Y86.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<19>
    SLICE_X58Y86.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<16>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X58Y87.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<23>
    SLICE_X58Y87.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<27>
    SLICE_X58Y88.DMUX    Tcind                 0.315   system/regs_from_ipbus<4><4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_xor<31>
    SLICE_X57Y89.D2      net (fanout=1)        0.609   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<31>
    SLICE_X57Y89.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<31>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600251
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_31
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (1.913ns logic, 4.057ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11 (SLICE_X57Y80.D2), 317 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.C1      net (fanout=10)       1.514   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.CMUX    Tilo                  0.198   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMC
    SLICE_X66Y82.D5      net (fanout=1)        0.591   system/eth_B.phy_ipb_ctrl/packet_req_len<4>
    SLICE_X66Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<8>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata271
    SLICE_X61Y86.C4      net (fanout=5)        0.922   system/eth_B.phy_ipb_ctrl/moti_rdata<4>
    SLICE_X61Y86.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<9>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data271
    SLICE_X58Y82.A2      net (fanout=18)       0.785   system/eth_B.phy_ipb_ctrl/trans/rx_data<4>
    SLICE_X58Y82.COUT    Topcya                0.409   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<4>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.DMUX    Tcind                 0.315   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X57Y80.D2      net (fanout=1)        0.927   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<11>
    SLICE_X57Y80.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060031
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    -------------------------------------------------  ---------------------------
    Total                                      6.248ns (1.509ns logic, 4.739ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.898ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.B1      net (fanout=10)       1.507   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.BMUX    Tilo                  0.205   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMB
    SLICE_X63Y81.C2      net (fanout=1)        0.596   system/eth_B.phy_ipb_ctrl/packet_req_len<2>
    SLICE_X63Y81.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/rx/addr_end<3>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata231
    SLICE_X65Y82.C4      net (fanout=5)        0.668   system/eth_B.phy_ipb_ctrl/moti_rdata<2>
    SLICE_X65Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data231
    SLICE_X58Y81.C5      net (fanout=5)        0.677   system/eth_B.phy_ipb_ctrl/trans/rx_data<2>
    SLICE_X58Y81.COUT    Topcyc                0.338   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<2>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.DMUX    Tcind                 0.315   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X57Y80.D2      net (fanout=1)        0.927   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<11>
    SLICE_X57Y80.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060031
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.523ns logic, 4.375ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.808ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (1.500 - 1.559)
  Source Clock:         user_clk125_2_bufg rising at 28.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Maximum Data Path at Slow Process Corner: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.CQ      Tcko                  0.381   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.A1      net (fanout=10)       1.511   system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/half
    SLICE_X60Y82.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/packet_req_len<5>
                                                       system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/Mram_rqlen1_RAMA_D1
    SLICE_X62Y80.A4      net (fanout=1)        0.531   system/eth_B.phy_ipb_ctrl/packet_req_len<1>
    SLICE_X62Y80.A       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<11>
                                                       system/eth_B.phy_ipb_ctrl/shim/Mmux_moti_rdata121
    SLICE_X57Y81.D2      net (fanout=5)        0.758   system/eth_B.phy_ipb_ctrl/moti_rdata<1>
    SLICE_X57Y81.DMUX    Tilo                  0.217   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<1>
                                                       system/eth_B.phy_ipb_ctrl/trans/Mmux_rx_data121
    SLICE_X58Y81.B3      net (fanout=4)        0.480   system/eth_B.phy_ipb_ctrl/trans/rx_data<1>
    SLICE_X58Y81.COUT    Topcyb                0.404   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_lut<1>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<3>
    SLICE_X58Y82.COUT    Tbyp                  0.078   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<17>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.CIN     net (fanout=1)        0.000   system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<7>
    SLICE_X58Y83.DMUX    Tcind                 0.315   system/regs_from_ipbus<8><0>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Madd_rmw_input[31]_rx_data[31]_add_51_OUT_cy<11>
    SLICE_X57Y80.D2      net (fanout=1)        0.927   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input[31]_rx_data[31]_add_51_OUT<11>
    SLICE_X57Y80.CLK     Tas                   0.070   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<11>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n060031
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_11
    -------------------------------------------------  ---------------------------
    Total                                      5.808ns (1.601ns logic, 4.207ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_6 (SLICE_X60Y81.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff_6 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff_6 to system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.DQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<6>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff_6
    SLICE_X60Y81.C6      net (fanout=1)        0.044   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<6>
    SLICE_X60Y81.CLK     Tah         (-Th)     0.076   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result<7>
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/Mmux__n0600291
                                                       system/eth_B.phy_ipb_ctrl/trans/sm/rmw_result_6
    -------------------------------------------------  ---------------------------
    Total                                      0.066ns (0.022ns logic, 0.044ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3 (SLICE_X80Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3 (FF)
  Destination:          system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3 to system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y80.BQ      Tcko                  0.098   system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr<7>
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr_3
    SLICE_X80Y80.D6      net (fanout=1)        0.046   system/eth_B.phy_ipb_ctrl/trans/tx/hdr_addr<3>
    SLICE_X80Y80.CLK     Tah         (-Th)     0.077   system/eth_B.phy_ipb_ctrl/tomi_waddr<3>
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/mux74131
                                                       system/eth_B.phy_ipb_ctrl/trans/tx/pkt_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (SLICE_X41Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Destination:          usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.472 - 0.440)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 to usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y7.BQ       Tcko                  0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    SLICE_X41Y7.BX       net (fanout=1)        0.098   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
    SLICE_X41Y7.CLK      Tckdi       (-Th)     0.102   usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       usr/trigger_top/stub_processing_all_modules/stub_processing_top_01/stub_tagging_top/io_block/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (-0.004ns logic, 0.098ns route)
                                                       (-4.3% logic, 104.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout1_0 = PERIOD TIMEGRP "system_glib_pll_clkout1_0"
        TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.phy_ipb_ctrl/packet_buffer/inbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y16.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.500ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: system/eth_B.fmc2_ipb_ctrl/packet_buffer/outbuf/buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP       
  "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62566 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.950ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_16 (SLICE_X30Y67.A2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.661ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (2.453 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X30Y67.A2      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.030   system/sram1_if/sramInterface/data_i_r<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     11.661ns (1.136ns logic, 10.525ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.589ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (2.453 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X30Y67.A2      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.030   system/sram1_if/sramInterface/data_i_r<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     11.589ns (1.136ns logic, 10.453ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.575ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (2.453 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X61Y82.D1      net (fanout=5)        0.716   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X30Y67.A2      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.030   system/sram1_if/sramInterface/data_i_r<19>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     11.575ns (1.136ns logic, 10.439ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_8 (SLICE_X33Y66.A2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.517ns (Levels of Logic = 10)
  Clock Path Skew:      -0.072ns (2.465 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X33Y66.A2      net (fanout=70)       1.941   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X33Y66.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     11.517ns (1.179ns logic, 10.338ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.445ns (Levels of Logic = 10)
  Clock Path Skew:      -0.072ns (2.465 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X33Y66.A2      net (fanout=70)       1.941   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X33Y66.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     11.445ns (1.179ns logic, 10.266ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.431ns (Levels of Logic = 10)
  Clock Path Skew:      -0.071ns (2.465 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X61Y82.D1      net (fanout=5)        0.716   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X33Y66.A2      net (fanout=70)       1.941   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X33Y66.CLK     Tas                   0.073   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                     11.431ns (1.179ns logic, 10.252ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_21 (SLICE_X34Y67.B3), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_14 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (2.468 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_14 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_14
    SLICE_X61Y82.D5      net (fanout=5)        0.802   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X34Y67.B3      net (fanout=70)       1.939   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X34Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     11.512ns (1.176ns logic, 10.336ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_13 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.440ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (2.468 - 2.537)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_13 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<15>
                                                       system/ipb_arb/addr_to_slave_13
    SLICE_X61Y82.D2      net (fanout=5)        0.730   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X34Y67.B3      net (fanout=70)       1.939   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X34Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     11.440ns (1.176ns logic, 10.264ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/addr_to_slave_18 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      11.426ns (Levels of Logic = 10)
  Clock Path Skew:      -0.068ns (2.468 - 2.536)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/addr_to_slave_18 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.CQ      Tcko                  0.381   user_ipb_mosi[0]_ipb_addr<19>
                                                       system/ipb_arb/addr_to_slave_18
    SLICE_X61Y82.D1      net (fanout=5)        0.716   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X61Y82.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/tomi_raddr<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A1      net (fanout=2)        0.712   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o1
    SLICE_X59Y84.A       Tilo                  0.068   system/ipb_arb/master<2>
                                                       system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o5
    SLICE_X58Y94.A3      net (fanout=7)        1.449   system/ipb_fabric/GND_229_o_GND_229_o_OR_295_o
    SLICE_X58Y94.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y87.C6      net (fanout=1)        0.670   system/ipb_fabric/N01
    SLICE_X59Y87.C       Tilo                  0.068   system/ipb_to_masters[2]_ipb_rdata<0>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D3      net (fanout=39)       0.476   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X59Y88.D       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_input<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C1      net (fanout=33)       0.876   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y82.C       Tilo                  0.068   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y82.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y82.DMUX    Tilo                  0.181   system/eth_B.phy_ipb_ctrl/trans/sm/rmw_coeff<16>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X48Y48.A2      net (fanout=7)        2.318   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X48Y48.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_631_o11
    SLICE_X42Y50.A2      net (fanout=3)        0.755   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_631_o
    SLICE_X42Y50.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_63_o_Mux_9_o31
    SLICE_X34Y67.B3      net (fanout=70)       1.939   system/sram1_if/sramInterface/control_process.writeState[1]_X_63_o_Mux_9_o
    SLICE_X34Y67.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_238_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     11.426ns (1.176ns logic, 10.250ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X57Y92.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Destination Clock:    system/clk_31_25_B_from_glib_pll rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y92.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X57Y92.A5      net (fanout=3)        0.066   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X57Y92.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_r_12 (SLICE_X66Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/addr_rr_12 (FF)
  Destination:          system/sram1_if/bist/addr_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.053 - 0.046)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/addr_rr_12 to system/sram1_if/bist/addr_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y56.AQ      Tcko                  0.098   system/sram1_if/bist/addr_rr<15>
                                                       system/sram1_if/bist/addr_rr_12
    SLICE_X66Y57.AX      net (fanout=1)        0.095   system/sram1_if/bist/addr_rr<12>
    SLICE_X66Y57.CLK     Tckdi       (-Th)     0.102   system/sram1_if/bist/addr_r<15>
                                                       system/sram1_if/bist/addr_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (-0.004ns logic, 0.095ns route)
                                                       (-4.4% logic, 104.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_14 (SLICE_X28Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 to system/sram1_if/bist/prbsPatterGenerator/pdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14
    SLICE_X28Y67.CX      net (fanout=1)        0.092   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<14>
    SLICE_X28Y67.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<15>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_clk_31_25_B_from_glib_pll_0 = PERIOD TIMEGRP
        "system_clk_31_25_B_from_glib_pll_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: system/clk_31_25_B_from_glib_pll
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X68Y49.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.371ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (SLICE_X58Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X71Y110.A1     net (fanout=2)        0.712   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.835ns logic, 2.422ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.910 - 0.939)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X68Y110.A2     net (fanout=2)        0.855   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X68Y110.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A5     net (fanout=2)        0.363   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.835ns logic, 2.291ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X71Y110.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.835ns logic, 2.253ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (SLICE_X58Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X71Y110.A1     net (fanout=2)        0.712   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.835ns logic, 2.422ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.910 - 0.939)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X68Y110.A2     net (fanout=2)        0.855   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X68Y110.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A5     net (fanout=2)        0.363   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.835ns logic, 2.291ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X71Y110.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.835ns logic, 2.253ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (SLICE_X58Y119.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X71Y110.A1     net (fanout=2)        0.712   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.835ns logic, 2.422ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.910 - 0.939)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y108.AQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X68Y110.A2     net (fanout=2)        0.855   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X68Y110.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A5     net (fanout=2)        0.363   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.835ns logic, 2.291ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.910 - 0.941)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y109.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X71Y110.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X71Y110.A      Tilo                  0.068   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>2
    SLICE_X66Y110.A4     net (fanout=2)        0.637   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_323_o_INV_745_o<16>1
    SLICE_X66Y110.A      Tilo                  0.068   system/ipb_sys_regs/regs_28<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X58Y119.CE     net (fanout=4)        1.073   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X58Y119.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.835ns logic, 2.253ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X72Y116.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y116.AQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X72Y116.AI     net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X72Y116.CLK    Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.028ns logic, 0.101ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1 (SLICE_X60Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.455 - 0.421)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y117.DQ     Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_7
    SLICE_X60Y118.AX     net (fanout=2)        0.104   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
    SLICE_X60Y118.CLK    Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.045ns logic, 0.104ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X72Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.436 - 0.400)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y116.BQ     Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    SLICE_X72Y116.AX     net (fanout=2)        0.100   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<1>
    SLICE_X72Y116.CLK    Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.062ns logic, 0.100ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X60Y118.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.883ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X78Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    30.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.DQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X79Y97.A3      net (fanout=360)      0.756   user_reset
    SLICE_X79Y97.AMUX    Tilo                  0.182   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X78Y96.SR      net (fanout=2)        0.354   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X78Y96.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.773ns logic, 1.110ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    30.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y102.DQ     Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y97.A4      net (fanout=5)        0.618   system/regs_from_ipbus<11><12>
    SLICE_X79Y97.AMUX    Tilo                  0.186   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X78Y96.SR      net (fanout=2)        0.354   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X78Y96.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (0.821ns logic, 0.972ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X78Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  30.479ns (requirement - data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.DQ      Tcko                  0.337   user_reset
                                                       system/rst/rst
    SLICE_X79Y97.A3      net (fanout=360)      0.756   user_reset
    SLICE_X79Y97.A       Tilo                  0.068   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X78Y96.CLK     net (fanout=2)        0.360   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.405ns logic, 1.116ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  30.573ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y102.DQ     Tcko                  0.381   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y97.A4      net (fanout=5)        0.618   system/regs_from_ipbus<11><12>
    SLICE_X79Y97.A       Tilo                  0.068   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X78Y96.CLK     net (fanout=2)        0.360   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.449ns logic, 0.978ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X78Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y102.DQ     Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y97.A4      net (fanout=5)        0.260   system/regs_from_ipbus<11><12>
    SLICE_X79Y97.AMUX    Tilo                  0.078   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X78Y96.SR      net (fanout=2)        0.134   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X78Y96.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.247ns logic, 0.394ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_187_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.DQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X79Y97.A3      net (fanout=360)      0.296   user_reset
    SLICE_X79Y97.AMUX    Tilo                  0.079   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_188_o1
    SLICE_X78Y96.SR      net (fanout=2)        0.134   system/spi/reset_i_cpol_i_AND_188_o
    SLICE_X78Y96.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.231ns logic, 0.430ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X78Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.555ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.555ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y102.DQ     Tcko                  0.115   system/regs_from_ipbus<11><12>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X79Y97.A4      net (fanout=5)        0.260   system/regs_from_ipbus<11><12>
    SLICE_X79Y97.A       Tilo                  0.034   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X78Y96.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.555ns (0.149ns logic, 0.406ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X78Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.574ns (data path)
  Source:               system/rst/rst (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.DQ      Tcko                  0.098   user_reset
                                                       system/rst/rst
    SLICE_X79Y97.A3      net (fanout=360)      0.296   user_reset
    SLICE_X79Y97.A       Tilo                  0.034   system/spi/reset_i_cpol_i_AND_187_o
                                                       system/spi/reset_i_cpol_i_AND_187_o1
    SLICE_X78Y96.CLK     net (fanout=2)        0.146   system/spi/reset_i_cpol_i_AND_187_o
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.132ns logic, 0.442ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_1_p                  |      8.000ns|      1.538ns|      1.538ns|            0|            0|            0|            0|
| TS_clk125_1_n                 |      8.000ns|      1.538ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.840ns|            0|            0|            0|       454986|
| TS_clk125_2_n                 |      8.000ns|      6.840ns|      6.767ns|            0|            0|        78863|       376119|
|  TS_system_clk_31_25_C_from_gl|     32.000ns|     12.005ns|          N/A|            0|            0|        72400|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout1_0 |     32.000ns|     27.068ns|          N/A|            0|            0|       241153|            0|
|  TS_system_clk_31_25_B_from_gl|     32.000ns|     11.950ns|          N/A|            0|            0|        62566|            0|
|  ib_pll_0                     |             |             |             |             |             |             |             |
| TS_system_clk_31_25_C_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout1    |     32.000ns|      2.500ns|      1.883ns|            0|            0|            0|            4|
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.883ns|          N/A|            0|            0|            4|            0|
| TS_system_clk_31_25_B_from_gli|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| b_pll                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.226ns|            0|            0|            0|         8776|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.226ns|            0|            0|         6854|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.371ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.854|    7.859|    7.540|    7.708|
clk125_2_p     |   13.854|    7.859|    7.540|    7.708|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.854|    7.859|    7.540|    7.708|
clk125_2_p     |   13.854|    7.859|    7.540|    7.708|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    8.985|         |         |         |
xpoint1_clk1_p |    8.985|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    8.985|         |         |         |
xpoint1_clk1_p |    8.985|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 463762 paths, 0 nets, and 29467 connections

Design statistics:
   Minimum period:  27.068ns{1}   (Maximum frequency:  36.944MHz)
   Maximum path delay from/to any node:   1.883ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 03 21:43:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 643 MB



