---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/llvm/isd
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `ISD` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/isd">ISD</a> namespace - This namespace contains an enum which represents all of the <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> node types and value types. <a href="#details">More...</a>

## Definition

<CodeBlock>namespace llvm::ISD &#123; ... &#125;</CodeBlock>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/isd/globalisel">llvm::ISD::GlobalISel</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/isd/argflagsty">ArgFlagsTy</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/isd/inputarg">InputArg</a></>}>
<a href="/docs/api/structs/llvm/isd/inputarg">InputArg</a> - This struct carries flags and type information about a single incoming (formal) argument or incoming (from the perspective of the caller) return value virtual register. <a href="/docs/api/structs/llvm/isd/inputarg/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/isd/outputarg">OutputArg</a></>}>
<a href="/docs/api/structs/llvm/isd/outputarg">OutputArg</a> - This struct carries flags and a value for a single outgoing (actual) argument or outgoing (from the perspective of the caller) return value virtual register. <a href="/docs/api/structs/llvm/isd/outputarg/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ac3c3cf58d6d631af6a172457304d3d07">...</a> &#125;</>}>
<a href="#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> enum - These are ordered carefully to make the bitfields below work out, when considering SETFALSE (something that never exists dynamically) as 0. <a href="#ac3c3cf58d6d631af6a172457304d3d07">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#ad4d48171b87ca51ff54c10a436bac4d7">...</a> &#125;</>}>
<a href="#ad4d48171b87ca51ff54c10a436bac4d7">LoadExtType</a> enum - This enum defines the three variants of LOADEXT (load with extension). <a href="#ad4d48171b87ca51ff54c10a436bac4d7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#abee7ecb577fcade34eb16ccb7f503e31">...</a> &#125;</>}>
<a href="#abee7ecb577fcade34eb16ccb7f503e31">MemIndexedMode</a> enum - This enum defines the load / store indexed addressing modes. <a href="#abee7ecb577fcade34eb16ccb7f503e31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#aa30bf48cd2a89f80c9c608adcabc53e3">...</a> &#125;</>}>
<a href="#aa30bf48cd2a89f80c9c608adcabc53e3">MemIndexType</a> enum - This enum defines how to interpret MGATHER/SCATTER&#39;s index parameter when calculating addresses. <a href="#aa30bf48cd2a89f80c9c608adcabc53e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a22ea9cec080dd5f4f47ba234c2f59110">...</a> &#125;</>}>
<a href="#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> enum - This enum defines the target-independent operators for a <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a>. <a href="#a22ea9cec080dd5f4f47ba234c2f59110">More...</a>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a933d79e63e855d7c90bf161355c008ec">allOperandsUndef</a> (const SDNode &#42;N)</>}>
Return true if the node has at least one operand and all operands of the specified node are <a href="#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>. <a href="#a933d79e63e855d7c90bf161355c008ec">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a67022d78a6d8ee4377558da9ff259b8b">getBaseOpcodeForVP</a> (unsigned Opcode, bool hasFPExcept)</>}>
Translate this VP Opcode to its corresponding non-VP Opcode. <a href="#a67022d78a6d8ee4377558da9ff259b8b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a22ea9cec080dd5f4f47ba234c2f59110">NodeType</a></>}
  name={<><a href="#a2fdb5c9abf8403d4dbf0d8ae59d89916">getExtForLoadExtType</a> (bool IsFP, LoadExtType)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a22ea9cec080dd5f4f47ba234c2f59110">NodeType</a></>}
  name={<><a href="#ab0dd9a8bb9b1e116d0a0c3c63a92c64c">getInverseMinMaxOpcode</a> (unsigned MinMaxOpc)</>}>
Given a <code>MinMaxOpc</code> of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MIN or <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MAX, returns <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MAX and <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MIN, respectively. <a href="#ab0dd9a8bb9b1e116d0a0c3c63a92c64c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a></>}
  name={<><a href="#a06081b690c5f0c0be1e6c520585c2b5c">getSetCCAndOperation</a> (CondCode Op1, CondCode Op2, EVT Type)</>}>
Return the result of a logical AND between different comparisons of identical values: ((X op1 Y) &amp; (X op2 Y)). <a href="#a06081b690c5f0c0be1e6c520585c2b5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a></>}
  name={<><a href="#a5fbc38db5c4f3ef878ab19245d3f381d">getSetCCInverse</a> (CondCode Operation, EVT Type)</>}>
Return the operation corresponding to !(X op Y), where &#39;op&#39; is a valid SetCC operation. <a href="#a5fbc38db5c4f3ef878ab19245d3f381d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a></>}
  name={<><a href="#af1bf9aaeb72d421a1ef57a1a1e6fac92">getSetCCOrOperation</a> (CondCode Op1, CondCode Op2, EVT Type)</>}>
Return the result of a logical OR between different comparisons of identical values: ((X op1 Y) | (X op2 Y)). <a href="#af1bf9aaeb72d421a1ef57a1a1e6fac92">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a></>}
  name={<><a href="#a9cc23aed232ccdeadbd8648c349236a6">getSetCCSwappedOperands</a> (CondCode Operation)</>}>
Return the operation corresponding to (Y op X) when given the operation for (X op Y). <a href="#a9cc23aed232ccdeadbd8648c349236a6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a7cfab76369f71a9f62a02815c5aa0777">getUnorderedFlavor</a> (CondCode Cond)</>}>
This function returns 0 if the condition is always false if an operand is a NaN, 1 if the condition is always true if the operand is a NaN, and 2 if the condition is undefined if the operand is a NaN. <a href="#a7cfab76369f71a9f62a02815c5aa0777">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a22ea9cec080dd5f4f47ba234c2f59110">NodeType</a></>}
  name={<><a href="#ace75a0fc6736a8bf8b8187083078354d">getVecReduceBaseOpcode</a> (unsigned VecReduceOpcode)</>}>
Get underlying scalar opcode for VECREDUCE opcode. <a href="#ace75a0fc6736a8bf8b8187083078354d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a8d086c45b7e89dc21157d97b9fc150a5">getVPExplicitVectorLengthIdx</a> (unsigned Opcode)</>}>
The operand position of the explicit vector length parameter. <a href="#a8d086c45b7e89dc21157d97b9fc150a5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a9d44a0b302d0ccccb3aef22380071bc6">getVPForBaseOpcode</a> (unsigned Opcode)</>}>
Translate this non-VP Opcode to its corresponding VP Opcode. <a href="#a9d44a0b302d0ccccb3aef22380071bc6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::optional&lt; unsigned &gt;</>}
  name={<><a href="#a7437e83b31f58ab47107029f63bd70b0">getVPMaskIdx</a> (unsigned Opcode)</>}>
The operand position of the vector mask. <a href="#a7437e83b31f58ab47107029f63bd70b0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6b220b2107d211a5db501de58981e214">isBitwiseLogicOp</a> (unsigned Opcode)</>}>
Whether this is bitwise logic opcode. <a href="#a6b220b2107d211a5db501de58981e214">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac78d4df51ca05e4fb1630a01e07de434">isBuildVectorAllOnes</a> (const SDNode &#42;N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR where all of the elements are ~0 or undef. <a href="#ac78d4df51ca05e4fb1630a01e07de434">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaac3e239cbdfe15a8e9bad4f8e1e3a95">isBuildVectorAllZeros</a> (const SDNode &#42;N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR where all of the elements are 0 or undef. <a href="#aaac3e239cbdfe15a8e9bad4f8e1e3a95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abf3a86e6cdc4fe3dbd4e618c2f7a64c2">isBuildVectorOfConstantFPSDNodes</a> (const SDNode &#42;N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR node of all <a href="/docs/api/classes/llvm/constantfpsdnode">ConstantFPSDNode</a> or undef. <a href="#abf3a86e6cdc4fe3dbd4e618c2f7a64c2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2f37af786c5ba90887c1b4ec137a066c">isBuildVectorOfConstantSDNodes</a> (const SDNode &#42;N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR node of all <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> or undef. <a href="#a2f37af786c5ba90887c1b4ec137a066c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aafb64237a88493be2c913b0a51630a0f">isConstantSplatVector</a> (const SDNode &#42;N, APInt &amp;SplatValue)</>}>
<a href="/docs/api/classes/node">Node</a> predicates. <a href="#aafb64237a88493be2c913b0a51630a0f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a08b1839785665aed1d6e91dd72764713">isConstantSplatVectorAllOnes</a> (const SDNode &#42;N, bool BuildVectorOnly=false)</>}>
Return true if the specified node is a BUILD&#95;VECTOR or SPLAT&#95;VECTOR where all of the elements are ~0 or undef. <a href="#a08b1839785665aed1d6e91dd72764713">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a531723c97a9c44056fc4996bde57229e">isConstantSplatVectorAllZeros</a> (const SDNode &#42;N, bool BuildVectorOnly=false)</>}>
Return true if the specified node is a BUILD&#95;VECTOR or SPLAT&#95;VECTOR where all of the elements are 0 or undef. <a href="#a531723c97a9c44056fc4996bde57229e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a910795e8d77c1545da0683c0e1cb81ee">isEXTLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a EXTLOAD. <a href="#a910795e8d77c1545da0683c0e1cb81ee">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4a72af46491472b765d836f2b5b62592">isExtOpcode</a> (unsigned Opcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a256306086883f189bdc13ed15c2f7800">isExtVecInRegOpcode</a> (unsigned Opcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a47810790d5bd808946ba55b160e513e7">isFPEqualitySetCC</a> (CondCode Code)</>}>
Return true if this is a setcc instruction that performs an equality comparison when used with floating point operands. <a href="#a47810790d5bd808946ba55b160e513e7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a938294d45605337641e10c207def0988">isFreezeUndef</a> (const SDNode &#42;N)</>}>
Return true if the specified node is <a href="#a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef">FREEZE(UNDEF)</a>. <a href="#a938294d45605337641e10c207def0988">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a247f22e450c54c4a1c680641cb7546e7">isIndexTypeSigned</a> (MemIndexType IndexType)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afda64d97fb7fe554744b7a68c304c224">isIntEqualitySetCC</a> (CondCode Code)</>}>
Return true if this is a setcc instruction that performs an equality comparison when used with integer operands. <a href="#afda64d97fb7fe554744b7a68c304c224">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a15623094a1ed0cd7163dc786e44c87c9">isNON&#95;EXTLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a non-extending load. <a href="#a15623094a1ed0cd7163dc786e44c87c9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afaaeadcd82b42fc0d385a6247bf7bb52">isNormalLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a non-extending and unindexed load. <a href="#afaaeadcd82b42fc0d385a6247bf7bb52">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a308088c2d65f8f3955f5fb0f6aca7ccc">isNormalStore</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a non-truncating and unindexed store. <a href="#a308088c2d65f8f3955f5fb0f6aca7ccc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2d58a0ced655af200989177b8e029f2d">isOverflowIntrOpRes</a> (SDValue Op)</>}>
Returns true if the specified value is the overflow result from one of the overflow intrinsic nodes. <a href="#a2d58a0ced655af200989177b8e029f2d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac174dc465cbe0e04a0f5e41c0a422124">isSEXTLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a SEXTLOAD. <a href="#ac174dc465cbe0e04a0f5e41c0a422124">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aae86ddfa346964171caa61f29d46294b">isSignedIntSetCC</a> (CondCode Code)</>}>
Return true if this is a setcc instruction that performs a signed comparison when used with integer operands. <a href="#aae86ddfa346964171caa61f29d46294b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6eaea873272c138c801dae8542b1be46">isTrueWhenEqual</a> (CondCode Cond)</>}>
Return true if the specified condition returns true if the two operands to the condition are equal. <a href="#a6eaea873272c138c801dae8542b1be46">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7da84980dd2ee06405d74303cfb90485">isUNINDEXEDLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is an unindexed load. <a href="#a7da84980dd2ee06405d74303cfb90485">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5c74add1b228292dae9d97d63b6f27b">isUNINDEXEDStore</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is an unindexed store. <a href="#ab5c74add1b228292dae9d97d63b6f27b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adb237925346ec53b00d3c82a42311318">isUnsignedIntSetCC</a> (CondCode Code)</>}>
Return true if this is a setcc instruction that performs an unsigned comparison when used with integer operands. <a href="#adb237925346ec53b00d3c82a42311318">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a570c0c51d118ee761eb55fc0d2d910f4">isVectorShrinkable</a> (const SDNode &#42;N, unsigned NewEltSize, bool Signed)</>}>
Returns true if the specified node is a vector where all elements can be truncated to the specified element size without a loss in meaning. <a href="#a570c0c51d118ee761eb55fc0d2d910f4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5ec28aae630b390b75abfebf79bce788">isVPBinaryOp</a> (unsigned Opcode)</>}>
Whether this is a vector-predicated binary operation opcode. <a href="#a5ec28aae630b390b75abfebf79bce788">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aed1c239da7e4526d3140443b3bf6f8d7">isVPOpcode</a> (unsigned Opcode)</>}>
Whether this is a vector-predicated Opcode. <a href="#aed1c239da7e4526d3140443b3bf6f8d7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab7d0f87095c6d1ece5c444d0e030083d">isVPReduction</a> (unsigned Opcode)</>}>
Whether this is a vector-predicated reduction opcode. <a href="#ab7d0f87095c6d1ece5c444d0e030083d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a35edacef22fcaed7a8681fa573476131">isZEXTLoad</a> (const SDNode &#42;N)</>}>
Returns true if the specified node is a ZEXTLOAD. <a href="#a35edacef22fcaed7a8681fa573476131">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab283a383171c46fb4445cb64eb6b687a">matchBinaryPredicate</a> (SDValue LHS, SDValue RHS, std::function&lt; bool(ConstantSDNode &#42;, ConstantSDNode &#42;)&gt; Match, bool AllowUndefs=false, bool AllowTypeMismatch=false)</>}>
Attempt to match a binary predicate against a pair of scalar/splat constants or every element of a pair of constant BUILD&#95;VECTORs. <a href="#ab283a383171c46fb4445cb64eb6b687a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a425d6f0e5036ca26fdd80efcaae21589">matchUnaryFpPredicate</a> (SDValue Op, std::function&lt; bool(ConstantFPSDNode &#42;)&gt; Match, bool AllowUndefs=false)</>}>
Hook for matching <a href="/docs/api/classes/llvm/constantfpsdnode">ConstantFPSDNode</a> predicate. <a href="#a425d6f0e5036ca26fdd80efcaae21589">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a309c11edf22da984f95cf9ba7a699c11">matchUnaryPredicate</a> (SDValue Op, std::function&lt; bool(ConstantSDNode &#42;)&gt; Match, bool AllowUndefs=false)</>}>
Hook for matching <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> predicate. <a href="#a309c11edf22da984f95cf9ba7a699c11">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename ConstNodeType&gt;</>}
  type="bool"
  name={<><a href="#a5bffdefad1ad0a43b40eaa2a2cded351">matchUnaryPredicateImpl</a> (SDValue Op, std::function&lt; bool(ConstNodeType &#42;)&gt; Match, bool AllowUndefs=false)</>}>
Attempt to match a unary predicate against a scalar/splat constant or every element of a constant BUILD&#95;VECTOR. <a href="#a5bffdefad1ad0a43b40eaa2a2cded351">More...</a>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int</>}
  name={<><a href="#ae0010333b4e1424ce473b508d802bbbd">LAST&#95;INDEXED&#95;MODE</a> = <a href="#abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203">POST&#95;DEC</a> + 1</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int</>}
  name={<><a href="#a53490a5ced1d50808fe962a298c315cd">LAST&#95;LOADEXT&#95;TYPE</a> = <a href="#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ZEXTLOAD</a> + 1</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> int</>}
  name={<><a href="#a769bfb423d42986a688a04035ce40cf7">LAST&#95;MEM&#95;INDEX&#95;TYPE</a> = <a href="#aa30bf48cd2a89f80c9c608adcabc53e3af3218635b665db9e7e1d97e015f14e3a">UNSIGNED&#95;SCALED</a> + 1</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/isd">ISD</a> namespace - This namespace contains an enum which represents all of the <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> node types and value types.

<SectionDefinition>

## Enumerations

### enum  {#ac3c3cf58d6d631af6a172457304d3d07}

<MemberDefinition
  prototype="enum llvm::ISD::CondCode ">
<a href="#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> enum - These are ordered carefully to make the bitfields below work out, when considering SETFALSE (something that never exists dynamically) as 0.

<EnumerationList title="Enumeration values">

<Link id="ac3c3cf58d6d631af6a172457304d3d07ae258b87332b47d96bdf47e4cd915f9ea" />
<EnumerationListItem name="SETFALSE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862" />
<EnumerationListItem name="SETOEQ">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9" />
<EnumerationListItem name="SETOGT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07ac7bb30d4918c1ee9dd208083154e109f" />
<EnumerationListItem name="SETOGE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde" />
<EnumerationListItem name="SETOLT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea" />
<EnumerationListItem name="SETOLE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72" />
<EnumerationListItem name="SETONE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4" />
<EnumerationListItem name="SETO">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50" />
<EnumerationListItem name="SETUO">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848" />
<EnumerationListItem name="SETUEQ">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897" />
<EnumerationListItem name="SETUGT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1" />
<EnumerationListItem name="SETUGE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305" />
<EnumerationListItem name="SETULT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7" />
<EnumerationListItem name="SETULE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e" />
<EnumerationListItem name="SETUNE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a8e273eab0623ea5713aa5bcbdac2b16b" />
<EnumerationListItem name="SETTRUE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a66792a566255872c951cb6b8f9cb0541" />
<EnumerationListItem name="SETFALSE2">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4" />
<EnumerationListItem name="SETEQ">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25" />
<EnumerationListItem name="SETGT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4" />
<EnumerationListItem name="SETGE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9" />
<EnumerationListItem name="SETLT">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774" />
<EnumerationListItem name="SETLE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e" />
<EnumerationListItem name="SETNE">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07a1a575d029fd38d929229ac39e573e8fc" />
<EnumerationListItem name="SETTRUE2">

</EnumerationListItem>

<Link id="ac3c3cf58d6d631af6a172457304d3d07aeded54fe1be320194e9ff0f5825df0e5" />
<EnumerationListItem name="SETCC_INVALID">

</EnumerationListItem>

</EnumerationList>

&quot;U&quot; -&gt; Unsigned (for integer operands) or Unordered (for floating point), &quot;L&quot; -&gt; Less than, &quot;G&quot; -&gt; Greater than, &quot;E&quot; -&gt; Equal to. If the &quot;N&quot; column is 1, the result of the comparison is undefined if the input is a NAN.

All of these (except for the &#39;always folded ops&#39;) should be handled for floating point. For integer, only the SETEQ,SETNE,SETLT,SETLE,SETGT, SETGE,SETULT,SETULE,SETUGT, and SETUGE opcodes are used.

Note that these are laid out in a specific order to allow bit-twiddling to transform conditions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01610">1610</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### enum  {#ad4d48171b87ca51ff54c10a436bac4d7}

<MemberDefinition
  prototype="enum llvm::ISD::LoadExtType ">
<a href="#ad4d48171b87ca51ff54c10a436bac4d7">LoadExtType</a> enum - This enum defines the three variants of LOADEXT (load with extension).

<EnumerationList title="Enumeration values">

<Link id="ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3" />
<EnumerationListItem name="NON_EXTLOAD">
 (= 0)
</EnumerationListItem>

<Link id="ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f" />
<EnumerationListItem name="EXTLOAD">

</EnumerationListItem>

<Link id="ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770" />
<EnumerationListItem name="SEXTLOAD">

</EnumerationListItem>

<Link id="ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7" />
<EnumerationListItem name="ZEXTLOAD">

</EnumerationListItem>

</EnumerationList>

SEXTLOAD loads the integer operand and sign extends it to a larger integer result type. ZEXTLOAD loads the integer operand and zero extends it to a larger integer result type. EXTLOAD is used for two things: floating point extending loads and integer extending loads &#91;the top bits are undefined&#93;.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01590">1590</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### enum  {#abee7ecb577fcade34eb16ccb7f503e31}

<MemberDefinition
  prototype="enum llvm::ISD::MemIndexedMode ">
<a href="#abee7ecb577fcade34eb16ccb7f503e31">MemIndexedMode</a> enum - This enum defines the load / store indexed addressing modes.

<EnumerationList title="Enumeration values">

<Link id="abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f" />
<EnumerationListItem name="UNINDEXED">
 (= 0)
</EnumerationListItem>

<Link id="abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90" />
<EnumerationListItem name="PRE_INC">

</EnumerationListItem>

<Link id="abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42" />
<EnumerationListItem name="PRE_DEC">

</EnumerationListItem>

<Link id="abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1" />
<EnumerationListItem name="POST_INC">

</EnumerationListItem>

<Link id="abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203" />
<EnumerationListItem name="POST_DEC">

</EnumerationListItem>

</EnumerationList>

UNINDEXED &quot;Normal&quot; load / store. The effective address is already computed and is available in the base pointer. The offset operand is always undefined. In addition to producing a chain, an unindexed load produces one value (result of the load); an unindexed store does not produce a value.

PRE&#95;INC Similar to the unindexed mode where the effective address is PRE&#95;DEC the value of the base pointer add / subtract the offset. It considers the computation as being folded into the load / store operation (i.e. the load / store does the address computation as well as performing the memory transaction). The base operand is always undefined. In addition to producing a chain, pre-indexed load produces two values (result of the load and the result of the address computation); a pre-indexed store produces one value (result of the address computation).

POST&#95;INC The effective address is the value of the base pointer. The POST&#95;DEC value of the offset operand is then added to / subtracted from the base after memory transaction. In addition to producing a chain, post-indexed load produces two values (the result of the load and the result of the base +/- offset computation); a post-indexed store produces one value (the the result of the base +/- offset computation).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01559">1559</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### enum  {#aa30bf48cd2a89f80c9c608adcabc53e3}

<MemberDefinition
  prototype="enum llvm::ISD::MemIndexType ">
<a href="#aa30bf48cd2a89f80c9c608adcabc53e3">MemIndexType</a> enum - This enum defines how to interpret MGATHER/SCATTER&#39;s index parameter when calculating addresses.

<EnumerationList title="Enumeration values">

<Link id="aa30bf48cd2a89f80c9c608adcabc53e3a0173acb50fe8c4337c23a98baab3f4db" />
<EnumerationListItem name="SIGNED_SCALED">
 (= 0)
</EnumerationListItem>

<Link id="aa30bf48cd2a89f80c9c608adcabc53e3af3218635b665db9e7e1d97e015f14e3a" />
<EnumerationListItem name="UNSIGNED_SCALED">

</EnumerationListItem>

</EnumerationList>

SIGNED&#95;SCALED Addr = Base + ((signed)Index &#42; Scale) UNSIGNED&#95;SCALED Addr = Base + ((unsigned)Index &#42; Scale)

NOTE: The value of Scale is typically only known to the node owning the IndexType, with a value of 1 the equivalent of being unscaled.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01572">1572</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### enum  {#a22ea9cec080dd5f4f47ba234c2f59110}

<MemberDefinition
  prototype="enum llvm::ISD::NodeType ">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> enum - This enum defines the target-independent operators for a <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a>.

<EnumerationList title="Enumeration values">

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a062083eb3ff8c441c73d3bf42ca09bba" />
<EnumerationListItem name="DELETED_NODE">
DELETED&#95;NODE - This is an illegal value that is used to catch errors
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a926013f6dca240eca95aca66c8d3e74b" />
<EnumerationListItem name="EntryToken">
EntryToken - This is the marker used to indicate the start of a region
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8" />
<EnumerationListItem name="TokenFactor">
TokenFactor - This node takes multiple tokens as input and produces a single token result
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2" />
<EnumerationListItem name="AssertSext">
AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero or sign extended from a narrower type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863" />
<EnumerationListItem name="AssertZext">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8005dc9efe12e770682b4b5200dad30b" />
<EnumerationListItem name="AssertAlign">
AssertAlign - These nodes record if a register contains a value that has a known alignment and the trailing bits are known to be zero
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8472e46f9e4db168c5610ecdfb05dbaf" />
<EnumerationListItem name="BasicBlock">
Various leaf nodes
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a40d4f41a75df8e16bc5dbe62d62465b8" />
<EnumerationListItem name="VALUETYPE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa366e6b1653ab1cedbeeaef9afecedd7" />
<EnumerationListItem name="CONDCODE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a419e8283a58d2b1b86591fa7f18ccfd9" />
<EnumerationListItem name="Register">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7e54881d7b0838c37485e4c79d215d07" />
<EnumerationListItem name="RegisterMask">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e" />
<EnumerationListItem name="Constant">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d" />
<EnumerationListItem name="ConstantFP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad" />
<EnumerationListItem name="GlobalAddress">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a49f1172c7014cc4fa3570792e6834e2c" />
<EnumerationListItem name="GlobalTLSAddress">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe" />
<EnumerationListItem name="FrameIndex">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a0c70100db6ddc0b37b56feb242145cf4" />
<EnumerationListItem name="JumpTable">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1" />
<EnumerationListItem name="ConstantPool">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad88f843bce966361c7fd2cd022e6528a" />
<EnumerationListItem name="ExternalSymbol">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003" />
<EnumerationListItem name="BlockAddress">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8df1b84ea64ad5048f27873205c8ab89" />
<EnumerationListItem name="PtrAuthGlobalAddress">
A ptrauth constant
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaef4ead62e1835b863820f6c818c36ac" />
<EnumerationListItem name="GLOBAL_OFFSET_TABLE">
The address of the GOT
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110abdb38c8daa8c1ab881007062d113cef3" />
<EnumerationListItem name="FRAMEADDR">
FRAMEADDR, RETURNADDR - These nodes represent llvm.frameaddress and llvm.returnaddress on the DAG
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc" />
<EnumerationListItem name="RETURNADDR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a591c03cc284124ff624856ce485ebc17" />
<EnumerationListItem name="ADDROFRETURNADDR">
ADDROFRETURNADDR - Represents the llvm.addressofreturnaddress intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110add9a41fa65a9675200d73710a82b880e" />
<EnumerationListItem name="SPONENTRY">
SPONENTRY - Represents the llvm.sponentry intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9d483820471b07a73225bf33986fd110" />
<EnumerationListItem name="LOCAL_RECOVER">
LOCAL&#95;RECOVER - Represents the llvm.localrecover intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a92fceabd268d62ef2c95799a102b8abf" />
<EnumerationListItem name="READ_REGISTER">
READ&#95;REGISTER, WRITE&#95;REGISTER - This node represents llvm.register on the DAG, which implements the named register global variables extension
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a61a1595d03afe86764ad7625d358608e" />
<EnumerationListItem name="WRITE_REGISTER">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a228deacdfba1bd2d5a3663b19609f945" />
<EnumerationListItem name="FRAME_TO_ARGS_OFFSET">
FRAME&#95;TO&#95;ARGS&#95;OFFSET - This node represents offset from frame pointer to first (possible) on-stack argument
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110abad932e63381a4671b5db19a3404c82e" />
<EnumerationListItem name="EH_DWARF_CFA">
EH&#95;DWARF&#95;CFA - This node represents the pointer to the DWARF Canonical Frame Address (CFA), generally the value of the stack pointer at the call site in the previous frame
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4edf35e2383003ff20057e5a45012a55" />
<EnumerationListItem name="EH_RETURN">
OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110a4edf35e2383003ff20057e5a45012a55">EH&#95;RETURN(INCHAIN, OFFSET, HANDLER)</a> - This node represents &#39;eh&#95;return&#39; gcc dwarf builtin, which is used to return from exception
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae5a57fe9fd413df909ab121ca1a813c7" />
<EnumerationListItem name="EH_SJLJ_SETJMP">
RESULT, OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110ae5a57fe9fd413df909ab121ca1a813c7">EH&#95;SJLJ&#95;SETJMP(INCHAIN, buffer)</a> This corresponds to the eh.sjlj.setjmp intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a122a450e069003dc86859ef47ab6e278" />
<EnumerationListItem name="EH_SJLJ_LONGJMP">
OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110a122a450e069003dc86859ef47ab6e278">EH&#95;SJLJ&#95;LONGJMP(INCHAIN, buffer)</a> This corresponds to the eh.sjlj.longjmp intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2e0f3a93e85a46b2ebac7330c2a0c581" />
<EnumerationListItem name="EH_SJLJ_SETUP_DISPATCH">
OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110a2e0f3a93e85a46b2ebac7330c2a0c581">EH&#95;SJLJ&#95;SETUP&#95;DISPATCH(INCHAIN)</a> The target initializes the dispatch table here
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac479e53ca98903b1028ec80e12fb0af8" />
<EnumerationListItem name="TargetConstant">
TargetConstant&#42; - Like Constant&#42;, but the DAG does not do any folding, simplification, or lowering of the constant
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a95cd714ab601765342e2ec9f6ba2cb34" />
<EnumerationListItem name="TargetConstantFP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a87b8176af163ee944af127081d24f4a2" />
<EnumerationListItem name="TargetGlobalAddress">
TargetGlobalAddress - Like GlobalAddress, but the DAG does no folding or anything else with this node, and this is valid in the target-specific dag, turning into a GlobalAddress operand
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110afc9ad7857b7faf49dcde3dcf434e22a6" />
<EnumerationListItem name="TargetGlobalTLSAddress">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa84894f4966964ef9fc79f9515a6c875" />
<EnumerationListItem name="TargetFrameIndex">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a603c0651ff8c3a929c5e1d8b9a8f14cb" />
<EnumerationListItem name="TargetJumpTable">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a038a7f124b4118456a27a739c03650bf" />
<EnumerationListItem name="TargetConstantPool">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a59b314018a929255951f01f8daaae72f" />
<EnumerationListItem name="TargetExternalSymbol">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1b7eba375863a0e80549eb1a782c5683" />
<EnumerationListItem name="TargetBlockAddress">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aabb68e91001557f73ff8af63eb8d5883" />
<EnumerationListItem name="MCSymbol">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a606393d2a8329de83a61d6f6447d1035" />
<EnumerationListItem name="TargetIndex">
TargetIndex - Like a constant pool entry, but with completely target-dependent semantics
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c" />
<EnumerationListItem name="INTRINSIC_WO_CHAIN">
RESULT = <a href="#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">INTRINSIC&#95;WO&#95;CHAIN(INTRINSICID, arg1, arg2, ...)</a> This node represents a target intrinsic function with no side effects
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9" />
<EnumerationListItem name="INTRINSIC_W_CHAIN">
RESULT,OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">INTRINSIC&#95;W&#95;CHAIN(INCHAIN, INTRINSICID, arg1, ...)</a> This node represents a target intrinsic function with side effects that returns a result
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140" />
<EnumerationListItem name="INTRINSIC_VOID">
OUTCHAIN = <a href="#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">INTRINSIC&#95;VOID(INCHAIN, INTRINSICID, arg1, arg2, ...)</a> This node represents a target intrinsic function with side effects that does not return a result
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080" />
<EnumerationListItem name="CopyToReg">
CopyToReg - This node has three operands: a chain, a register number to set to this value, and a value
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6" />
<EnumerationListItem name="CopyFromReg">
CopyFromReg - This node indicates that the input value is a virtual or physical register that is defined outside of the scope of this <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a>
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d" />
<EnumerationListItem name="UNDEF">
UNDEF - An undefined node
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef" />
<EnumerationListItem name="FREEZE">
FREEZE - <a href="#a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef">FREEZE(VAL)</a> returns an arbitrary value if VAL is UNDEF (or is evaluated to UNDEF), or returns VAL otherwise
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675" />
<EnumerationListItem name="EXTRACT_ELEMENT">
EXTRACT&#95;ELEMENT - This is used to get the lower or upper (determined by a <a href="/docs/api/classes/llvm/constant">Constant</a>, which is required to be operand #1) half of the integer or float value specified as operand #0
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf" />
<EnumerationListItem name="BUILD_PAIR">
BUILD&#95;PAIR - This is the opposite of EXTRACT&#95;ELEMENT in some ways
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1" />
<EnumerationListItem name="MERGE_VALUES">
MERGE&#95;VALUES - This node takes multiple discrete operands and returns them all as its individual results
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" />
<EnumerationListItem name="ADD">
Simple integer binary arithmetic operators
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c" />
<EnumerationListItem name="SUB">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c" />
<EnumerationListItem name="MUL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300" />
<EnumerationListItem name="SDIV">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8" />
<EnumerationListItem name="UDIV">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3" />
<EnumerationListItem name="SREM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28" />
<EnumerationListItem name="UREM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd" />
<EnumerationListItem name="SMUL_LOHI">
SMUL&#95;LOHI/UMUL&#95;LOHI - Multiply two integers of type iN, producing a signed/unsigned value of type i&#91;2&#42;N&#93;, and return the full value as two results, each of type iN
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d" />
<EnumerationListItem name="UMUL_LOHI">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a" />
<EnumerationListItem name="SDIVREM">
SDIVREM/UDIVREM - Divide two integers and produce both a quotient and remainder result
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada" />
<EnumerationListItem name="UDIVREM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110acc20c926003b2af97ba08689176e7130" />
<EnumerationListItem name="CARRY_FALSE">
CARRY&#95;FALSE - This node is used when folding other nodes, like ADDC/SUBC, which indicate the carry result is always false
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2" />
<EnumerationListItem name="ADDC">
Carry-setting nodes for multiple precision addition and subtraction
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d" />
<EnumerationListItem name="SUBC">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256" />
<EnumerationListItem name="ADDE">
Carry-using nodes for multiple precision addition and subtraction
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13" />
<EnumerationListItem name="SUBE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab0f1e3ed26108fec69eb97209c0e39bf" />
<EnumerationListItem name="UADDO_CARRY">
Carry-using nodes for multiple precision addition and subtraction
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac81ebcd59d629d8680e50ffba9855255" />
<EnumerationListItem name="USUBO_CARRY">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af9eda6a77c3228cd36537469a7425133" />
<EnumerationListItem name="SADDO_CARRY">
Carry-using overflow-aware nodes for multiple precision addition and subtraction
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a139dc5419039d94496e69dbb264251b5" />
<EnumerationListItem name="SSUBO_CARRY">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92" />
<EnumerationListItem name="SADDO">
RESULT, BOOL = &#91;SU&#93;ADDO(LHS, RHS) - Overflow-aware nodes for addition
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9" />
<EnumerationListItem name="UADDO">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7" />
<EnumerationListItem name="SSUBO">
Same for subtraction
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500" />
<EnumerationListItem name="USUBO">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951" />
<EnumerationListItem name="SMULO">
Same for multiplication
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e" />
<EnumerationListItem name="UMULO">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af1b946afff631cee7aa6de570bef7785" />
<EnumerationListItem name="SADDSAT">
RESULT = &#91;US&#93;ADDSAT(LHS, RHS) - Perform saturation addition on 2 integers with the same bit width (W)
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5e433873c201ad85c30e42da1ae05977" />
<EnumerationListItem name="UADDSAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a77984d86d70df1f3229da7a5119652a9" />
<EnumerationListItem name="SSUBSAT">
RESULT = &#91;US&#93;SUBSAT(LHS, RHS) - Perform saturation subtraction on 2 integers with the same bit width (W)
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a89166b38f12c0bd3e8a61d8f1a5a8bc8" />
<EnumerationListItem name="USUBSAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa30a145a99902daca036d039378abca2" />
<EnumerationListItem name="SSHLSAT">
RESULT = &#91;US&#93;SHLSAT(LHS, RHS) - Perform saturation left shift
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5ae4b108d3f627b66f3b1e5da51f4587" />
<EnumerationListItem name="USHLSAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1a7f3f523e22ac3df6332e625289a7e6" />
<EnumerationListItem name="SMULFIX">
RESULT = &#91;US&#93;MULFIX(LHS, RHS, SCALE) - Perform fixed point multiplication on 2 integers with the same width and scale
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a293cdca810c396f99a2bd63b017dd943" />
<EnumerationListItem name="UMULFIX">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a26a7dd56cd899cec0a1f6d2443f91db4" />
<EnumerationListItem name="SMULFIXSAT">
Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the min and max values representable by the bits of the first 2 operands
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaab3219acc86e3b3a199effbb69aa07a" />
<EnumerationListItem name="UMULFIXSAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a470242ff0d0c1f979101aa369a3a410e" />
<EnumerationListItem name="SDIVFIX">
RESULT = &#91;US&#93;DIVFIX(LHS, RHS, SCALE) - Perform fixed point division on 2 integers with the same width and scale
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaa5af2aa3cc2e31b44b69d43e13235be" />
<EnumerationListItem name="UDIVFIX">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aadc85d973be8149bbaa5f372aa1faf3e" />
<EnumerationListItem name="SDIVFIXSAT">
Same as the corresponding unsaturated fixed point instructions, but the result is clamped between the min and max values representable by the bits of the first 2 operands
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5c5ebc516cae422508ee0c062ef6b593" />
<EnumerationListItem name="UDIVFIXSAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf" />
<EnumerationListItem name="FADD">
Simple binary floating point operators
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad" />
<EnumerationListItem name="FSUB">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178" />
<EnumerationListItem name="FMUL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e" />
<EnumerationListItem name="FDIV">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da" />
<EnumerationListItem name="FREM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad11fa7fd2a91d210ecbdf09d56cd9f42" />
<EnumerationListItem name="STRICT_FADD">
Constrained versions of the binary floating point operators
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad6192a54cb1dfeca8173749cc735269a" />
<EnumerationListItem name="STRICT_FSUB">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4b912b6be299d30d75b876e939d16fd6" />
<EnumerationListItem name="STRICT_FMUL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4151e13f7626f6d790d58c0fa444f32e" />
<EnumerationListItem name="STRICT_FDIV">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aacf4034f48b7e32a9e20bfedbb5502bd" />
<EnumerationListItem name="STRICT_FREM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a26ff7f7547f66e1a4f6d5e7efe4b2f59" />
<EnumerationListItem name="STRICT_FMA">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a476844aad24870fab3d132b5fe6b1f37" />
<EnumerationListItem name="STRICT_FSQRT">
Constrained versions of libm-equivalent floating point intrinsics
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a65a342694a17f4a1db771dbc36d31cc9" />
<EnumerationListItem name="STRICT_FPOW">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7acf26c84b90a50efe9898bc9bcd8d18" />
<EnumerationListItem name="STRICT_FPOWI">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110addd63c6d866c8a8020a0cc4de467b285" />
<EnumerationListItem name="STRICT_FLDEXP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a06c721642eadaa31c37384b39fe11387" />
<EnumerationListItem name="STRICT_FSIN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae2047d551dd66943aa285b4c7eab0766" />
<EnumerationListItem name="STRICT_FCOS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad8ae8131038d9b94abd2880812bf5b0e" />
<EnumerationListItem name="STRICT_FTAN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a548c5ee9bfffd516c18b0844d8916d98" />
<EnumerationListItem name="STRICT_FASIN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110afc1699b53cce73a1a89fa9190db8f2f8" />
<EnumerationListItem name="STRICT_FACOS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5fc35989024437e6878d228dce85b34d" />
<EnumerationListItem name="STRICT_FATAN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1c24a514835d74a2a0b441825a622cef" />
<EnumerationListItem name="STRICT_FATAN2">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9b07fb8cd5a1230b0f736489ddd9eebc" />
<EnumerationListItem name="STRICT_FSINH">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac9090021eb9a063125475a3d2f380af2" />
<EnumerationListItem name="STRICT_FCOSH">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a244401fe9aee94da72b7f0fb6b095a45" />
<EnumerationListItem name="STRICT_FTANH">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aba2dfbb2100ec6aee6e5b52bc713c26a" />
<EnumerationListItem name="STRICT_FEXP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad5d3bf9997ecfea792abc058e7d39e72" />
<EnumerationListItem name="STRICT_FEXP2">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad795680a8d2d37bdede6696d72f41c35" />
<EnumerationListItem name="STRICT_FLOG">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad227f160898f13eeb05150f03de8d40b" />
<EnumerationListItem name="STRICT_FLOG10">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a409f18d3c3acb29ab844e9942441cc4b" />
<EnumerationListItem name="STRICT_FLOG2">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af57a22f2843a1c3a79d17350945ede58" />
<EnumerationListItem name="STRICT_FRINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae463c3e40819d6e9de30d7d858867ef4" />
<EnumerationListItem name="STRICT_FNEARBYINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a92f7a0e4dfe860ff938d463d84270ba3" />
<EnumerationListItem name="STRICT_FMAXNUM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a98f18e85e4e6421f5c859680602a4c1f" />
<EnumerationListItem name="STRICT_FMINNUM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1fb1e48394636004fd75f5916f0d730f" />
<EnumerationListItem name="STRICT_FCEIL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab74cbb3933c5f5d2cc90d299836c05cc" />
<EnumerationListItem name="STRICT_FFLOOR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab0953e80e4e94f6ded9680e64c5df5cc" />
<EnumerationListItem name="STRICT_FROUND">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab7d5c27c800b79a02a1492f1965af72f" />
<EnumerationListItem name="STRICT_FROUNDEVEN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a883c1084962f12018ca0fe3e1222fa7d" />
<EnumerationListItem name="STRICT_FTRUNC">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a6bd04c8da718875a071107ede0f362d6" />
<EnumerationListItem name="STRICT_LROUND">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110adef1eba7d8c2a0db4a94d7327d217c90" />
<EnumerationListItem name="STRICT_LLROUND">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa7fc883444df66de315a684ecf5f5e2d" />
<EnumerationListItem name="STRICT_LRINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad4892124e4817d9807dcf39808016bc4" />
<EnumerationListItem name="STRICT_LLRINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a917038ef7ae3264e336457da0f75e95b" />
<EnumerationListItem name="STRICT_FMAXIMUM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3093a04e2918e155f32d435e2f974e88" />
<EnumerationListItem name="STRICT_FMINIMUM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed" />
<EnumerationListItem name="STRICT_FP_TO_SINT">
STRICT&#95;FP&#95;TO&#95;&#91;US&#93;INT - Convert a floating point value to a signed or unsigned integer
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579" />
<EnumerationListItem name="STRICT_FP_TO_UINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6" />
<EnumerationListItem name="STRICT_SINT_TO_FP">
STRICT&#95;&#91;US&#93;INT&#95;TO&#95;FP - Convert a signed or unsigned integer to a floating point value
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab" />
<EnumerationListItem name="STRICT_UINT_TO_FP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba" />
<EnumerationListItem name="STRICT_FP_ROUND">
X = <a href="#a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba">STRICT&#95;FP&#95;ROUND(Y, TRUNC)</a> - Rounding &#39;Y&#39; from a larger floating point type down to the precision of the destination VT
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac47e026e409ff39f319cbb3b096863e6" />
<EnumerationListItem name="STRICT_FP_EXTEND">
X = <a href="#a22ea9cec080dd5f4f47ba234c2f59110ac47e026e409ff39f319cbb3b096863e6">STRICT&#95;FP&#95;EXTEND(Y)</a> - Extend a smaller FP type into a larger FP type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f" />
<EnumerationListItem name="STRICT_FSETCC">
STRICT&#95;FSETCC/STRICT&#95;FSETCCS - Constrained versions of SETCC, used for floating-point operands only
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4" />
<EnumerationListItem name="STRICT_FSETCCS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a40b296b7db128b2d63f81a95efc5a311" />
<EnumerationListItem name="FPTRUNC_ROUND">
FPTRUNC&#95;ROUND - This corresponds to the fptrunc&#95;round intrinsic
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254" />
<EnumerationListItem name="FMA">
FMA - Perform a &#42; b + c with no intermediate rounding step
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a2415bea72c995bb9cf9f85bbbf90bcd7" />
<EnumerationListItem name="FMAD">
FMAD - Perform a &#42; b + c, while getting the same result as the separately rounded operations
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221" />
<EnumerationListItem name="FCOPYSIGN">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">FCOPYSIGN(X, Y)</a> - Return the value of X with the sign of Y
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a130b6a6d409367c8a61dd14dfa39785c" />
<EnumerationListItem name="FGETSIGN">
INT = <a href="#a22ea9cec080dd5f4f47ba234c2f59110a130b6a6d409367c8a61dd14dfa39785c">FGETSIGN(FP)</a> - Return the sign bit of the specified floating point value as an integer 0/1 value
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a74a787311d3ab9a17ee0acde7b6a6b14" />
<EnumerationListItem name="FCANONICALIZE">
Returns platform specific canonical encoding of a floating point number
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a76b6d3008e806ea613323ff316ef72c3" />
<EnumerationListItem name="IS_FPCLASS">
Performs a check of floating point class property, defined by IEEE-754
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32" />
<EnumerationListItem name="BUILD_VECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">BUILD&#95;VECTOR(ELT0, ELT1, ELT2, ELT3,...)</a> - Return a fixed-width vector with the specified, possibly variable, elements
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9" />
<EnumerationListItem name="INSERT_VECTOR_ELT">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">INSERT&#95;VECTOR&#95;ELT(VECTOR, VAL, IDX)</a> - Returns VECTOR with the element at IDX replaced with VAL
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd" />
<EnumerationListItem name="EXTRACT_VECTOR_ELT">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">EXTRACT&#95;VECTOR&#95;ELT(VECTOR, IDX)</a> - Returns a single element from VECTOR identified by the (potentially variable) element number IDX
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5" />
<EnumerationListItem name="CONCAT_VECTORS">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">CONCAT&#95;VECTORS(VECTOR0, VECTOR1, ...)</a> - Given a number of values of vector type with the same length and element type, this produces a concatenated vector result value, with length equal to the sum of the lengths of the input vectors
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" />
<EnumerationListItem name="INSERT_SUBVECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">INSERT&#95;SUBVECTOR(VECTOR1, VECTOR2, IDX)</a> - Returns a vector with VECTOR2 inserted into VECTOR1
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf" />
<EnumerationListItem name="EXTRACT_SUBVECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">EXTRACT&#95;SUBVECTOR(VECTOR, IDX)</a> - Returns a subvector from VECTOR
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af5b978686fa3409a40ce3abe447db653" />
<EnumerationListItem name="VECTOR_DEINTERLEAVE">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110af5b978686fa3409a40ce3abe447db653">VECTOR&#95;DEINTERLEAVE(VEC1, VEC2)</a> - Returns two vectors with all input and output vectors having the same type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7314e9c42c2c93e3786adfd12aee39d7" />
<EnumerationListItem name="VECTOR_INTERLEAVE">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a7314e9c42c2c93e3786adfd12aee39d7">VECTOR&#95;INTERLEAVE(VEC1, VEC2)</a> - Returns two vectors with all input and output vectors having the same type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aad7728df1343db6f976857aaa2e945ee" />
<EnumerationListItem name="VECTOR_REVERSE">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110aad7728df1343db6f976857aaa2e945ee">VECTOR&#95;REVERSE(VECTOR)</a> - Returns a vector, of the same type as VECTOR, whose elements are shuffled using the following algorithm: RESULT&#91;i&#93; = VECTOR&#91;VECTOR.ElementCount - 1 - i&#93;
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68" />
<EnumerationListItem name="VECTOR_SHUFFLE">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">VECTOR&#95;SHUFFLE(VEC1, VEC2)</a> - Returns a vector, of the same type as VEC1/VEC2
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad55a17543ef86f6d46aebb45028a9067" />
<EnumerationListItem name="VECTOR_SPLICE">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110ad55a17543ef86f6d46aebb45028a9067">VECTOR&#95;SPLICE(VEC1, VEC2, IMM)</a> - Returns a subvector of the same type as VEC1/VEC2 from <a href="#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">CONCAT&#95;VECTORS(VEC1, VEC2)</a>, based on the IMM in two ways
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75" />
<EnumerationListItem name="SCALAR_TO_VECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">SCALAR&#95;TO&#95;VECTOR(VAL)</a> - This represents the operation of loading a scalar value into element 0 of the resultant vector type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1" />
<EnumerationListItem name="SPLAT_VECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">SPLAT&#95;VECTOR(VAL)</a> - Returns a vector with the scalar value VAL duplicated in all lanes
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ad358f0823a936bde7edd419ab1058bd4" />
<EnumerationListItem name="SPLAT_VECTOR_PARTS">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110ad358f0823a936bde7edd419ab1058bd4">SPLAT&#95;VECTOR&#95;PARTS(SCALAR1, SCALAR2, ...)</a> - Returns a vector with the scalar values joined together and then duplicated in all lanes
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a73ec2109e5056d5cb07dad24ddd848c3" />
<EnumerationListItem name="STEP_VECTOR">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a73ec2109e5056d5cb07dad24ddd848c3">STEP&#95;VECTOR(IMM)</a> - Returns a scalable vector whose lanes are comprised of a linear sequence of unsigned values starting from 0 with a step of IMM, where IMM must be a TargetConstant with type equal to the vector element type
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110adb06c311948bd9fb944ab3c433138181" />
<EnumerationListItem name="VECTOR_COMPRESS">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110adb06c311948bd9fb944ab3c433138181">VECTOR&#95;COMPRESS(Vec, Mask, Passthru)</a> consecutively place vector elements based on mask e.g., vec = &#123;A, B, C, D&#125; and mask = &#123;1, 0, 1, 0&#125; --&gt; &#123;A, C, ?
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5" />
<EnumerationListItem name="MULHU">
MULHU/MULHS - Multiply high - Multiply two integers of type iN, producing an unsigned/signed value of type i&#91;2&#42;N&#93;, then return the top part
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e" />
<EnumerationListItem name="MULHS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110acc5444f2e2933b551e3afbdd93a9bfc8" />
<EnumerationListItem name="AVGFLOORS">
AVGFLOORS/AVGFLOORU - Averaging add - Add two integers using an integer of type i&#91;N+1&#93;, halving the result by shifting it one bit right
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5096628a43b16ff34ace64193ded1c93" />
<EnumerationListItem name="AVGFLOORU">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a55a4b1d94ca6176bcb5449196d67e798" />
<EnumerationListItem name="AVGCEILS">
AVGCEILS/AVGCEILU - Rounding averaging add - Add two integers using an integer of type i&#91;N+2&#93;, add 1 and halve the result by shifting it one bit right
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8489c40b1b3f92b0c4fc98d06099c441" />
<EnumerationListItem name="AVGCEILU">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af798622367e75c5536666dbfec5d5ea3" />
<EnumerationListItem name="ABDS">
ABDS/ABDU - Absolute difference - Return the absolute difference between two numbers interpreted as signed/unsigned
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aff129f5ab4fbc8279e7aaacb45f840b1" />
<EnumerationListItem name="ABDU">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70" />
<EnumerationListItem name="SMIN">
&#91;US&#93;&#123;MIN/MAX&#125; - Binary minimum or maximum of signed or unsigned integers
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b" />
<EnumerationListItem name="SMAX">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d" />
<EnumerationListItem name="UMIN">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b" />
<EnumerationListItem name="UMAX">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac9cda41d5b1ac3a0babb77b881b506eb" />
<EnumerationListItem name="SCMP">
&#91;US&#93;CMP - 3-way comparison of signed or unsigned integers
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a482ae65625bd4d6059f7259b88ac4dbc" />
<EnumerationListItem name="UCMP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" />
<EnumerationListItem name="AND">
Bitwise operators - logical and, logical or, logical xor
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4" />
<EnumerationListItem name="OR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1" />
<EnumerationListItem name="XOR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b" />
<EnumerationListItem name="ABS">
ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997" />
<EnumerationListItem name="SHL">
Shift and rotation operations
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1" />
<EnumerationListItem name="SRA">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98" />
<EnumerationListItem name="SRL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d" />
<EnumerationListItem name="ROTL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715" />
<EnumerationListItem name="ROTR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a822b0d02b601898e2d6db5b39e12cc8a" />
<EnumerationListItem name="FSHL">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a874350de5b4f6b8f4db13940e17ed81b" />
<EnumerationListItem name="FSHR">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994" />
<EnumerationListItem name="BSWAP">
Byte Swap and Counting operators
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b" />
<EnumerationListItem name="CTTZ">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c" />
<EnumerationListItem name="CTLZ">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214" />
<EnumerationListItem name="CTPOP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d" />
<EnumerationListItem name="BITREVERSE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aa47439d20ce0879ea68ca293e018b4f5" />
<EnumerationListItem name="PARITY">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a601e66a26efd05520f7cb26aef3af340" />
<EnumerationListItem name="CTTZ_ZERO_UNDEF">
Bit counting operators with an undefined result for zero inputs
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a0340c8d57d1dcebc43a00412989583d3" />
<EnumerationListItem name="CTLZ_ZERO_UNDEF">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97" />
<EnumerationListItem name="SELECT">
<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbankselect-cpp/#a09bc27545df3b02401428427d0b5ce6f">Select(COND, TRUEVAL, FALSEVAL)</a>
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c" />
<EnumerationListItem name="VSELECT">
Select with a vector condition (op #0) and two vector operands (ops #1 and #2), returning a vector result
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3" />
<EnumerationListItem name="SELECT_CC">
Select with condition operator - This selects between a true value and a false value (ops #2 and #3) based on the boolean result of comparing the lhs and rhs (ops #0 and #1) of a conditional expression with the condition code in op #4, a <a href="/docs/api/classes/llvm/condcodesdnode">CondCodeSDNode</a>
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" />
<EnumerationListItem name="SETCC">
SetCC operator - This evaluates to a true value iff the condition is true
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a6bb33e400f29724907dc27ced04e9038" />
<EnumerationListItem name="SETCCCARRY">
Like SetCC, ops #0 and #1 are the LHS and RHS operands to compare, but op #2 is a boolean indicating if there is an incoming carry
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f" />
<EnumerationListItem name="SHL_PARTS">
SHL&#95;PARTS/SRA&#95;PARTS/SRL&#95;PARTS - These operators are used for expanded integer shift operations
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1" />
<EnumerationListItem name="SRA_PARTS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759" />
<EnumerationListItem name="SRL_PARTS">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602" />
<EnumerationListItem name="SIGN_EXTEND">
Conversion operators
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e" />
<EnumerationListItem name="ZERO_EXTEND">
ZERO&#95;EXTEND - Used for integer types, zeroing the new bits
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d" />
<EnumerationListItem name="ANY_EXTEND">
ANY&#95;EXTEND - Used for integer types. The high bits are undefined
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3" />
<EnumerationListItem name="TRUNCATE">
TRUNCATE - Completely drop the high bits
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af78365e835dbc10df18c1cd5d8853fd0" />
<EnumerationListItem name="TRUNCATE_SSAT_S">
TRUNCATE&#95;&#91;SU&#93;SAT&#95;&#91;SU&#93; - Truncate for saturated operand &#91;SU&#93; located in middle, prefix for <code>SAT</code> means indicates whether existing truncate target was a signed operation
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a694c9a71596643f6ddd4ee767666cf43" />
<EnumerationListItem name="TRUNCATE_SSAT_U">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110af81ec85e716e986c5555135612f62b29" />
<EnumerationListItem name="TRUNCATE_USAT_U">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2" />
<EnumerationListItem name="SINT_TO_FP">
&#91;SU&#93;INT&#95;TO&#95;FP - These operators convert integers (whose interpreted sign depends on the first letter) to floating point
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8" />
<EnumerationListItem name="UINT_TO_FP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e" />
<EnumerationListItem name="SIGN_EXTEND_INREG">
SIGN&#95;EXTEND&#95;INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in a large integer register (e.g
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110aaa275bf149ab5df1067cfb721936ecbc" />
<EnumerationListItem name="ANY_EXTEND_VECTOR_INREG">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110aaa275bf149ab5df1067cfb721936ecbc">ANY&#95;EXTEND&#95;VECTOR&#95;INREG(Vector)</a> - This operator represents an in-register any-extension of the low lanes of an integer vector
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a3893859b5caa079593b9bf91b96e05fb" />
<EnumerationListItem name="SIGN_EXTEND_VECTOR_INREG">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110a3893859b5caa079593b9bf91b96e05fb">SIGN&#95;EXTEND&#95;VECTOR&#95;INREG(Vector)</a> - This operator represents an in-register sign-extension of the low lanes of an integer vector
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110adf7f4fc30c272a1987e075d7470df84c" />
<EnumerationListItem name="ZERO_EXTEND_VECTOR_INREG">
<a href="#a22ea9cec080dd5f4f47ba234c2f59110adf7f4fc30c272a1987e075d7470df84c">ZERO&#95;EXTEND&#95;VECTOR&#95;INREG(Vector)</a> - This operator represents an in-register zero-extension of the low lanes of an integer vector
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210" />
<EnumerationListItem name="FP_TO_SINT">
FP&#95;TO&#95;&#91;US&#93;INT - Convert a floating point value to a signed or unsigned integer
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987" />
<EnumerationListItem name="FP_TO_UINT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae4a4e2126c6db34e2dfd71b6bd0408ee" />
<EnumerationListItem name="FP_TO_SINT_SAT">
FP&#95;TO&#95;&#91;US&#93;INT&#95;SAT - Convert floating point value in operand 0 to a signed or unsigned scalar integer type given in operand 1 with the following semantics:
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a98661814400e72a77f5ed4e088c06937" />
<EnumerationListItem name="FP_TO_UINT_SAT">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb" />
<EnumerationListItem name="FP_ROUND">
X = <a href="#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">FP&#95;ROUND(Y, TRUNC)</a> - Rounding &#39;Y&#39; from a larger floating point type down to the precision of the destination VT
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a89f3afc3fa907ff83759c6c76d97a973" />
<EnumerationListItem name="GET_ROUNDING">
Returns current rounding mode: -1 Undefined 0 Round to 0 1 Round to nearest, ties to even 2 Round to +inf 3 Round to -inf 4 Round to nearest, ties to zero Other values are target dependent
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a041c4b27006496ee8d8bcdf72e248632" />
<EnumerationListItem name="CONVERGENCECTRL_ANCHOR">
Set rounding mode
</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a5a787d44a3bcbc803d314896056d9569" />
<EnumerationListItem name="CONVERGENCECTRL_ENTRY">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110adef60c4df07ee437cd2714f7b18f93f2" />
<EnumerationListItem name="CONVERGENCECTRL_LOOP">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a509e81081ec1935d3f4f0df758c60e0f" />
<EnumerationListItem name="CONVERGENCECTRL_GLUE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110ae243ce466d350b1aca774a6ae9aea81c" />
<EnumerationListItem name="EXPERIMENTAL_VECTOR_HISTOGRAM">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a29b106f7933f1b79281c4964bcbee807" />
<EnumerationListItem name="VECTOR_FIND_LAST_ACTIVE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110addc63b0e91a7c2b397e7908052d8caf9" />
<EnumerationListItem name="CLEAR_CACHE">

</EnumerationListItem>

<Link id="a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1" />
<EnumerationListItem name="BUILTIN_OP_END">
BUILTIN&#95;OP&#95;END - This must be the last enum value in this list
</EnumerationListItem>

</EnumerationList>

Targets may also define target-dependent operator codes for SDNodes. For example, on x86, these are the enum values in the <a href="/docs/api/namespaces/llvm/x86isd">X86ISD</a> namespace. Targets should aim to use target-independent operators to model their instruction sets as much as possible, and only use target-dependent operators when they have special requirements.

Finally, during and after selection proper, SNodes may use special operator codes that correspond directly with <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> opcodes. These are used to represent selected instructions. See the isMachineOpcode() and getMachineOpcode() member functions of <a href="/docs/api/classes/llvm/sdnode">SDNode</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l00040">40</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### allOperandsUndef() {#a933d79e63e855d7c90bf161355c008ec}

<MemberDefinition
  prototype={<>bool llvm::ISD::allOperandsUndef (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the node has at least one operand and all operands of the specified node are <a href="#a22ea9cec080dd5f4f47ba234c2f59110a7c6d8f265e9e16e5debdb9a536b55d3d">ISD::UNDEF</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00127">127</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00350">350</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getBaseOpcodeForVP() {#a67022d78a6d8ee4377558da9ff259b8b}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; llvm::ISD::getBaseOpcodeForVP (unsigned Opcode, bool hasFPExcept)</>}>
Translate this VP Opcode to its corresponding non-VP Opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01526">1526</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00576">576</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getExtForLoadExtType() {#a2fdb5c9abf8403d4dbf0d8ae59d89916}

<MemberDefinition
  prototype={<>ISD::NodeType llvm::ISD::getExtForLoadExtType (bool IsFP, <a href="#ad4d48171b87ca51ff54c10a436bac4d7">LoadExtType</a> ExtType)</>}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01594">1594</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00601">601</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getInverseMinMaxOpcode() {#ab0dd9a8bb9b1e116d0a0c3c63a92c64c}

<MemberDefinition
  prototype="ISD::NodeType llvm::ISD::getInverseMinMaxOpcode (unsigned MinMaxOpc)">
Given a <code>MinMaxOpc</code> of <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MIN or <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MAX, returns <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MAX and <a href="/docs/api/namespaces/llvm/isd">ISD</a>::(U|S)MIN, respectively.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01504">1504</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00433">433</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getSetCCAndOperation() {#a06081b690c5f0c0be1e6c520585c2b5c}

<MemberDefinition
  prototype={<>ISD::CondCode llvm::ISD::getSetCCAndOperation (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Op1, <a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Op2, <a href="/docs/api/structs/llvm/evt">EVT</a> Type)</>}>
Return the result of a logical AND between different comparisons of identical values: ((X op1 Y) &amp; (X op2 Y)).

This function returns SETCC&#95;INVALID if it is not possible to represent the resultant comparison.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01714">1714</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00688">688</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getSetCCInverse() {#a5fbc38db5c4f3ef878ab19245d3f381d}

<MemberDefinition
  prototype={<>ISD::CondCode llvm::ISD::getSetCCInverse (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Op, <a href="/docs/api/structs/llvm/evt">EVT</a> Type)</>}>
Return the operation corresponding to !(X op Y), where &#39;op&#39; is a valid SetCC operation.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01679">1679</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00639">639</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getSetCCOrOperation() {#af1bf9aaeb72d421a1ef57a1a1e6fac92}

<MemberDefinition
  prototype={<>ISD::CondCode llvm::ISD::getSetCCOrOperation (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Op1, <a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Op2, <a href="/docs/api/structs/llvm/evt">EVT</a> Type)</>}>
Return the result of a logical OR between different comparisons of identical values: ((X op1 Y) | (X op2 Y)).

This function returns SETCC&#95;INVALID if it is not possible to represent the resultant comparison.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01709">1709</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00667">667</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getSetCCSwappedOperands() {#a9cc23aed232ccdeadbd8648c349236a6}

<MemberDefinition
  prototype={<>ISD::CondCode llvm::ISD::getSetCCSwappedOperands (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Operation)</>}>
Return the operation corresponding to (Y op X) when given the operation for (X op Y).

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01704">1704</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00616">616</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getUnorderedFlavor() {#a7cfab76369f71a9f62a02815c5aa0777}

<MemberDefinition
  prototype={<>unsigned llvm::ISD::getUnorderedFlavor (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Cond)</>}
  labels = {["inline"]}>
This function returns 0 if the condition is always false if an operand is a NaN, 1 if the condition is always true if the operand is a NaN, and 2 if the condition is undefined if the operand is a NaN.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01673">1673</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### getVecReduceBaseOpcode() {#ace75a0fc6736a8bf8b8187083078354d}

<MemberDefinition
  prototype="ISD::NodeType llvm::ISD::getVecReduceBaseOpcode (unsigned VecReduceOpcode)">
Get underlying scalar opcode for VECREDUCE opcode.

For example <a href="#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> for ISD::VECREDUCE&#95;AND.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01508">1508</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00448">448</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getVPExplicitVectorLengthIdx() {#a8d086c45b7e89dc21157d97b9fc150a5}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; llvm::ISD::getVPExplicitVectorLengthIdx (unsigned Opcode)</>}>
The operand position of the explicit vector length parameter.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01523">1523</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00565">565</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getVPForBaseOpcode() {#a9d44a0b302d0ccccb3aef22380071bc6}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; llvm::ISD::getVPForBaseOpcode (unsigned Opcode)</>}>
Translate this non-VP Opcode to its corresponding VP Opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01529">1529</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00590">590</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### getVPMaskIdx() {#a7437e83b31f58ab47107029f63bd70b0}

<MemberDefinition
  prototype={<>std::optional&lt; unsigned &gt; llvm::ISD::getVPMaskIdx (unsigned Opcode)</>}>
The operand position of the vector mask.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01520">1520</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00553">553</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isBitwiseLogicOp() {#a6b220b2107d211a5db501de58981e214}

<MemberDefinition
  prototype="bool llvm::ISD::isBitwiseLogicOp (unsigned Opcode)"
  labels = {["inline"]}>
Whether this is bitwise logic opcode.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01498">1498</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isBuildVectorAllOnes() {#ac78d4df51ca05e4fb1630a01e07de434}

<MemberDefinition
  prototype={<>bool llvm::ISD::isBuildVectorAllOnes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR where all of the elements are ~0 or undef.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00107">107</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00279">279</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isBuildVectorAllZeros() {#aaac3e239cbdfe15a8e9bad4f8e1e3a95}

<MemberDefinition
  prototype={<>bool llvm::ISD::isBuildVectorAllZeros (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR where all of the elements are 0 or undef.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00111">111</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00283">283</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isBuildVectorOfConstantFPSDNodes() {#abf3a86e6cdc4fe3dbd4e618c2f7a64c2}

<MemberDefinition
  prototype={<>bool llvm::ISD::isBuildVectorOfConstantFPSDNodes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR node of all <a href="/docs/api/classes/llvm/constantfpsdnode">ConstantFPSDNode</a> or undef.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00119">119</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00300">300</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isBuildVectorOfConstantSDNodes() {#a2f37af786c5ba90887c1b4ec137a066c}

<MemberDefinition
  prototype={<>bool llvm::ISD::isBuildVectorOfConstantSDNodes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the specified node is a BUILD&#95;VECTOR node of all <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> or undef.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00115">115</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00287">287</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isConstantSplatVector() {#aafb64237a88493be2c913b0a51630a0f}

<MemberDefinition
  prototype={<>bool llvm::ISD::isConstantSplatVector (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; SplatValue)</>}>
<a href="/docs/api/classes/node">Node</a> predicates.

If N is a BUILD&#95;VECTOR or SPLAT&#95;VECTOR node whose elements are all the same constant or undefined, return true and return the constant value in <code>SplatValue</code>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00091">91</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00153">153</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isConstantSplatVectorAllOnes() {#a08b1839785665aed1d6e91dd72764713}

<MemberDefinition
  prototype={<>bool llvm::ISD::isConstantSplatVectorAllOnes (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool BuildVectorOnly=false)</>}>
Return true if the specified node is a BUILD&#95;VECTOR or SPLAT&#95;VECTOR where all of the elements are ~0 or undef.

If <code>BuildVectorOnly</code> is set to true, it only checks BUILD&#95;VECTOR.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00096">96</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00188">188</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isConstantSplatVectorAllZeros() {#a531723c97a9c44056fc4996bde57229e}

<MemberDefinition
  prototype={<>bool llvm::ISD::isConstantSplatVectorAllZeros (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, bool BuildVectorOnly=false)</>}>
Return true if the specified node is a BUILD&#95;VECTOR or SPLAT&#95;VECTOR where all of the elements are 0 or undef.

If <code>BuildVectorOnly</code> is set to true, it only checks BUILD&#95;VECTOR.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00102">102</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00237">237</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isEXTLoad() {#a910795e8d77c1545da0683c0e1cb81ee}

<MemberDefinition
  prototype={<>bool llvm::ISD::isEXTLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a EXTLOAD.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03221">3221</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isExtOpcode() {#a4a72af46491472b765d836f2b5b62592}

<MemberDefinition
  prototype="bool llvm::ISD::isExtOpcode (unsigned Opcode)"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01681">1681</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isExtVecInRegOpcode() {#a256306086883f189bdc13ed15c2f7800}

<MemberDefinition
  prototype="bool llvm::ISD::isExtVecInRegOpcode (unsigned Opcode)"
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01686">1686</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isFPEqualitySetCC() {#a47810790d5bd808946ba55b160e513e7}

<MemberDefinition
  prototype={<>bool llvm::ISD::isFPEqualitySetCC (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Code)</>}
  labels = {["inline"]}>
Return true if this is a setcc instruction that performs an equality comparison when used with floating point operands.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01661">1661</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isFreezeUndef() {#a938294d45605337641e10c207def0988}

<MemberDefinition
  prototype={<>bool llvm::ISD::isFreezeUndef (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>
Return true if the specified node is <a href="#a22ea9cec080dd5f4f47ba234c2f59110ad3b50b6d74957b19afb85ac29f66afef">FREEZE(UNDEF)</a>.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00130">130</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00359">359</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isIndexTypeSigned() {#a247f22e450c54c4a1c680641cb7546e7}

<MemberDefinition
  prototype={<>bool llvm::ISD::isIndexTypeSigned (<a href="#aa30bf48cd2a89f80c9c608adcabc53e3">MemIndexType</a> IndexType)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01576">1576</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isIntEqualitySetCC() {#afda64d97fb7fe554744b7a68c304c224}

<MemberDefinition
  prototype={<>bool llvm::ISD::isIntEqualitySetCC (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Code)</>}
  labels = {["inline"]}>
Return true if this is a setcc instruction that performs an equality comparison when used with integer operands.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01655">1655</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isNON&#95;EXTLoad() {#a15623094a1ed0cd7163dc786e44c87c9}

<MemberDefinition
  prototype={<>bool llvm::ISD::isNON&#95;EXTLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a non-extending load.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03215">3215</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isNormalLoad() {#afaaeadcd82b42fc0d385a6247bf7bb52}

<MemberDefinition
  prototype={<>bool llvm::ISD::isNormalLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a non-extending and unindexed load.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03208">3208</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isNormalStore() {#a308088c2d65f8f3955f5fb0f6aca7ccc}

<MemberDefinition
  prototype={<>bool llvm::ISD::isNormalStore (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a non-truncating and unindexed store.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03246">3246</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isOverflowIntrOpRes() {#a2d58a0ced655af200989177b8e029f2d}

<MemberDefinition
  prototype={<>bool llvm::ISD::isOverflowIntrOpRes (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op)</>}
  labels = {["inline"]}>
Returns true if the specified value is the overflow result from one of the overflow intrinsic nodes.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03292">3292</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isSEXTLoad() {#ac174dc465cbe0e04a0f5e41c0a422124}

<MemberDefinition
  prototype={<>bool llvm::ISD::isSEXTLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a SEXTLOAD.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03227">3227</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isSignedIntSetCC() {#aae86ddfa346964171caa61f29d46294b}

<MemberDefinition
  prototype={<>bool llvm::ISD::isSignedIntSetCC (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Code)</>}
  labels = {["inline"]}>
Return true if this is a setcc instruction that performs a signed comparison when used with integer operands.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01643">1643</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isTrueWhenEqual() {#a6eaea873272c138c801dae8542b1be46}

<MemberDefinition
  prototype={<>bool llvm::ISD::isTrueWhenEqual (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Cond)</>}
  labels = {["inline"]}>
Return true if the specified condition returns true if the two operands to the condition are equal.

Note that if one of the two operands is a NaN, this value is meaningless.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01668">1668</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isUNINDEXEDLoad() {#a7da84980dd2ee06405d74303cfb90485}

<MemberDefinition
  prototype={<>bool llvm::ISD::isUNINDEXEDLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is an unindexed load.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03239">3239</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isUNINDEXEDStore() {#ab5c74add1b228292dae9d97d63b6f27b}

<MemberDefinition
  prototype={<>bool llvm::ISD::isUNINDEXEDStore (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is an unindexed store.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03253">3253</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### isUnsignedIntSetCC() {#adb237925346ec53b00d3c82a42311318}

<MemberDefinition
  prototype={<>bool llvm::ISD::isUnsignedIntSetCC (<a href="#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> Code)</>}
  labels = {["inline"]}>
Return true if this is a setcc instruction that performs an unsigned comparison when used with integer operands.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01649">1649</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### isVectorShrinkable() {#a570c0c51d118ee761eb55fc0d2d910f4}

<MemberDefinition
  prototype={<>bool llvm::ISD::isVectorShrinkable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned NewEltSize, bool Signed)</>}>
Returns true if the specified node is a vector where all elements can be truncated to the specified element size without a loss in meaning.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l00123">123</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00313">313</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isVPBinaryOp() {#a5ec28aae630b390b75abfebf79bce788}

<MemberDefinition
  prototype="bool llvm::ISD::isVPBinaryOp (unsigned Opcode)">
Whether this is a vector-predicated binary operation opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01514">1514</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00515">515</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isVPOpcode() {#aed1c239da7e4526d3140443b3bf6f8d7}

<MemberDefinition
  prototype="bool llvm::ISD::isVPOpcode (unsigned Opcode)">
Whether this is a vector-predicated Opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01511">1511</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00504">504</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isVPReduction() {#ab7d0f87095c6d1ece5c444d0e030083d}

<MemberDefinition
  prototype="bool llvm::ISD::isVPReduction (unsigned Opcode)">
Whether this is a vector-predicated reduction opcode.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01517">1517</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00527">527</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### isZEXTLoad() {#a35edacef22fcaed7a8681fa573476131}

<MemberDefinition
  prototype={<>bool llvm::ISD::isZEXTLoad (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["inline"]}>
Returns true if the specified node is a ZEXTLOAD.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03233">3233</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### matchBinaryPredicate() {#ab283a383171c46fb4445cb64eb6b687a}

<MemberDefinition
  prototype={<>bool llvm::ISD::matchBinaryPredicate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> LHS, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> RHS, std::function&lt; bool(<a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42;, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42;)&gt; Match, bool AllowUndefs=false, bool AllowTypeMismatch=false)</>}>
Attempt to match a binary predicate against a pair of scalar/splat constants or every element of a pair of constant BUILD&#95;VECTORs.

If AllowUndef is true, then UNDEF elements will pass nullptr to Match. If AllowTypeMismatch is true then RetType + ArgTypes don&#39;t need to match.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03285">3285</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00396">396</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

### matchUnaryFpPredicate() {#a425d6f0e5036ca26fdd80efcaae21589}

<MemberDefinition
  prototype={<>bool llvm::ISD::matchUnaryFpPredicate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, std::function&lt; bool(<a href="/docs/api/classes/llvm/constantfpsdnode">ConstantFPSDNode</a> &#42;)&gt; Match, bool AllowUndefs=false)</>}
  labels = {["inline"]}>
Hook for matching <a href="/docs/api/classes/llvm/constantfpsdnode">ConstantFPSDNode</a> predicate.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03275">3275</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### matchUnaryPredicate() {#a309c11edf22da984f95cf9ba7a699c11}

<MemberDefinition
  prototype={<>bool llvm::ISD::matchUnaryPredicate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, std::function&lt; bool(<a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42;)&gt; Match, bool AllowUndefs=false)</>}
  labels = {["inline"]}>
Hook for matching <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> predicate.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03267">3267</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>.
</MemberDefinition>

### matchUnaryPredicateImpl() {#a5bffdefad1ad0a43b40eaa2a2cded351}

<MemberDefinition
  template={<>template &lt;typename ConstNodeType&gt;</>}
  prototype={<>bool llvm::ISD::matchUnaryPredicateImpl (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, std::function&lt; bool(ConstNodeType &#42;)&gt; Match, bool AllowUndefs=false)</>}>
Attempt to match a unary predicate against a scalar/splat constant or every element of a constant BUILD&#95;VECTOR.

If AllowUndef is true, then UNDEF elements will pass nullptr to Match.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h/#l03262">3262</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp/#l00364">364</a> of file <a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### LAST&#95;INDEXED&#95;MODE {#ae0010333b4e1424ce473b508d802bbbd}

<MemberDefinition
  prototype={<>const int llvm::ISD::LAST&#95;INDEXED&#95;MODE = <a href="#abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203">POST&#95;DEC</a> + 1</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01561">1561</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### LAST&#95;LOADEXT&#95;TYPE {#a53490a5ced1d50808fe962a298c315cd}

<MemberDefinition
  prototype={<>const int llvm::ISD::LAST&#95;LOADEXT&#95;TYPE = <a href="#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ZEXTLOAD</a> + 1</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01592">1592</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

### LAST&#95;MEM&#95;INDEX&#95;TYPE {#a769bfb423d42986a688a04035ce40cf7}

<MemberDefinition
  prototype={<>const int llvm::ISD::LAST&#95;MEM&#95;INDEX&#95;TYPE = <a href="#aa30bf48cd2a89f80c9c608adcabc53e3af3218635b665db9e7e1d97e015f14e3a">UNSIGNED&#95;SCALED</a> + 1</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h/#l01574">1574</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/isdopcodes-h">ISDOpcodes.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/selectiondagnodes-h">SelectionDAGNodes.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/lib/codegen/selectiondag/selectiondag-cpp">SelectionDAG.cpp</a></li>
</ul>

</DoxygenPage>
