// Seed: 2840570523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_4 or posedge 1) begin : LABEL_0
    cover ((id_3));
  end
  assign module_1.id_5 = 0;
  assign id_3 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6
    , id_10,
    output wire id_7,
    output supply0 id_8
);
  always_comb force id_0 = id_10 < 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
