# RISC-V SOC tapeout program : Week1

- [Day 1: Introduction to Verilog RTL Design & Synthesis](Day1/README.md)
- [Day 2: Timing Libraries, Synthesis Approaches, and Efficient Flip-Flop Coding](Day2/README.md)
- [Day 3: Combinational and Sequential Optimization](Day3/README.md)
- [Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch ](Day4/README.md)
- [Day 5: Optimization in Synthesis ](Day5/README.md)
