Loading plugins phase: Elapsed time ==> 0s.265ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.797ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Boxes5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -dcpsoc3 Boxes5.v -verilog
======================================================================

======================================================================
Compiling:  Boxes5.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -dcpsoc3 Boxes5.v -verilog
======================================================================

======================================================================
Compiling:  Boxes5.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -dcpsoc3 -verilog Boxes5.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 25 23:26:28 2015


======================================================================
Compiling:  Boxes5.v
Program  :   vpp
Options  :    -yv2 -q10 Boxes5.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 25 23:26:28 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Boxes5.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1097, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1106, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1369, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1404, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1523, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1579, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v (line 1580, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Boxes5.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -dcpsoc3 -verilog Boxes5.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 25 23:26:29 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\codegentemp\Boxes5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\codegentemp\Boxes5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Boxes5.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -dcpsoc3 -verilog Boxes5.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 25 23:26:31 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\codegentemp\Boxes5.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\codegentemp\Boxes5.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_40\B_UART_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Tx:BUART:HalfDuplexSend\
	\Tx:BUART:FinalAddrMode_2\
	\Tx:BUART:FinalAddrMode_1\
	\Tx:BUART:FinalAddrMode_0\
	\Tx:BUART:reset_sr\
	Net_563
	Net_564
	\Rx_Right:BUART:tx_hd_send_break\
	\Rx_Right:BUART:tx_ctrl_mark\
	\Rx_Right:BUART:reset_sr\
	Net_570
	Net_576
	\Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_571
	\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Rx_Right:BUART:sRX:MODULE_5:lt\
	\Rx_Right:BUART:sRX:MODULE_5:eq\
	\Rx_Right:BUART:sRX:MODULE_5:gt\
	\Rx_Right:BUART:sRX:MODULE_5:gte\
	\Rx_Right:BUART:sRX:MODULE_5:lte\
	\Rx_Front:BUART:tx_hd_send_break\
	\Rx_Front:BUART:tx_ctrl_mark\
	\Rx_Front:BUART:reset_sr\
	Net_585
	Net_591
	\Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_586
	\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Rx_Front:BUART:sRX:MODULE_10:lt\
	\Rx_Front:BUART:sRX:MODULE_10:eq\
	\Rx_Front:BUART:sRX:MODULE_10:gt\
	\Rx_Front:BUART:sRX:MODULE_10:gte\
	\Rx_Front:BUART:sRX:MODULE_10:lte\
	\Rx_Left:BUART:tx_hd_send_break\
	\Rx_Left:BUART:tx_ctrl_mark\
	\Rx_Left:BUART:reset_sr\
	Net_598
	Net_603
	\Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_599
	\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xeq\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xlt\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xlte\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xgt\
	\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xgte\
	\Rx_Left:BUART:sRX:MODULE_15:lt\
	\Rx_Left:BUART:sRX:MODULE_15:eq\
	\Rx_Left:BUART:sRX:MODULE_15:gt\
	\Rx_Left:BUART:sRX:MODULE_15:gte\
	\Rx_Left:BUART:sRX:MODULE_15:lte\
	\Rx_Back:BUART:tx_hd_send_break\
	\Rx_Back:BUART:tx_ctrl_mark\
	\Rx_Back:BUART:reset_sr\
	Net_610
	Net_616
	\Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_611
	\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xeq\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xlt\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xlte\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xgt\
	\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xgte\
	\Rx_Back:BUART:sRX:MODULE_20:lt\
	\Rx_Back:BUART:sRX:MODULE_20:eq\
	\Rx_Back:BUART:sRX:MODULE_20:gt\
	\Rx_Back:BUART:sRX:MODULE_20:gte\
	\Rx_Back:BUART:sRX:MODULE_20:lte\
	\Rx_Top:BUART:tx_hd_send_break\
	\Rx_Top:BUART:tx_ctrl_mark\
	\Rx_Top:BUART:reset_sr\
	Net_810
	Net_815
	\Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_811
	\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xeq\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xlt\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xlte\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xgt\
	\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xgte\
	\Rx_Top:BUART:sRX:MODULE_25:lt\
	\Rx_Top:BUART:sRX:MODULE_25:eq\
	\Rx_Top:BUART:sRX:MODULE_25:gt\
	\Rx_Top:BUART:sRX:MODULE_25:gte\
	\Rx_Top:BUART:sRX:MODULE_25:lte\
	\Rx_Bottom:BUART:tx_hd_send_break\
	\Rx_Bottom:BUART:tx_ctrl_mark\
	\Rx_Bottom:BUART:reset_sr\
	Net_863
	Net_868
	\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\
	\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\
	\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\
	\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\
	Net_864
	\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xeq\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xlt\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xlte\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xgt\
	\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xgte\
	\Rx_Bottom:BUART:sRX:MODULE_30:lt\
	\Rx_Bottom:BUART:sRX:MODULE_30:eq\
	\Rx_Bottom:BUART:sRX:MODULE_30:gt\
	\Rx_Bottom:BUART:sRX:MODULE_30:gte\
	\Rx_Bottom:BUART:sRX:MODULE_30:lte\


Deleted 181 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Tx:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:tx_ctrl_mark\ to \Tx:BUART:tx_hd_send_break\
Aliasing zero to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:tx_status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:tx_status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:tx_status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_Pin_net_0 to one
Aliasing tmpOE__Rx_Left_Pins_net_3 to one
Aliasing tmpOE__Rx_Left_Pins_net_2 to one
Aliasing tmpOE__Rx_Left_Pins_net_1 to one
Aliasing tmpOE__Rx_Left_Pins_net_0 to one
Aliasing \Rx_Front:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Rx_Left:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Rx_Back:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Back_Pins_net_3 to one
Aliasing tmpOE__Rx_Back_Pins_net_2 to one
Aliasing tmpOE__Rx_Back_Pins_net_1 to one
Aliasing tmpOE__Rx_Back_Pins_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__Rx_Front_Pins_net_3 to one
Aliasing tmpOE__Rx_Front_Pins_net_2 to one
Aliasing tmpOE__Rx_Front_Pins_net_1 to one
Aliasing tmpOE__Rx_Front_Pins_net_0 to one
Aliasing tmpOE__Rx_Right_Pins_net_3 to one
Aliasing tmpOE__Rx_Right_Pins_net_2 to one
Aliasing tmpOE__Rx_Right_Pins_net_1 to one
Aliasing tmpOE__Rx_Right_Pins_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__Button_net_0 to one
Aliasing tmpOE__StartupLED_net_0 to one
Aliasing \Rx_Front_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN18_1 to MODIN17_1
Aliasing MODIN18_0 to MODIN17_0
Aliasing \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing MODIN19_1 to MODIN17_1
Aliasing MODIN19_0 to MODIN17_0
Aliasing \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Rx_Left_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing tmpOE__Rx_Top_Pins_net_3 to one
Aliasing tmpOE__Rx_Top_Pins_net_2 to one
Aliasing tmpOE__Rx_Top_Pins_net_1 to one
Aliasing tmpOE__Rx_Top_Pins_net_0 to one
Aliasing \Rx_Top_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:HalfDuplexSend\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:FinalParityType_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:FinalParityType_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:FinalAddrMode_2\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:FinalAddrMode_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:FinalAddrMode_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:rx_count7_bit8_wire\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODIN22_1\ to \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODIN22_0\ to \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ to one
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODIN23_1\ to \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_1\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODIN23_0\ to \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_0\
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ to one
Aliasing \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:rx_status_1\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_3\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_2\ to one
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_1\ to one
Aliasing \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_0\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_Bottom_Pins_net_3 to one
Aliasing tmpOE__Rx_Bottom_Pins_net_2 to one
Aliasing tmpOE__Rx_Bottom_Pins_net_1 to one
Aliasing tmpOE__Rx_Bottom_Pins_net_0 to one
Aliasing \Rx_Bottom_Register:status_7\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom_Register:status_6\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom_Register:status_5\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom_Register:status_4\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Tx:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Right:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Front:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Left:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Back:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Top:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:reset_reg\\D\ to \Tx:BUART:tx_hd_send_break\
Aliasing \Rx_Bottom:BUART:rx_break_status\\D\ to \Tx:BUART:tx_hd_send_break\
Removing Lhs of wire \Tx:Net_61\[2] = \Tx:Net_9\[1]
Removing Lhs of wire \Tx:BUART:FinalParityType_1\[9] = \Tx:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \Tx:BUART:FinalParityType_0\[10] = \Tx:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \Tx:BUART:tx_ctrl_mark\[14] = \Tx:BUART:tx_hd_send_break\[7]
Removing Rhs of wire \Tx:BUART:tx_bitclk_enable_pre\[25] = \Tx:BUART:tx_bitclk_dp\[62]
Removing Rhs of wire zero[26] = \Tx:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \Tx:BUART:tx_counter_tc\[72] = \Tx:BUART:tx_counter_dp\[63]
Removing Lhs of wire \Tx:BUART:tx_status_6\[73] = zero[26]
Removing Lhs of wire \Tx:BUART:tx_status_5\[74] = zero[26]
Removing Lhs of wire \Tx:BUART:tx_status_4\[75] = zero[26]
Removing Lhs of wire \Tx:BUART:tx_status_1\[77] = \Tx:BUART:tx_fifo_empty\[40]
Removing Lhs of wire \Tx:BUART:tx_status_3\[79] = \Tx:BUART:tx_fifo_notfull\[39]
Removing Lhs of wire \Rx_Right:Net_61\[88] = \Rx_Right:Net_9\[87]
Removing Lhs of wire \Rx_Right:BUART:HalfDuplexSend\[93] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:FinalParityType_1\[94] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:FinalParityType_0\[95] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:FinalAddrMode_2\[96] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:FinalAddrMode_1\[97] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:FinalAddrMode_0\[98] = zero[26]
Removing Rhs of wire Net_577[105] = \Rx_Right:BUART:rx_interrupt_out\[106]
Removing Lhs of wire \Rx_Right:BUART:rx_count7_bit8_wire\[160] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[168] = \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[179]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[170] = \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[180]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[171] = \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[196]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[172] = \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[210]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[173] = MODIN1_1[174]
Removing Rhs of wire MODIN1_1[174] = \Rx_Right:BUART:pollcount_1\[166]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[175] = MODIN1_0[176]
Removing Rhs of wire MODIN1_0[176] = \Rx_Right:BUART:pollcount_0\[169]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[182] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[183] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[184] = MODIN1_1[174]
Removing Lhs of wire MODIN2_1[185] = MODIN1_1[174]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[186] = MODIN1_0[176]
Removing Lhs of wire MODIN2_0[187] = MODIN1_0[176]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[188] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[189] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[190] = MODIN1_1[174]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[191] = MODIN1_0[176]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[192] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[193] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[198] = MODIN1_1[174]
Removing Lhs of wire MODIN3_1[199] = MODIN1_1[174]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[200] = MODIN1_0[176]
Removing Lhs of wire MODIN3_0[201] = MODIN1_0[176]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[202] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[203] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[204] = MODIN1_1[174]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[205] = MODIN1_0[176]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[206] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[207] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_status_1\[214] = zero[26]
Removing Rhs of wire \Rx_Right:BUART:rx_status_2\[215] = \Rx_Right:BUART:rx_parity_error_status\[216]
Removing Rhs of wire \Rx_Right:BUART:rx_status_3\[217] = \Rx_Right:BUART:rx_stop_bit_error\[218]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[228] = \Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_0\[277]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[232] = \Rx_Right:BUART:sRX:MODULE_5:g1:a0:xneq\[299]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_6\[233] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_5\[234] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_4\[235] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_3\[236] = MODIN4_6[237]
Removing Rhs of wire MODIN4_6[237] = \Rx_Right:BUART:rx_count_6\[155]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_2\[238] = MODIN4_5[239]
Removing Rhs of wire MODIN4_5[239] = \Rx_Right:BUART:rx_count_5\[156]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_1\[240] = MODIN4_4[241]
Removing Rhs of wire MODIN4_4[241] = \Rx_Right:BUART:rx_count_4\[157]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newa_0\[242] = MODIN4_3[243]
Removing Rhs of wire MODIN4_3[243] = \Rx_Right:BUART:rx_count_3\[158]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_6\[244] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_5\[245] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_4\[246] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_3\[247] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_2\[248] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_1\[249] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:newb_0\[250] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_6\[251] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_5\[252] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_4\[253] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_3\[254] = MODIN4_6[237]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_2\[255] = MODIN4_5[239]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_1\[256] = MODIN4_4[241]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:dataa_0\[257] = MODIN4_3[243]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_6\[258] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_5\[259] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_4\[260] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_3\[261] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_2\[262] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_1\[263] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_4:g2:a0:datab_0\[264] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:newa_0\[279] = \Rx_Right:BUART:rx_postpoll\[114]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:newb_0\[280] = \Rx_Right:BUART:rx_parity_bit\[231]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:dataa_0\[281] = \Rx_Right:BUART:rx_postpoll\[114]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:datab_0\[282] = \Rx_Right:BUART:rx_parity_bit\[231]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[283] = \Rx_Right:BUART:rx_postpoll\[114]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[284] = \Rx_Right:BUART:rx_parity_bit\[231]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[286] = one[4]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[287] = \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[288] = \Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire tmpOE__Tx_Pin_net_0[310] = one[4]
Removing Rhs of wire Net_582[316] = \Rx_Left:BUART:rx_interrupt_out\[579]
Removing Lhs of wire tmpOE__Rx_Left_Pins_net_3[318] = one[4]
Removing Lhs of wire tmpOE__Rx_Left_Pins_net_2[319] = one[4]
Removing Lhs of wire tmpOE__Rx_Left_Pins_net_1[320] = one[4]
Removing Lhs of wire tmpOE__Rx_Left_Pins_net_0[321] = one[4]
Removing Lhs of wire \Rx_Front:Net_61\[335] = \Rx_Front:Net_9\[334]
Removing Lhs of wire \Rx_Front:BUART:HalfDuplexSend\[340] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:FinalParityType_1\[341] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:FinalParityType_0\[342] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_2\[343] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_1\[344] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:FinalAddrMode_0\[345] = zero[26]
Removing Rhs of wire Net_592[352] = \Rx_Front:BUART:rx_interrupt_out\[353]
Removing Lhs of wire \Rx_Front:BUART:rx_count7_bit8_wire\[407] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[415] = \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[426]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[417] = \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[427]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[418] = \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[443]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[419] = \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[457]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[420] = MODIN5_1[421]
Removing Rhs of wire MODIN5_1[421] = \Rx_Front:BUART:pollcount_1\[413]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[422] = MODIN5_0[423]
Removing Rhs of wire MODIN5_0[423] = \Rx_Front:BUART:pollcount_0\[416]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[429] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[430] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[431] = MODIN5_1[421]
Removing Lhs of wire MODIN6_1[432] = MODIN5_1[421]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[433] = MODIN5_0[423]
Removing Lhs of wire MODIN6_0[434] = MODIN5_0[423]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[435] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[436] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[437] = MODIN5_1[421]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[438] = MODIN5_0[423]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[439] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[440] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[445] = MODIN5_1[421]
Removing Lhs of wire MODIN7_1[446] = MODIN5_1[421]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[447] = MODIN5_0[423]
Removing Lhs of wire MODIN7_0[448] = MODIN5_0[423]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[449] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[450] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[451] = MODIN5_1[421]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[452] = MODIN5_0[423]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[453] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[454] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_status_1\[461] = zero[26]
Removing Rhs of wire \Rx_Front:BUART:rx_status_2\[462] = \Rx_Front:BUART:rx_parity_error_status\[463]
Removing Rhs of wire \Rx_Front:BUART:rx_status_3\[464] = \Rx_Front:BUART:rx_stop_bit_error\[465]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[475] = \Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_0\[524]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[479] = \Rx_Front:BUART:sRX:MODULE_10:g1:a0:xneq\[546]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_6\[480] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_5\[481] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_4\[482] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_3\[483] = MODIN8_6[484]
Removing Rhs of wire MODIN8_6[484] = \Rx_Front:BUART:rx_count_6\[402]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_2\[485] = MODIN8_5[486]
Removing Rhs of wire MODIN8_5[486] = \Rx_Front:BUART:rx_count_5\[403]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_1\[487] = MODIN8_4[488]
Removing Rhs of wire MODIN8_4[488] = \Rx_Front:BUART:rx_count_4\[404]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newa_0\[489] = MODIN8_3[490]
Removing Rhs of wire MODIN8_3[490] = \Rx_Front:BUART:rx_count_3\[405]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_6\[491] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_5\[492] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_4\[493] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_3\[494] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_2\[495] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_1\[496] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:newb_0\[497] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_6\[498] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_5\[499] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_4\[500] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_3\[501] = MODIN8_6[484]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_2\[502] = MODIN8_5[486]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_1\[503] = MODIN8_4[488]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:dataa_0\[504] = MODIN8_3[490]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_6\[505] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_5\[506] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_4\[507] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_3\[508] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_2\[509] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_1\[510] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_9:g2:a0:datab_0\[511] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:newa_0\[526] = \Rx_Front:BUART:rx_postpoll\[361]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:newb_0\[527] = \Rx_Front:BUART:rx_parity_bit\[478]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:dataa_0\[528] = \Rx_Front:BUART:rx_postpoll\[361]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:datab_0\[529] = \Rx_Front:BUART:rx_parity_bit\[478]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[530] = \Rx_Front:BUART:rx_postpoll\[361]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[531] = \Rx_Front:BUART:rx_parity_bit\[478]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[533] = one[4]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[534] = \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[532]
Removing Lhs of wire \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[535] = \Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[532]
Removing Lhs of wire \Rx_Left:Net_61\[562] = \Rx_Left:Net_9\[561]
Removing Lhs of wire \Rx_Left:BUART:HalfDuplexSend\[567] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:FinalParityType_1\[568] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:FinalParityType_0\[569] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:FinalAddrMode_2\[570] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:FinalAddrMode_1\[571] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:FinalAddrMode_0\[572] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_count7_bit8_wire\[633] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[640] = \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[651]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[642] = \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[652]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[643] = \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[668]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[644] = \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[682]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[645] = MODIN9_1[646]
Removing Rhs of wire MODIN9_1[646] = \Rx_Left:BUART:pollcount_1\[639]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[647] = MODIN9_0[648]
Removing Rhs of wire MODIN9_0[648] = \Rx_Left:BUART:pollcount_0\[641]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[654] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[655] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[656] = MODIN9_1[646]
Removing Lhs of wire MODIN10_1[657] = MODIN9_1[646]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[658] = MODIN9_0[648]
Removing Lhs of wire MODIN10_0[659] = MODIN9_0[648]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[660] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[661] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[662] = MODIN9_1[646]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[663] = MODIN9_0[648]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[664] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[665] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[670] = MODIN9_1[646]
Removing Lhs of wire MODIN11_1[671] = MODIN9_1[646]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[672] = MODIN9_0[648]
Removing Lhs of wire MODIN11_0[673] = MODIN9_0[648]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[674] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[675] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[676] = MODIN9_1[646]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[677] = MODIN9_0[648]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[678] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[679] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_status_1\[686] = zero[26]
Removing Rhs of wire \Rx_Left:BUART:rx_status_2\[687] = \Rx_Left:BUART:rx_parity_error_status\[688]
Removing Rhs of wire \Rx_Left:BUART:rx_status_3\[689] = \Rx_Left:BUART:rx_stop_bit_error\[690]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[700] = \Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_0\[749]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[704] = \Rx_Left:BUART:sRX:MODULE_15:g1:a0:xneq\[771]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_6\[705] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_5\[706] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_4\[707] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_3\[708] = MODIN12_6[709]
Removing Rhs of wire MODIN12_6[709] = \Rx_Left:BUART:rx_count_6\[628]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_2\[710] = MODIN12_5[711]
Removing Rhs of wire MODIN12_5[711] = \Rx_Left:BUART:rx_count_5\[629]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_1\[712] = MODIN12_4[713]
Removing Rhs of wire MODIN12_4[713] = \Rx_Left:BUART:rx_count_4\[630]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newa_0\[714] = MODIN12_3[715]
Removing Rhs of wire MODIN12_3[715] = \Rx_Left:BUART:rx_count_3\[631]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_6\[716] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_5\[717] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_4\[718] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_3\[719] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_2\[720] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_1\[721] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:newb_0\[722] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_6\[723] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_5\[724] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_4\[725] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_3\[726] = MODIN12_6[709]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_2\[727] = MODIN12_5[711]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_1\[728] = MODIN12_4[713]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:dataa_0\[729] = MODIN12_3[715]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_6\[730] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_5\[731] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_4\[732] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_3\[733] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_2\[734] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_1\[735] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_14:g2:a0:datab_0\[736] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:newa_0\[751] = \Rx_Left:BUART:rx_postpoll\[587]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:newb_0\[752] = \Rx_Left:BUART:rx_parity_bit\[703]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:dataa_0\[753] = \Rx_Left:BUART:rx_postpoll\[587]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:datab_0\[754] = \Rx_Left:BUART:rx_parity_bit\[703]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[755] = \Rx_Left:BUART:rx_postpoll\[587]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[756] = \Rx_Left:BUART:rx_parity_bit\[703]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[758] = one[4]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[759] = \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[757]
Removing Lhs of wire \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[760] = \Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[757]
Removing Rhs of wire Net_608[782] = \Rx_Back:BUART:rx_interrupt_out\[802]
Removing Lhs of wire \Rx_Back:Net_61\[785] = \Rx_Back:Net_9\[784]
Removing Lhs of wire \Rx_Back:BUART:HalfDuplexSend\[790] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:FinalParityType_1\[791] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:FinalParityType_0\[792] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_2\[793] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_1\[794] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:FinalAddrMode_0\[795] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_count7_bit8_wire\[856] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[864] = \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[875]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[866] = \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[876]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[867] = \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[892]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[868] = \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[906]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[869] = MODIN13_1[870]
Removing Rhs of wire MODIN13_1[870] = \Rx_Back:BUART:pollcount_1\[862]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[871] = MODIN13_0[872]
Removing Rhs of wire MODIN13_0[872] = \Rx_Back:BUART:pollcount_0\[865]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[878] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[879] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[880] = MODIN13_1[870]
Removing Lhs of wire MODIN14_1[881] = MODIN13_1[870]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[882] = MODIN13_0[872]
Removing Lhs of wire MODIN14_0[883] = MODIN13_0[872]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[884] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[885] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[886] = MODIN13_1[870]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[887] = MODIN13_0[872]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[888] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[889] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[894] = MODIN13_1[870]
Removing Lhs of wire MODIN15_1[895] = MODIN13_1[870]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[896] = MODIN13_0[872]
Removing Lhs of wire MODIN15_0[897] = MODIN13_0[872]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[898] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[899] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[900] = MODIN13_1[870]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[901] = MODIN13_0[872]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[902] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[903] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_status_1\[910] = zero[26]
Removing Rhs of wire \Rx_Back:BUART:rx_status_2\[911] = \Rx_Back:BUART:rx_parity_error_status\[912]
Removing Rhs of wire \Rx_Back:BUART:rx_status_3\[913] = \Rx_Back:BUART:rx_stop_bit_error\[914]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[924] = \Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_0\[973]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[928] = \Rx_Back:BUART:sRX:MODULE_20:g1:a0:xneq\[995]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_6\[929] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_5\[930] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_4\[931] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_3\[932] = MODIN16_6[933]
Removing Rhs of wire MODIN16_6[933] = \Rx_Back:BUART:rx_count_6\[851]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_2\[934] = MODIN16_5[935]
Removing Rhs of wire MODIN16_5[935] = \Rx_Back:BUART:rx_count_5\[852]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_1\[936] = MODIN16_4[937]
Removing Rhs of wire MODIN16_4[937] = \Rx_Back:BUART:rx_count_4\[853]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newa_0\[938] = MODIN16_3[939]
Removing Rhs of wire MODIN16_3[939] = \Rx_Back:BUART:rx_count_3\[854]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_6\[940] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_5\[941] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_4\[942] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_3\[943] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_2\[944] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_1\[945] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:newb_0\[946] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_6\[947] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_5\[948] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_4\[949] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_3\[950] = MODIN16_6[933]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_2\[951] = MODIN16_5[935]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_1\[952] = MODIN16_4[937]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:dataa_0\[953] = MODIN16_3[939]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_6\[954] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_5\[955] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_4\[956] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_3\[957] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_2\[958] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_1\[959] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_19:g2:a0:datab_0\[960] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:newa_0\[975] = \Rx_Back:BUART:rx_postpoll\[810]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:newb_0\[976] = \Rx_Back:BUART:rx_parity_bit\[927]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:dataa_0\[977] = \Rx_Back:BUART:rx_postpoll\[810]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:datab_0\[978] = \Rx_Back:BUART:rx_parity_bit\[927]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[979] = \Rx_Back:BUART:rx_postpoll\[810]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[980] = \Rx_Back:BUART:rx_parity_bit\[927]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[982] = one[4]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[983] = \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[981]
Removing Lhs of wire \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[984] = \Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[981]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_3[1007] = one[4]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_2[1008] = one[4]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_1[1009] = one[4]
Removing Lhs of wire tmpOE__Rx_Back_Pins_net_0[1010] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[1022] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[1023] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[1024] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[1025] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[1026] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[1027] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[1028] = one[4]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_3[1046] = one[4]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_2[1047] = one[4]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_1[1048] = one[4]
Removing Lhs of wire tmpOE__Rx_Front_Pins_net_0[1049] = one[4]
Removing Lhs of wire tmpOE__Rx_Right_Pins_net_3[1061] = one[4]
Removing Lhs of wire tmpOE__Rx_Right_Pins_net_2[1062] = one[4]
Removing Lhs of wire tmpOE__Rx_Right_Pins_net_1[1063] = one[4]
Removing Lhs of wire tmpOE__Rx_Right_Pins_net_0[1064] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[1073] = one[4]
Removing Lhs of wire tmpOE__Button_net_0[1079] = one[4]
Removing Lhs of wire tmpOE__StartupLED_net_0[1085] = one[4]
Removing Lhs of wire \Rx_Front_Register:status_7\[1090] = zero[26]
Removing Lhs of wire \Rx_Front_Register:status_6\[1091] = zero[26]
Removing Lhs of wire \Rx_Front_Register:status_5\[1092] = zero[26]
Removing Lhs of wire \Rx_Front_Register:status_4\[1093] = zero[26]
Removing Lhs of wire \Rx_Front_Register:status_3\[1094] = Net_719_3[559]
Removing Lhs of wire \Rx_Front_Register:status_2\[1095] = Net_719_2[556]
Removing Lhs of wire \Rx_Front_Register:status_1\[1096] = Net_719_1[557]
Removing Lhs of wire \Rx_Front_Register:status_0\[1097] = Net_719_0[558]
Removing Lhs of wire \Rx_Back_Register:status_7\[1101] = zero[26]
Removing Lhs of wire \Rx_Back_Register:status_6\[1102] = zero[26]
Removing Lhs of wire \Rx_Back_Register:status_5\[1103] = zero[26]
Removing Lhs of wire \Rx_Back_Register:status_4\[1104] = zero[26]
Removing Lhs of wire \Rx_Back_Register:status_3\[1105] = Net_674_3[1011]
Removing Lhs of wire \Rx_Back_Register:status_2\[1106] = Net_674_2[1012]
Removing Lhs of wire \Rx_Back_Register:status_1\[1107] = Net_674_1[1013]
Removing Lhs of wire \Rx_Back_Register:status_0\[1108] = Net_674_0[1014]
Removing Lhs of wire \Rx_Top:Net_61\[1112] = \Rx_Top:Net_9\[1111]
Removing Lhs of wire \Rx_Top:BUART:HalfDuplexSend\[1117] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:FinalParityType_1\[1118] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:FinalParityType_0\[1119] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:FinalAddrMode_2\[1120] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:FinalAddrMode_1\[1121] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:FinalAddrMode_0\[1122] = zero[26]
Removing Rhs of wire Net_785[1129] = \Rx_Top:BUART:rx_interrupt_out\[1130]
Removing Lhs of wire \Rx_Top:BUART:rx_count7_bit8_wire\[1184] = zero[26]
Removing Rhs of wire add_vv_vv_MODGEN_21_1[1192] = \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1203]
Removing Rhs of wire add_vv_vv_MODGEN_21_0[1194] = \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1204]
Removing Lhs of wire cmp_vv_vv_MODGEN_22[1195] = \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1220]
Removing Lhs of wire cmp_vv_vv_MODGEN_23[1196] = \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1234]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1197] = MODIN17_1[1198]
Removing Rhs of wire MODIN17_1[1198] = \Rx_Top:BUART:pollcount_1\[1190]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1199] = MODIN17_0[1200]
Removing Rhs of wire MODIN17_0[1200] = \Rx_Top:BUART:pollcount_0\[1193]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1206] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1207] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1208] = MODIN17_1[1198]
Removing Lhs of wire MODIN18_1[1209] = MODIN17_1[1198]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1210] = MODIN17_0[1200]
Removing Lhs of wire MODIN18_0[1211] = MODIN17_0[1200]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1212] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1213] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1214] = MODIN17_1[1198]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1215] = MODIN17_0[1200]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1216] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1217] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1222] = MODIN17_1[1198]
Removing Lhs of wire MODIN19_1[1223] = MODIN17_1[1198]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1224] = MODIN17_0[1200]
Removing Lhs of wire MODIN19_0[1225] = MODIN17_0[1200]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1226] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1227] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1228] = MODIN17_1[1198]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1229] = MODIN17_0[1200]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1230] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1231] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_status_1\[1238] = zero[26]
Removing Rhs of wire \Rx_Top:BUART:rx_status_2\[1239] = \Rx_Top:BUART:rx_parity_error_status\[1240]
Removing Rhs of wire \Rx_Top:BUART:rx_status_3\[1241] = \Rx_Top:BUART:rx_stop_bit_error\[1242]
Removing Lhs of wire cmp_vv_vv_MODGEN_24[1252] = \Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_0\[1301]
Removing Lhs of wire cmp_vv_vv_MODGEN_25[1256] = \Rx_Top:BUART:sRX:MODULE_25:g1:a0:xneq\[1323]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_6\[1257] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_5\[1258] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_4\[1259] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_3\[1260] = MODIN20_6[1261]
Removing Rhs of wire MODIN20_6[1261] = \Rx_Top:BUART:rx_count_6\[1179]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_2\[1262] = MODIN20_5[1263]
Removing Rhs of wire MODIN20_5[1263] = \Rx_Top:BUART:rx_count_5\[1180]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_1\[1264] = MODIN20_4[1265]
Removing Rhs of wire MODIN20_4[1265] = \Rx_Top:BUART:rx_count_4\[1181]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newa_0\[1266] = MODIN20_3[1267]
Removing Rhs of wire MODIN20_3[1267] = \Rx_Top:BUART:rx_count_3\[1182]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_6\[1268] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_5\[1269] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_4\[1270] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_3\[1271] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_2\[1272] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_1\[1273] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:newb_0\[1274] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1275] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1276] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1277] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1278] = MODIN20_6[1261]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1279] = MODIN20_5[1263]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1280] = MODIN20_4[1265]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1281] = MODIN20_3[1267]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_6\[1282] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_5\[1283] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_4\[1284] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_3\[1285] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_2\[1286] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_1\[1287] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_24:g2:a0:datab_0\[1288] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:newa_0\[1303] = \Rx_Top:BUART:rx_postpoll\[1138]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:newb_0\[1304] = \Rx_Top:BUART:rx_parity_bit\[1255]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1305] = \Rx_Top:BUART:rx_postpoll\[1138]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:datab_0\[1306] = \Rx_Top:BUART:rx_parity_bit\[1255]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1307] = \Rx_Top:BUART:rx_postpoll\[1138]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1308] = \Rx_Top:BUART:rx_parity_bit\[1255]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1310] = one[4]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1311] = \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1309]
Removing Lhs of wire \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1312] = \Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1309]
Removing Lhs of wire \Rx_Left_Register:status_7\[1333] = zero[26]
Removing Lhs of wire \Rx_Left_Register:status_6\[1334] = zero[26]
Removing Lhs of wire \Rx_Left_Register:status_5\[1335] = zero[26]
Removing Lhs of wire \Rx_Left_Register:status_4\[1336] = zero[26]
Removing Lhs of wire \Rx_Left_Register:status_3\[1337] = Net_498_3[322]
Removing Lhs of wire \Rx_Left_Register:status_2\[1338] = Net_498_2[323]
Removing Lhs of wire \Rx_Left_Register:status_1\[1339] = Net_498_1[324]
Removing Lhs of wire \Rx_Left_Register:status_0\[1340] = Net_498_0[325]
Removing Lhs of wire \Rx_Right_Register:status_7\[1346] = zero[26]
Removing Lhs of wire \Rx_Right_Register:status_6\[1347] = zero[26]
Removing Lhs of wire \Rx_Right_Register:status_5\[1348] = zero[26]
Removing Lhs of wire \Rx_Right_Register:status_4\[1349] = zero[26]
Removing Lhs of wire \Rx_Right_Register:status_3\[1350] = Net_515_3[1059]
Removing Lhs of wire \Rx_Right_Register:status_2\[1351] = Net_515_2[1056]
Removing Lhs of wire \Rx_Right_Register:status_1\[1352] = Net_515_1[1057]
Removing Lhs of wire \Rx_Right_Register:status_0\[1353] = Net_515_0[1058]
Removing Lhs of wire tmpOE__Rx_Top_Pins_net_3[1356] = one[4]
Removing Lhs of wire tmpOE__Rx_Top_Pins_net_2[1357] = one[4]
Removing Lhs of wire tmpOE__Rx_Top_Pins_net_1[1358] = one[4]
Removing Lhs of wire tmpOE__Rx_Top_Pins_net_0[1359] = one[4]
Removing Lhs of wire \Rx_Top_Register:status_7\[1367] = zero[26]
Removing Lhs of wire \Rx_Top_Register:status_6\[1368] = zero[26]
Removing Lhs of wire \Rx_Top_Register:status_5\[1369] = zero[26]
Removing Lhs of wire \Rx_Top_Register:status_4\[1370] = zero[26]
Removing Lhs of wire \Rx_Top_Register:status_3\[1371] = Net_790_3[1345]
Removing Lhs of wire \Rx_Top_Register:status_2\[1372] = Net_790_2[1342]
Removing Lhs of wire \Rx_Top_Register:status_1\[1373] = Net_790_1[1343]
Removing Lhs of wire \Rx_Top_Register:status_0\[1374] = Net_790_0[1344]
Removing Lhs of wire \Rx_Bottom:Net_61\[1378] = \Rx_Bottom:Net_9\[1377]
Removing Lhs of wire \Rx_Bottom:BUART:HalfDuplexSend\[1383] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:FinalParityType_1\[1384] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:FinalParityType_0\[1385] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:FinalAddrMode_2\[1386] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:FinalAddrMode_1\[1387] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:FinalAddrMode_0\[1388] = zero[26]
Removing Rhs of wire Net_828[1395] = \Rx_Bottom:BUART:rx_interrupt_out\[1396]
Removing Lhs of wire \Rx_Bottom:BUART:rx_count7_bit8_wire\[1450] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\[1458] = \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\[1469]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\[1460] = \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\[1470]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\[1461] = \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\[1486]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\[1462] = \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\[1500]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\[1463] = \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_1\[1464]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_1\[1464] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\[1465] = \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_0\[1466]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN21_0\[1466] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[1472] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[1473] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\[1474] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN22_1\[1475] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\[1476] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN22_0\[1477] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\[1478] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\[1479] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\[1480] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\[1481] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\[1482] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\[1483] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\[1488] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN23_1\[1489] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\[1490] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODIN23_0\[1491] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\[1492] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\[1493] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\[1494] = \Rx_Bottom:BUART:pollcount_1\[1456]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\[1495] = \Rx_Bottom:BUART:pollcount_0\[1459]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\[1496] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\[1497] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_status_1\[1504] = zero[26]
Removing Rhs of wire \Rx_Bottom:BUART:rx_status_2\[1505] = \Rx_Bottom:BUART:rx_parity_error_status\[1506]
Removing Rhs of wire \Rx_Bottom:BUART:rx_status_3\[1507] = \Rx_Bottom:BUART:rx_stop_bit_error\[1508]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:cmp_vv_vv_MODGEN_29\[1518] = \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_0\[1567]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:cmp_vv_vv_MODGEN_30\[1522] = \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xneq\[1589]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_6\[1523] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_5\[1524] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_4\[1525] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_3\[1526] = \Rx_Bottom:BUART:sRX:MODIN24_6\[1527]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODIN24_6\[1527] = \Rx_Bottom:BUART:rx_count_6\[1445]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_2\[1528] = \Rx_Bottom:BUART:sRX:MODIN24_5\[1529]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODIN24_5\[1529] = \Rx_Bottom:BUART:rx_count_5\[1446]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_1\[1530] = \Rx_Bottom:BUART:sRX:MODIN24_4\[1531]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODIN24_4\[1531] = \Rx_Bottom:BUART:rx_count_4\[1447]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newa_0\[1532] = \Rx_Bottom:BUART:sRX:MODIN24_3\[1533]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODIN24_3\[1533] = \Rx_Bottom:BUART:rx_count_3\[1448]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_6\[1534] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_5\[1535] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_4\[1536] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_3\[1537] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_2\[1538] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_1\[1539] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:newb_0\[1540] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_6\[1541] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_5\[1542] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_4\[1543] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_3\[1544] = \Rx_Bottom:BUART:rx_count_6\[1445]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_2\[1545] = \Rx_Bottom:BUART:rx_count_5\[1446]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_1\[1546] = \Rx_Bottom:BUART:rx_count_4\[1447]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:dataa_0\[1547] = \Rx_Bottom:BUART:rx_count_3\[1448]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_6\[1548] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_5\[1549] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_4\[1550] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_3\[1551] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_2\[1552] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_1\[1553] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:datab_0\[1554] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:newa_0\[1569] = \Rx_Bottom:BUART:rx_postpoll\[1404]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:newb_0\[1570] = \Rx_Bottom:BUART:rx_parity_bit\[1521]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:dataa_0\[1571] = \Rx_Bottom:BUART:rx_postpoll\[1404]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:datab_0\[1572] = \Rx_Bottom:BUART:rx_parity_bit\[1521]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\[1573] = \Rx_Bottom:BUART:rx_postpoll\[1404]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\[1574] = \Rx_Bottom:BUART:rx_parity_bit\[1521]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\[1576] = one[4]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\[1577] = \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1575]
Removing Lhs of wire \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\[1578] = \Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\[1575]
Removing Lhs of wire tmpOE__Rx_Bottom_Pins_net_3[1604] = one[4]
Removing Lhs of wire tmpOE__Rx_Bottom_Pins_net_2[1605] = one[4]
Removing Lhs of wire tmpOE__Rx_Bottom_Pins_net_1[1606] = one[4]
Removing Lhs of wire tmpOE__Rx_Bottom_Pins_net_0[1607] = one[4]
Removing Lhs of wire \Rx_Bottom_Register:status_7\[1615] = zero[26]
Removing Lhs of wire \Rx_Bottom_Register:status_6\[1616] = zero[26]
Removing Lhs of wire \Rx_Bottom_Register:status_5\[1617] = zero[26]
Removing Lhs of wire \Rx_Bottom_Register:status_4\[1618] = zero[26]
Removing Lhs of wire \Rx_Bottom_Register:status_3\[1619] = Net_833_3[1602]
Removing Lhs of wire \Rx_Bottom_Register:status_2\[1620] = Net_833_2[1599]
Removing Lhs of wire \Rx_Bottom_Register:status_1\[1621] = Net_833_1[1600]
Removing Lhs of wire \Rx_Bottom_Register:status_0\[1622] = Net_833_0[1601]
Removing Lhs of wire \Tx:BUART:reset_reg\\D\[1624] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:reset_reg\\D\[1634] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_bitclk\\D\[1640] = \Rx_Right:BUART:rx_bitclk_pre\[149]
Removing Lhs of wire \Rx_Right:BUART:rx_parity_error_pre\\D\[1649] = \Rx_Right:BUART:rx_parity_error_pre\[226]
Removing Lhs of wire \Rx_Right:BUART:rx_break_status\\D\[1650] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:reset_reg\\D\[1654] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_bitclk\\D\[1660] = \Rx_Front:BUART:rx_bitclk_pre\[396]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_error_pre\\D\[1669] = \Rx_Front:BUART:rx_parity_error_pre\[473]
Removing Lhs of wire \Rx_Front:BUART:rx_break_status\\D\[1670] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:reset_reg\\D\[1674] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_bitclk\\D\[1680] = \Rx_Left:BUART:rx_bitclk_pre\[622]
Removing Lhs of wire \Rx_Left:BUART:rx_parity_error_pre\\D\[1689] = \Rx_Left:BUART:rx_parity_error_pre\[698]
Removing Lhs of wire \Rx_Left:BUART:rx_break_status\\D\[1690] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:reset_reg\\D\[1694] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_bitclk\\D\[1700] = \Rx_Back:BUART:rx_bitclk_pre\[845]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_error_pre\\D\[1709] = \Rx_Back:BUART:rx_parity_error_pre\[922]
Removing Lhs of wire \Rx_Back:BUART:rx_break_status\\D\[1710] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:reset_reg\\D\[1714] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_bitclk\\D\[1720] = \Rx_Top:BUART:rx_bitclk_pre\[1173]
Removing Lhs of wire \Rx_Top:BUART:rx_parity_error_pre\\D\[1729] = \Rx_Top:BUART:rx_parity_error_pre\[1250]
Removing Lhs of wire \Rx_Top:BUART:rx_break_status\\D\[1730] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:reset_reg\\D\[1734] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_bitclk\\D\[1740] = \Rx_Bottom:BUART:rx_bitclk_pre\[1439]
Removing Lhs of wire \Rx_Bottom:BUART:rx_parity_error_pre\\D\[1749] = \Rx_Bottom:BUART:rx_parity_error_pre\[1516]
Removing Lhs of wire \Rx_Bottom:BUART:rx_break_status\\D\[1750] = zero[26]

------------------------------------------------------
Aliased 0 equations, 630 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_addressmatch\' (cost = 0):
\Rx_Right:BUART:rx_addressmatch\ <= (\Rx_Right:BUART:rx_addressmatch2\
	OR \Rx_Right:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Right:BUART:rx_bitclk_pre\ <= ((not \Rx_Right:BUART:rx_count_2\ and not \Rx_Right:BUART:rx_count_1\ and not \Rx_Right:BUART:rx_count_0\));

Note:  Virtual signal Net_575 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_575 <= (Net_515_3
	OR Net_515_0
	OR Net_515_1
	OR Net_515_2);

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Right:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Right:BUART:rx_count_2\ and \Rx_Right:BUART:rx_count_1\ and \Rx_Right:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Right:BUART:rx_poll_bit1\ <= ((not \Rx_Right:BUART:rx_count_2\ and not \Rx_Right:BUART:rx_count_1\ and \Rx_Right:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Right:BUART:rx_poll_bit2\ <= ((not \Rx_Right:BUART:rx_count_2\ and not \Rx_Right:BUART:rx_count_1\ and not \Rx_Right:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Right:BUART:pollingrange\' (cost = 4):
\Rx_Right:BUART:pollingrange\ <= ((not \Rx_Right:BUART:rx_count_2\ and not \Rx_Right:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Rx_Right:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Virtual signal Net_583 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_583 <= (Net_498_0
	OR Net_498_1
	OR Net_498_2
	OR Net_498_3);

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_addressmatch\' (cost = 0):
\Rx_Front:BUART:rx_addressmatch\ <= (\Rx_Front:BUART:rx_addressmatch2\
	OR \Rx_Front:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Front:BUART:rx_bitclk_pre\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and not \Rx_Front:BUART:rx_count_0\));

Note:  Virtual signal Net_590 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_590 <= (Net_719_3
	OR Net_719_0
	OR Net_719_1
	OR Net_719_2);

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Front:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Front:BUART:rx_count_2\ and \Rx_Front:BUART:rx_count_1\ and \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Front:BUART:rx_poll_bit1\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Front:BUART:rx_poll_bit2\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\ and not \Rx_Front:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:pollingrange\' (cost = 4):
\Rx_Front:BUART:pollingrange\ <= ((not \Rx_Front:BUART:rx_count_2\ and not \Rx_Front:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Rx_Front:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_addressmatch\' (cost = 0):
\Rx_Left:BUART:rx_addressmatch\ <= (\Rx_Left:BUART:rx_addressmatch2\
	OR \Rx_Left:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Left:BUART:rx_bitclk_pre\ <= ((not \Rx_Left:BUART:rx_count_2\ and not \Rx_Left:BUART:rx_count_1\ and not \Rx_Left:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Left:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Left:BUART:rx_count_2\ and \Rx_Left:BUART:rx_count_1\ and \Rx_Left:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Left:BUART:rx_poll_bit1\ <= ((not \Rx_Left:BUART:rx_count_2\ and not \Rx_Left:BUART:rx_count_1\ and \Rx_Left:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Left:BUART:rx_poll_bit2\ <= ((not \Rx_Left:BUART:rx_count_2\ and not \Rx_Left:BUART:rx_count_1\ and not \Rx_Left:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:pollingrange\' (cost = 4):
\Rx_Left:BUART:pollingrange\ <= ((not \Rx_Left:BUART:rx_count_2\ and not \Rx_Left:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\Rx_Left:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_addressmatch\' (cost = 0):
\Rx_Back:BUART:rx_addressmatch\ <= (\Rx_Back:BUART:rx_addressmatch2\
	OR \Rx_Back:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Back:BUART:rx_bitclk_pre\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and not \Rx_Back:BUART:rx_count_0\));

Note:  Virtual signal Net_615 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_615 <= (Net_674_0
	OR Net_674_1
	OR Net_674_2
	OR Net_674_3);

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Back:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Back:BUART:rx_count_2\ and \Rx_Back:BUART:rx_count_1\ and \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Back:BUART:rx_poll_bit1\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Back:BUART:rx_poll_bit2\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\ and not \Rx_Back:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:pollingrange\' (cost = 4):
\Rx_Back:BUART:pollingrange\ <= ((not \Rx_Back:BUART:rx_count_2\ and not \Rx_Back:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\Rx_Back:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_addressmatch\' (cost = 0):
\Rx_Top:BUART:rx_addressmatch\ <= (\Rx_Top:BUART:rx_addressmatch2\
	OR \Rx_Top:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Top:BUART:rx_bitclk_pre\ <= ((not \Rx_Top:BUART:rx_count_2\ and not \Rx_Top:BUART:rx_count_1\ and not \Rx_Top:BUART:rx_count_0\));

Note:  Virtual signal Net_783 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_783 <= (Net_790_3
	OR Net_790_0
	OR Net_790_1
	OR Net_790_2);

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Top:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Top:BUART:rx_count_2\ and \Rx_Top:BUART:rx_count_1\ and \Rx_Top:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Top:BUART:rx_poll_bit1\ <= ((not \Rx_Top:BUART:rx_count_2\ and not \Rx_Top:BUART:rx_count_1\ and \Rx_Top:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Top:BUART:rx_poll_bit2\ <= ((not \Rx_Top:BUART:rx_count_2\ and not \Rx_Top:BUART:rx_count_1\ and not \Rx_Top:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:pollingrange\' (cost = 4):
\Rx_Top:BUART:pollingrange\ <= ((not \Rx_Top:BUART:rx_count_2\ and not \Rx_Top:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN17_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_0' (cost = 0):
add_vv_vv_MODGEN_21_0 <= (not MODIN17_0);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (MODIN17_1);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not MODIN17_1);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (MODIN20_6);

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\Rx_Top:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not MODIN20_6 and not MODIN20_4)
	OR (not MODIN20_6 and not MODIN20_5));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_addressmatch\' (cost = 0):
\Rx_Bottom:BUART:rx_addressmatch\ <= (\Rx_Bottom:BUART:rx_addressmatch2\
	OR \Rx_Bottom:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_bitclk_pre\' (cost = 1):
\Rx_Bottom:BUART:rx_bitclk_pre\ <= ((not \Rx_Bottom:BUART:rx_count_2\ and not \Rx_Bottom:BUART:rx_count_1\ and not \Rx_Bottom:BUART:rx_count_0\));

Note:  Virtual signal Net_826 with ( cost: 95 or cost_inv: 1)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_826 <= (Net_833_3
	OR Net_833_0
	OR Net_833_1
	OR Net_833_2);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_bitclk_pre16x\' (cost = 0):
\Rx_Bottom:BUART:rx_bitclk_pre16x\ <= ((not \Rx_Bottom:BUART:rx_count_2\ and \Rx_Bottom:BUART:rx_count_1\ and \Rx_Bottom:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_poll_bit1\' (cost = 1):
\Rx_Bottom:BUART:rx_poll_bit1\ <= ((not \Rx_Bottom:BUART:rx_count_2\ and not \Rx_Bottom:BUART:rx_count_1\ and \Rx_Bottom:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_poll_bit2\' (cost = 1):
\Rx_Bottom:BUART:rx_poll_bit2\ <= ((not \Rx_Bottom:BUART:rx_count_2\ and not \Rx_Bottom:BUART:rx_count_1\ and not \Rx_Bottom:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:pollingrange\' (cost = 4):
\Rx_Bottom:BUART:pollingrange\ <= ((not \Rx_Bottom:BUART:rx_count_2\ and not \Rx_Bottom:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Rx_Bottom:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ <= (not \Rx_Bottom:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ <= (\Rx_Bottom:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ <= (not \Rx_Bottom:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_6\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_6\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_5\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_5\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_4\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_4\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_3\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_3\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_3\ <= (\Rx_Bottom:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_2\' (cost = 1):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_2\ <= ((not \Rx_Bottom:BUART:rx_count_6\ and not \Rx_Bottom:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_2\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_2\ <= (\Rx_Bottom:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_1\' (cost = 2):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_1\ <= ((not \Rx_Bottom:BUART:rx_count_6\ and not \Rx_Bottom:BUART:rx_count_4\)
	OR (not \Rx_Bottom:BUART:rx_count_6\ and not \Rx_Bottom:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_1\' (cost = 0):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:gta_1\ <= (\Rx_Bottom:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_0\' (cost = 8):
\Rx_Bottom:BUART:sRX:MODULE_29:g2:a0:lta_0\ <= ((not \Rx_Bottom:BUART:rx_count_6\ and not \Rx_Bottom:BUART:rx_count_4\)
	OR (not \Rx_Bottom:BUART:rx_count_6\ and not \Rx_Bottom:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Rx_Right:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Rx_Right:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Rx_Front:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Rx_Front:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\Rx_Left:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\Rx_Left:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\Rx_Back:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\Rx_Back:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\Rx_Top:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not MODIN17_1 and not MODIN17_0));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\Rx_Top:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not MODIN17_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_21_1' (cost = 2):
add_vv_vv_MODGEN_21_1 <= ((not MODIN17_0 and MODIN17_1)
	OR (not MODIN17_1 and MODIN17_0));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\' (cost = 4):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ <= ((not \Rx_Bottom:BUART:pollcount_1\ and not \Rx_Bottom:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\' (cost = 0):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ <= (not \Rx_Bottom:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\' (cost = 2):
\Rx_Bottom:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ <= ((not \Rx_Bottom:BUART:pollcount_0\ and \Rx_Bottom:BUART:pollcount_1\)
	OR (not \Rx_Bottom:BUART:pollcount_1\ and \Rx_Bottom:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Rx_Right:BUART:rx_postpoll\' (cost = 72):
\Rx_Right:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_575 and MODIN1_0));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_575 and not MODIN1_1 and not \Rx_Right:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Rx_Right:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Rx_Right:BUART:rx_parity_bit\)
	OR (Net_575 and MODIN1_0 and \Rx_Right:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Right:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_575 and not MODIN1_1 and not \Rx_Right:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Rx_Right:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Rx_Right:BUART:rx_parity_bit\)
	OR (Net_575 and MODIN1_0 and \Rx_Right:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:rx_postpoll\' (cost = 72):
\Rx_Front:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_590 and MODIN5_0));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_590 and not MODIN5_1 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (Net_590 and MODIN5_0 and \Rx_Front:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Front:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_590 and not MODIN5_1 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Rx_Front:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (Net_590 and MODIN5_0 and \Rx_Front:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:rx_postpoll\' (cost = 72):
\Rx_Left:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_583 and MODIN9_0));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_583 and not MODIN9_1 and not \Rx_Left:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Rx_Left:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Rx_Left:BUART:rx_parity_bit\)
	OR (Net_583 and MODIN9_0 and \Rx_Left:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Left:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_583 and not MODIN9_1 and not \Rx_Left:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \Rx_Left:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \Rx_Left:BUART:rx_parity_bit\)
	OR (Net_583 and MODIN9_0 and \Rx_Left:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:rx_postpoll\' (cost = 72):
\Rx_Back:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_615 and MODIN13_0));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_615 and not MODIN13_1 and not \Rx_Back:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Rx_Back:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Rx_Back:BUART:rx_parity_bit\)
	OR (Net_615 and MODIN13_0 and \Rx_Back:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Back:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_615 and not MODIN13_1 and not \Rx_Back:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \Rx_Back:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \Rx_Back:BUART:rx_parity_bit\)
	OR (Net_615 and MODIN13_0 and \Rx_Back:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:rx_postpoll\' (cost = 72):
\Rx_Top:BUART:rx_postpoll\ <= (MODIN17_1
	OR (Net_783 and MODIN17_0));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_783 and not MODIN17_1 and not \Rx_Top:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \Rx_Top:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \Rx_Top:BUART:rx_parity_bit\)
	OR (Net_783 and MODIN17_0 and \Rx_Top:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Top:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_783 and not MODIN17_1 and not \Rx_Top:BUART:rx_parity_bit\)
	OR (not MODIN17_1 and not MODIN17_0 and not \Rx_Top:BUART:rx_parity_bit\)
	OR (MODIN17_1 and \Rx_Top:BUART:rx_parity_bit\)
	OR (Net_783 and MODIN17_0 and \Rx_Top:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:rx_postpoll\' (cost = 72):
\Rx_Bottom:BUART:rx_postpoll\ <= (\Rx_Bottom:BUART:pollcount_1\
	OR (Net_826 and \Rx_Bottom:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= ((not \Rx_Bottom:BUART:pollcount_1\ and not Net_826 and not \Rx_Bottom:BUART:rx_parity_bit\)
	OR (not \Rx_Bottom:BUART:pollcount_1\ and not \Rx_Bottom:BUART:pollcount_0\ and not \Rx_Bottom:BUART:rx_parity_bit\)
	OR (\Rx_Bottom:BUART:pollcount_1\ and \Rx_Bottom:BUART:rx_parity_bit\)
	OR (Net_826 and \Rx_Bottom:BUART:pollcount_0\ and \Rx_Bottom:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ <= ((not \Rx_Bottom:BUART:pollcount_1\ and not Net_826 and not \Rx_Bottom:BUART:rx_parity_bit\)
	OR (not \Rx_Bottom:BUART:pollcount_1\ and not \Rx_Bottom:BUART:pollcount_0\ and not \Rx_Bottom:BUART:rx_parity_bit\)
	OR (\Rx_Bottom:BUART:pollcount_1\ and \Rx_Bottom:BUART:rx_parity_bit\)
	OR (Net_826 and \Rx_Bottom:BUART:pollcount_0\ and \Rx_Bottom:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 188 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Rx_Right:BUART:rx_status_0\ to zero
Aliasing \Rx_Right:BUART:rx_status_6\ to zero
Aliasing \Rx_Front:BUART:rx_status_0\ to zero
Aliasing \Rx_Front:BUART:rx_status_6\ to zero
Aliasing \Rx_Left:BUART:rx_status_0\ to zero
Aliasing \Rx_Left:BUART:rx_status_6\ to zero
Aliasing \Rx_Back:BUART:rx_status_0\ to zero
Aliasing \Rx_Back:BUART:rx_status_6\ to zero
Aliasing \Rx_Top:BUART:rx_status_0\ to zero
Aliasing \Rx_Top:BUART:rx_status_6\ to zero
Aliasing \Rx_Bottom:BUART:rx_status_0\ to zero
Aliasing \Rx_Bottom:BUART:rx_status_6\ to zero
Aliasing \Rx_Right:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Right:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Right:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Front:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Front:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Front:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Left:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Left:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Left:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Back:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Top:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Top:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Top:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Rx_Bottom:BUART:rx_markspace_status\\D\ to zero
Aliasing \Rx_Bottom:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Rx_Bottom:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Rx_Right:BUART:rx_bitclk_enable\[113] = \Rx_Right:BUART:rx_bitclk\[161]
Removing Lhs of wire \Rx_Right:BUART:rx_status_0\[212] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_status_6\[221] = zero[26]
Removing Rhs of wire \Rx_Front:BUART:rx_bitclk_enable\[360] = \Rx_Front:BUART:rx_bitclk\[408]
Removing Lhs of wire \Rx_Front:BUART:rx_status_0\[459] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_status_6\[468] = zero[26]
Removing Rhs of wire \Rx_Left:BUART:rx_bitclk_enable\[586] = \Rx_Left:BUART:rx_bitclk\[634]
Removing Lhs of wire \Rx_Left:BUART:rx_status_0\[684] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_status_6\[693] = zero[26]
Removing Rhs of wire \Rx_Back:BUART:rx_bitclk_enable\[809] = \Rx_Back:BUART:rx_bitclk\[857]
Removing Lhs of wire \Rx_Back:BUART:rx_status_0\[908] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_status_6\[917] = zero[26]
Removing Rhs of wire \Rx_Top:BUART:rx_bitclk_enable\[1137] = \Rx_Top:BUART:rx_bitclk\[1185]
Removing Lhs of wire \Rx_Top:BUART:rx_status_0\[1236] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_status_6\[1245] = zero[26]
Removing Rhs of wire \Rx_Bottom:BUART:rx_bitclk_enable\[1403] = \Rx_Bottom:BUART:rx_bitclk\[1451]
Removing Lhs of wire \Rx_Bottom:BUART:rx_status_0\[1502] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_status_6\[1511] = zero[26]
Removing Lhs of wire \Tx:BUART:tx_ctrl_mark_last\\D\[1631] = \Tx:BUART:tx_ctrl_mark_last\[83]
Removing Lhs of wire \Rx_Right:BUART:rx_markspace_status\\D\[1644] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_parity_error_status\\D\[1645] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_addr_match_status\\D\[1647] = zero[26]
Removing Lhs of wire \Rx_Right:BUART:rx_markspace_pre\\D\[1648] = \Rx_Right:BUART:rx_markspace_pre\[225]
Removing Lhs of wire \Rx_Right:BUART:rx_parity_bit\\D\[1653] = \Rx_Right:BUART:rx_parity_bit\[231]
Removing Lhs of wire \Rx_Front:BUART:rx_markspace_status\\D\[1664] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_error_status\\D\[1665] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_addr_match_status\\D\[1667] = zero[26]
Removing Lhs of wire \Rx_Front:BUART:rx_markspace_pre\\D\[1668] = \Rx_Front:BUART:rx_markspace_pre\[472]
Removing Lhs of wire \Rx_Front:BUART:rx_parity_bit\\D\[1673] = \Rx_Front:BUART:rx_parity_bit\[478]
Removing Lhs of wire \Rx_Left:BUART:rx_markspace_status\\D\[1684] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_parity_error_status\\D\[1685] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_addr_match_status\\D\[1687] = zero[26]
Removing Lhs of wire \Rx_Left:BUART:rx_markspace_pre\\D\[1688] = \Rx_Left:BUART:rx_markspace_pre\[697]
Removing Lhs of wire \Rx_Left:BUART:rx_parity_bit\\D\[1693] = \Rx_Left:BUART:rx_parity_bit\[703]
Removing Lhs of wire \Rx_Back:BUART:rx_markspace_status\\D\[1704] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_error_status\\D\[1705] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_addr_match_status\\D\[1707] = zero[26]
Removing Lhs of wire \Rx_Back:BUART:rx_markspace_pre\\D\[1708] = \Rx_Back:BUART:rx_markspace_pre\[921]
Removing Lhs of wire \Rx_Back:BUART:rx_parity_bit\\D\[1713] = \Rx_Back:BUART:rx_parity_bit\[927]
Removing Lhs of wire \Rx_Top:BUART:rx_markspace_status\\D\[1724] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_parity_error_status\\D\[1725] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_addr_match_status\\D\[1727] = zero[26]
Removing Lhs of wire \Rx_Top:BUART:rx_markspace_pre\\D\[1728] = \Rx_Top:BUART:rx_markspace_pre\[1249]
Removing Lhs of wire \Rx_Top:BUART:rx_parity_bit\\D\[1733] = \Rx_Top:BUART:rx_parity_bit\[1255]
Removing Lhs of wire \Rx_Bottom:BUART:rx_markspace_status\\D\[1744] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_parity_error_status\\D\[1745] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_addr_match_status\\D\[1747] = zero[26]
Removing Lhs of wire \Rx_Bottom:BUART:rx_markspace_pre\\D\[1748] = \Rx_Bottom:BUART:rx_markspace_pre\[1515]
Removing Lhs of wire \Rx_Bottom:BUART:rx_parity_bit\\D\[1753] = \Rx_Bottom:BUART:rx_parity_bit\[1521]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Rx_Right:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Rx_Right:BUART:rx_parity_bit\ and Net_575 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Rx_Right:BUART:rx_parity_bit\)
	OR (not Net_575 and not MODIN1_1 and \Rx_Right:BUART:rx_parity_bit\)
	OR (not \Rx_Right:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Rx_Front:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Rx_Front:BUART:rx_parity_bit\ and Net_590 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \Rx_Front:BUART:rx_parity_bit\)
	OR (not Net_590 and not MODIN5_1 and \Rx_Front:BUART:rx_parity_bit\)
	OR (not \Rx_Front:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\Rx_Left:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \Rx_Left:BUART:rx_parity_bit\ and Net_583 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \Rx_Left:BUART:rx_parity_bit\)
	OR (not Net_583 and not MODIN9_1 and \Rx_Left:BUART:rx_parity_bit\)
	OR (not \Rx_Left:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\Rx_Back:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \Rx_Back:BUART:rx_parity_bit\ and Net_615 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \Rx_Back:BUART:rx_parity_bit\)
	OR (not Net_615 and not MODIN13_1 and \Rx_Back:BUART:rx_parity_bit\)
	OR (not \Rx_Back:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\Rx_Top:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \Rx_Top:BUART:rx_parity_bit\ and Net_783 and MODIN17_0)
	OR (not MODIN17_1 and not MODIN17_0 and \Rx_Top:BUART:rx_parity_bit\)
	OR (not Net_783 and not MODIN17_1 and \Rx_Top:BUART:rx_parity_bit\)
	OR (not \Rx_Top:BUART:rx_parity_bit\ and MODIN17_1));

Note:  Deleted unused equation:
\Rx_Bottom:BUART:sRX:MODULE_30:g1:a0:xneq\ <= ((not \Rx_Bottom:BUART:rx_parity_bit\ and Net_826 and \Rx_Bottom:BUART:pollcount_0\)
	OR (not \Rx_Bottom:BUART:pollcount_1\ and not \Rx_Bottom:BUART:pollcount_0\ and \Rx_Bottom:BUART:rx_parity_bit\)
	OR (not \Rx_Bottom:BUART:pollcount_1\ and not Net_826 and \Rx_Bottom:BUART:rx_parity_bit\)
	OR (not \Rx_Bottom:BUART:rx_parity_bit\ and \Rx_Bottom:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj" -dcpsoc3 Boxes5.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.187ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2177, Family: PSoC3, Started at: Saturday, 25 April 2015 23:26:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew Arbesfeld\Documents\PSoC Creator\BoxesUART\Boxes5.cydsn\Boxes5.cyprj -d CY8C5868AXI-LP035 Boxes5.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Rx_Back:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Back:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Bottom:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Bottom:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Bottom:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Bottom:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Bottom:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Front:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Left:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Left:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Left:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Left:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Left:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Right:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Right:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Right:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Right:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Right:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Top:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Top:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Top:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Top:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Top:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Tx:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Clock
    Digital Clock 1: Automatic-assigning  clock 'Rx_Back_IntClock'. Fanout=1, Signal=\Rx_Back:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Rx_Front_IntClock'. Fanout=1, Signal=\Rx_Front:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Rx_Bottom_IntClock'. Fanout=1, Signal=\Rx_Bottom:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Rx_Left_IntClock'. Fanout=1, Signal=\Rx_Left:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Rx_Top_IntClock'. Fanout=1, Signal=\Rx_Top:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Rx_Right_IntClock'. Fanout=1, Signal=\Rx_Right:Net_9\
    Digital Clock 7: Automatic-assigning  clock 'Tx_IntClock'. Fanout=1, Signal=\Tx:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Rx_Back:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Back_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Back_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Bottom:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Bottom_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Bottom_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Front:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Front_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Front_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Left:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Left_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Left_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Right:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Right_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Right_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Top:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Rx_Top_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Rx_Top_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Tx:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Tx_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Tx_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Tx:BUART:tx_parity_bit\, Duplicate of \Tx:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tx:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tx:BUART:tx_parity_bit\ (fanout=0)

    Removing \Tx:BUART:tx_mark\, Duplicate of \Tx:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Tx:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Tx:BUART:tx_mark\ (fanout=0)

    Removing \Rx_Top:BUART:rx_state_1\, Duplicate of \Rx_Top:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Top:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Top:BUART:rx_parity_error_pre\, Duplicate of \Rx_Top:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Top:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Top:BUART:rx_parity_bit\, Duplicate of \Rx_Top:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Top:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Top:BUART:rx_markspace_pre\, Duplicate of \Rx_Top:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Top:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Right:BUART:rx_state_1\, Duplicate of \Rx_Right:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Right:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Right:BUART:rx_parity_error_pre\, Duplicate of \Rx_Right:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Right:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Right:BUART:rx_parity_bit\, Duplicate of \Rx_Right:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Right:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Right:BUART:rx_markspace_pre\, Duplicate of \Rx_Right:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Right:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Left:BUART:rx_state_1\, Duplicate of \Rx_Left:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Left:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Left:BUART:rx_parity_error_pre\, Duplicate of \Rx_Left:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Left:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Left:BUART:rx_parity_bit\, Duplicate of \Rx_Left:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Left:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Left:BUART:rx_markspace_pre\, Duplicate of \Rx_Left:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Left:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Front:BUART:rx_state_1\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Front:BUART:rx_parity_error_pre\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Front:BUART:rx_parity_bit\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Front:BUART:rx_markspace_pre\, Duplicate of \Rx_Front:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Front:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Bottom:BUART:rx_state_1\, Duplicate of \Rx_Bottom:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Bottom:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Bottom:BUART:rx_parity_error_pre\, Duplicate of \Rx_Bottom:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Bottom:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Bottom:BUART:rx_parity_bit\, Duplicate of \Rx_Bottom:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Bottom:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Bottom:BUART:rx_markspace_pre\, Duplicate of \Rx_Bottom:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Bottom:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Rx_Back:BUART:rx_state_1\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_state_1\ (fanout=8)

    Removing \Rx_Back:BUART:rx_parity_error_pre\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Rx_Back:BUART:rx_parity_bit\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_parity_bit\ (fanout=0)

    Removing \Rx_Back:BUART:rx_markspace_pre\, Duplicate of \Rx_Back:BUART:rx_address_detected\ 
    MacroCell: Name=\Rx_Back:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(0)__PA ,
            fb => Net_674_0 ,
            pad => Rx_Back_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(1)__PA ,
            fb => Net_674_1 ,
            pad => Rx_Back_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(2)__PA ,
            fb => Net_674_2 ,
            pad => Rx_Back_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Back_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Back_Pins(3)__PA ,
            fb => Net_674_3 ,
            pad => Rx_Back_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Bottom_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Bottom_Pins(0)__PA ,
            fb => Net_833_0 ,
            pad => Rx_Bottom_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Bottom_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Bottom_Pins(1)__PA ,
            fb => Net_833_1 ,
            pad => Rx_Bottom_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Bottom_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Bottom_Pins(2)__PA ,
            fb => Net_833_2 ,
            pad => Rx_Bottom_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Bottom_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Bottom_Pins(3)__PA ,
            fb => Net_833_3 ,
            pad => Rx_Bottom_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(0)__PA ,
            fb => Net_719_0 ,
            pad => Rx_Front_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(1)__PA ,
            fb => Net_719_1 ,
            pad => Rx_Front_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(2)__PA ,
            fb => Net_719_2 ,
            pad => Rx_Front_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Front_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Front_Pins(3)__PA ,
            fb => Net_719_3 ,
            pad => Rx_Front_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Left_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Left_Pins(0)__PA ,
            fb => Net_498_0 ,
            pad => Rx_Left_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Left_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Left_Pins(1)__PA ,
            fb => Net_498_1 ,
            pad => Rx_Left_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Left_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Left_Pins(2)__PA ,
            fb => Net_498_2 ,
            pad => Rx_Left_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Left_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Left_Pins(3)__PA ,
            fb => Net_498_3 ,
            pad => Rx_Left_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Right_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Right_Pins(0)__PA ,
            fb => Net_515_0 ,
            pad => Rx_Right_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Right_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Right_Pins(1)__PA ,
            fb => Net_515_1 ,
            pad => Rx_Right_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Right_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Right_Pins(2)__PA ,
            fb => Net_515_2 ,
            pad => Rx_Right_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Right_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Right_Pins(3)__PA ,
            fb => Net_515_3 ,
            pad => Rx_Right_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Top_Pins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Top_Pins(0)__PA ,
            fb => Net_790_0 ,
            pad => Rx_Top_Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Top_Pins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Top_Pins(1)__PA ,
            fb => Net_790_1 ,
            pad => Rx_Top_Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Top_Pins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Top_Pins(2)__PA ,
            fb => Net_790_2 ,
            pad => Rx_Top_Pins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Top_Pins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Top_Pins(3)__PA ,
            fb => Net_790_3 ,
            pad => Rx_Top_Pins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = StartupLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => StartupLED(0)__PA ,
            pad => StartupLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Pin(0)__PA ,
            input => Net_2 ,
            pad => Tx_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !Net_615 * MODIN13_0
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              Net_615 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !Net_615 * MODIN13_1
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              Net_615 * !MODIN13_1 * MODIN13_0
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN17_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !Net_783 * MODIN17_0
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              Net_783 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)

    MacroCell: Name=MODIN17_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !Net_783 * MODIN17_1
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              Net_783 * !MODIN17_1 * MODIN17_0
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !Net_575 * MODIN1_0
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              Net_575 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !Net_575 * MODIN1_1
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              Net_575 * !MODIN1_1 * MODIN1_0
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_590 * MODIN5_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_590 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_590 * MODIN5_1
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_590 * !MODIN5_1 * MODIN5_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * MODIN9_0
            + Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * MODIN9_1
            + Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\Rx_Left:BUART:rx_count_2\ * !\Rx_Left:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=Net_575, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_515_2 * !Net_515_1 * !Net_515_0 * !Net_515_3
        );
        Output = Net_575 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_583, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_498_3 * !Net_498_2 * !Net_498_1 * !Net_498_0
        );
        Output = Net_583 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_590, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_719_2 * !Net_719_1 * !Net_719_0 * !Net_719_3
        );
        Output = Net_590 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_615, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_674_3 * !Net_674_2 * !Net_674_1 * !Net_674_0
        );
        Output = Net_615 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_783, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_790_2 * !Net_790_1 * !Net_790_0 * !Net_790_3
        );
        Output = Net_783 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_826, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_833_2 * !Net_833_1 * !Net_833_0 * !Net_833_3
        );
        Output = Net_826 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Rx_Back:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Back:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !\Rx_Back:BUART:rx_count_0\
        );
        Output = \Rx_Back:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Back:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_615
        );
        Output = \Rx_Back:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Back:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_615 * MODIN13_0
            + MODIN13_1
        );
        Output = \Rx_Back:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !Net_615 * !MODIN13_1 * !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Back:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !Net_615 * 
              !\Rx_Back:BUART:rx_address_detected\ * \Rx_Back:BUART:rx_last\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Back:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Back:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !Net_615 * !MODIN13_1 * !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_load_fifo\ * \Rx_Back:BUART:rx_fifofull\
        );
        Output = \Rx_Back:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Back:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_fifonotempty\ * 
              \Rx_Back:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Back:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !Net_826 * \Rx_Bottom:BUART:pollcount_0\
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              Net_826 * !\Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Rx_Bottom:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * Net_826 * 
              \Rx_Bottom:BUART:pollcount_0\
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              \Rx_Bottom:BUART:pollcount_1\ * !Net_826
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              \Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Rx_Bottom:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Bottom:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !\Rx_Bottom:BUART:rx_count_0\
        );
        Output = \Rx_Bottom:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Bottom:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_826
        );
        Output = \Rx_Bottom:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * !\Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Bottom:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Rx_Bottom:BUART:pollcount_1\
            + Net_826 * \Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              !\Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              !\Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Bottom:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\ * 
              \Rx_Bottom:BUART:rx_last\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Bottom:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Bottom:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Bottom:BUART:rx_state_0\ * \Rx_Bottom:BUART:rx_state_3\ * 
              \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Bottom:BUART:rx_load_fifo\ * \Rx_Bottom:BUART:rx_fifofull\
        );
        Output = \Rx_Bottom:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Bottom:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Bottom:BUART:rx_fifonotempty\ * 
              \Rx_Bottom:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Bottom:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Front:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !\Rx_Front:BUART:rx_count_0\
        );
        Output = \Rx_Front:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Front:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_590
        );
        Output = \Rx_Front:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Front:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_590 * MODIN5_0
            + MODIN5_1
        );
        Output = \Rx_Front:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !Net_590 * !MODIN5_1 * !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Front:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * !Net_590 * 
              !\Rx_Front:BUART:rx_address_detected\ * 
              \Rx_Front:BUART:rx_last\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Front:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Front:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Front:BUART:rx_state_0\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !Net_590 * !MODIN5_1 * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0 * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_load_fifo\ * \Rx_Front:BUART:rx_fifofull\
        );
        Output = \Rx_Front:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Front:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_fifonotempty\ * 
              \Rx_Front:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Front:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Left:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Left:BUART:rx_count_2\ * !\Rx_Left:BUART:rx_count_1\ * 
              !\Rx_Left:BUART:rx_count_0\
        );
        Output = \Rx_Left:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Left:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_583
        );
        Output = \Rx_Left:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Left:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_583 * MODIN9_0
            + MODIN9_1
        );
        Output = \Rx_Left:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              \Rx_Left:BUART:rx_bitclk_enable\ * !\Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * !MODIN9_1 * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              !\Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Left:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              !\Rx_Left:BUART:rx_state_3\ * !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * \Rx_Left:BUART:rx_last\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Left:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Left:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              \Rx_Left:BUART:rx_bitclk_enable\ * \Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * !MODIN9_1 * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Left:BUART:rx_load_fifo\ * \Rx_Left:BUART:rx_fifofull\
        );
        Output = \Rx_Left:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Left:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Left:BUART:rx_fifonotempty\ * 
              \Rx_Left:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Left:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Right:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !\Rx_Right:BUART:rx_count_0\
        );
        Output = \Rx_Right:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Right:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_575
        );
        Output = \Rx_Right:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Right:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_575 * MODIN1_0
            + MODIN1_1
        );
        Output = \Rx_Right:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * 
              !\Rx_Right:BUART:rx_state_3\ * \Rx_Right:BUART:rx_state_2\ * 
              !Net_575 * !MODIN1_1 * !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * 
              !\Rx_Right:BUART:rx_state_3\ * \Rx_Right:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Right:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * !Net_575 * 
              !\Rx_Right:BUART:rx_address_detected\ * 
              \Rx_Right:BUART:rx_last\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Right:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Right:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Right:BUART:rx_state_0\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * !Net_575 * !MODIN1_1 * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Right:BUART:rx_load_fifo\ * \Rx_Right:BUART:rx_fifofull\
        );
        Output = \Rx_Right:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Right:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Right:BUART:rx_fifonotempty\ * 
              \Rx_Right:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Right:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Rx_Top:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !\Rx_Top:BUART:rx_count_0\
        );
        Output = \Rx_Top:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Rx_Top:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_783
        );
        Output = \Rx_Top:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Rx_Top:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_783 * MODIN17_0
            + MODIN17_1
        );
        Output = \Rx_Top:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              !\Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !Net_783 * !MODIN17_1 * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              !\Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Rx_Top:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_2\ * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * !Net_783 * 
              !\Rx_Top:BUART:rx_address_detected\ * \Rx_Top:BUART:rx_last\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Rx_Top:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Rx_Top:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_state_3\ * 
              \Rx_Top:BUART:rx_state_2\ * !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !Net_783 * !MODIN17_1 * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Top:BUART:rx_load_fifo\ * \Rx_Top:BUART:rx_fifofull\
        );
        Output = \Rx_Top:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Rx_Top:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Top:BUART:rx_fifonotempty\ * 
              \Rx_Top:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Top:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Tx:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\
            + !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\
        );
        Output = \Tx:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Tx:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_bitclk_enable_pre\
        );
        Output = \Tx:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Tx:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * !\Tx:BUART:tx_fifo_empty\
            + !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_fifo_empty\ * !\Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_fifo_empty\ * 
              \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_0\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Tx:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_0\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Tx:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\ * \Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Tx:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_fifo_empty\ * 
              \Tx:BUART:tx_state_2\
        );
        Output = \Tx:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Tx:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:tx_fifo_notfull\
        );
        Output = \Tx:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Tx:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Tx:BUART:txn\ * \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_bitclk\
            + \Tx:BUART:txn\ * \Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_shift_out\ * !\Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\ * !\Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_shift_out\ * !\Tx:BUART:tx_state_2\ * 
              !\Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Rx_Back:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Back:Net_9\ ,
            cs_addr_2 => \Rx_Back:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Back:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Back:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Back:BUART:rx_postpoll\ ,
            f0_load => \Rx_Back:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Back:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Back:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Bottom:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Bottom:Net_9\ ,
            cs_addr_2 => \Rx_Bottom:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Bottom:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Bottom:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Bottom:BUART:rx_postpoll\ ,
            f0_load => \Rx_Bottom:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Bottom:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Bottom:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Front:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Front:Net_9\ ,
            cs_addr_2 => \Rx_Front:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Front:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Front:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Front:BUART:rx_postpoll\ ,
            f0_load => \Rx_Front:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Front:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Front:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Left:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Left:Net_9\ ,
            cs_addr_2 => \Rx_Left:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Left:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Left:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Left:BUART:rx_postpoll\ ,
            f0_load => \Rx_Left:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Left:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Left:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Right:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Right:Net_9\ ,
            cs_addr_2 => \Rx_Right:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Right:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Right:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Right:BUART:rx_postpoll\ ,
            f0_load => \Rx_Right:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Right:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Right:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Top:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Rx_Top:Net_9\ ,
            cs_addr_2 => \Rx_Top:BUART:rx_address_detected\ ,
            cs_addr_1 => \Rx_Top:BUART:rx_state_0\ ,
            cs_addr_0 => \Rx_Top:BUART:rx_bitclk_enable\ ,
            route_si => \Rx_Top:BUART:rx_postpoll\ ,
            f0_load => \Rx_Top:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Rx_Top:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Rx_Top:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Tx:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Tx:Net_9\ ,
            cs_addr_2 => \Tx:BUART:tx_state_1\ ,
            cs_addr_1 => \Tx:BUART:tx_state_0\ ,
            cs_addr_0 => \Tx:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Tx:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Tx:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Tx:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Tx:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Tx:Net_9\ ,
            cs_addr_0 => \Tx:BUART:counter_load_not\ ,
            ce0_reg => \Tx:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Tx:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Rx_Back_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_674_3 ,
            status_2 => Net_674_2 ,
            status_1 => Net_674_1 ,
            status_0 => Net_674_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Rx_Bottom_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_833_3 ,
            status_2 => Net_833_2 ,
            status_1 => Net_833_1 ,
            status_0 => Net_833_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Rx_Front_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_719_3 ,
            status_2 => Net_719_2 ,
            status_1 => Net_719_1 ,
            status_0 => Net_719_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Rx_Left_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_498_3 ,
            status_2 => Net_498_2 ,
            status_1 => Net_498_1 ,
            status_0 => Net_498_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Rx_Right_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_515_3 ,
            status_2 => Net_515_2 ,
            status_1 => Net_515_1 ,
            status_0 => Net_515_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Rx_Top_Register:sts:sts_reg\
        PORT MAP (
            clock => Clock ,
            status_3 => Net_790_3 ,
            status_2 => Net_790_2 ,
            status_1 => Net_790_1 ,
            status_0 => Net_790_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Rx_Back:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Back:Net_9\ ,
            status_5 => \Rx_Back:BUART:rx_status_5\ ,
            status_4 => \Rx_Back:BUART:rx_status_4\ ,
            status_3 => \Rx_Back:BUART:rx_status_3\ ,
            interrupt => Net_608 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Bottom:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Bottom:Net_9\ ,
            status_5 => \Rx_Bottom:BUART:rx_status_5\ ,
            status_4 => \Rx_Bottom:BUART:rx_status_4\ ,
            status_3 => \Rx_Bottom:BUART:rx_status_3\ ,
            interrupt => Net_828 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Front:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Front:Net_9\ ,
            status_5 => \Rx_Front:BUART:rx_status_5\ ,
            status_4 => \Rx_Front:BUART:rx_status_4\ ,
            status_3 => \Rx_Front:BUART:rx_status_3\ ,
            interrupt => Net_592 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Left:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Left:Net_9\ ,
            status_5 => \Rx_Left:BUART:rx_status_5\ ,
            status_4 => \Rx_Left:BUART:rx_status_4\ ,
            status_3 => \Rx_Left:BUART:rx_status_3\ ,
            interrupt => Net_582 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Right:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Right:Net_9\ ,
            status_5 => \Rx_Right:BUART:rx_status_5\ ,
            status_4 => \Rx_Right:BUART:rx_status_4\ ,
            status_3 => \Rx_Right:BUART:rx_status_3\ ,
            interrupt => Net_577 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Top:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Rx_Top:Net_9\ ,
            status_5 => \Rx_Top:BUART:rx_status_5\ ,
            status_4 => \Rx_Top:BUART:rx_status_4\ ,
            status_3 => \Rx_Top:BUART:rx_status_3\ ,
            interrupt => Net_785 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Tx:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Tx:Net_9\ ,
            status_3 => \Tx:BUART:tx_fifo_notfull\ ,
            status_2 => \Tx:BUART:tx_status_2\ ,
            status_1 => \Tx:BUART:tx_fifo_empty\ ,
            status_0 => \Tx:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Rx_Back:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Back:Net_9\ ,
            load => \Rx_Back:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \Rx_Back:BUART:rx_count_2\ ,
            count_1 => \Rx_Back:BUART:rx_count_1\ ,
            count_0 => \Rx_Back:BUART:rx_count_0\ ,
            tc => \Rx_Back:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Bottom:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Bottom:Net_9\ ,
            load => \Rx_Bottom:BUART:rx_counter_load\ ,
            count_6 => \Rx_Bottom:BUART:rx_count_6\ ,
            count_5 => \Rx_Bottom:BUART:rx_count_5\ ,
            count_4 => \Rx_Bottom:BUART:rx_count_4\ ,
            count_3 => \Rx_Bottom:BUART:rx_count_3\ ,
            count_2 => \Rx_Bottom:BUART:rx_count_2\ ,
            count_1 => \Rx_Bottom:BUART:rx_count_1\ ,
            count_0 => \Rx_Bottom:BUART:rx_count_0\ ,
            tc => \Rx_Bottom:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Front:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Front:Net_9\ ,
            load => \Rx_Front:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \Rx_Front:BUART:rx_count_2\ ,
            count_1 => \Rx_Front:BUART:rx_count_1\ ,
            count_0 => \Rx_Front:BUART:rx_count_0\ ,
            tc => \Rx_Front:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Left:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Left:Net_9\ ,
            load => \Rx_Left:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \Rx_Left:BUART:rx_count_2\ ,
            count_1 => \Rx_Left:BUART:rx_count_1\ ,
            count_0 => \Rx_Left:BUART:rx_count_0\ ,
            tc => \Rx_Left:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Right:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Right:Net_9\ ,
            load => \Rx_Right:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Rx_Right:BUART:rx_count_2\ ,
            count_1 => \Rx_Right:BUART:rx_count_1\ ,
            count_0 => \Rx_Right:BUART:rx_count_0\ ,
            tc => \Rx_Right:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Rx_Top:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Rx_Top:Net_9\ ,
            load => \Rx_Top:BUART:rx_counter_load\ ,
            count_6 => MODIN20_6 ,
            count_5 => MODIN20_5 ,
            count_4 => MODIN20_4 ,
            count_3 => MODIN20_3 ,
            count_2 => \Rx_Top:BUART:rx_count_2\ ,
            count_1 => \Rx_Top:BUART:rx_count_1\ ,
            count_0 => \Rx_Top:BUART:rx_count_0\ ,
            tc => \Rx_Top:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Rx_Back
        PORT MAP (
            interrupt => Net_608 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Bottom
        PORT MAP (
            interrupt => Net_828 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Front
        PORT MAP (
            interrupt => Net_592 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Left
        PORT MAP (
            interrupt => Net_582 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Right
        PORT MAP (
            interrupt => Net_577 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx_Top
        PORT MAP (
            interrupt => Net_785 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   38 :   34 :   72 :  52.78%
UDB Macrocells                :  105 :   87 :  192 :  54.69%
UDB Unique Pterms             :  170 :  214 :  384 :  44.27%
UDB Total Pterms              :  209 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :   19 :    5 :   24 :  79.17%
             Status Registers :    6 
            StatusI Registers :    7 
    Routed Count7 Load/Enable :    6 
UDB Control Cells             :    6 :   18 :   24 :  25.00%
                 Count7 Cells :    6 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    6 :   26 :   32 :  18.75%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.108ms
Tech mapping phase: Elapsed time ==> 1s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(6)][IoId=(1)] : Button(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Rx_Back_Pins(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Rx_Back_Pins(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Rx_Back_Pins(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Rx_Back_Pins(3) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Rx_Bottom_Pins(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Rx_Bottom_Pins(1) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Rx_Bottom_Pins(2) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Rx_Bottom_Pins(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_Front_Pins(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Rx_Front_Pins(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Rx_Front_Pins(2) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Rx_Front_Pins(3) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_Left_Pins(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Rx_Left_Pins(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Rx_Left_Pins(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_Left_Pins(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Rx_Right_Pins(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Rx_Right_Pins(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Rx_Right_Pins(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_Right_Pins(3) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Rx_Top_Pins(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Rx_Top_Pins(1) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_Top_Pins(2) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Rx_Top_Pins(3) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : StartupLED(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_Pin(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.751ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   38 :   10 :   48 :  79.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.26
                   Pterms :            4.87
               Macrocells :            2.76
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 923, final cost is 923 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.90 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Right:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Right:BUART:rx_load_fifo\ * \Rx_Right:BUART:rx_fifofull\
        );
        Output = \Rx_Right:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Rx_Top_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_790_3 ,
        status_2 => Net_790_2 ,
        status_1 => Net_790_1 ,
        status_0 => Net_790_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Top:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Top:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_state_3\ * 
              \Rx_Top:BUART:rx_state_2\ * !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Top:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              !\Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !Net_783 * !MODIN17_1 * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              !\Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Top:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_2\ * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * !Net_783 * 
              !\Rx_Top:BUART:rx_address_detected\ * \Rx_Top:BUART:rx_last\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Top:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_5
            + \Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\ * !MODIN20_6 * !MODIN20_4
        );
        Output = \Rx_Top:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Top:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Top:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Top:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !\Rx_Top:BUART:rx_count_0\
        );
        Output = \Rx_Top:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN17_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !Net_783 * MODIN17_0
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              Net_783 * !MODIN17_0
        );
        Output = MODIN17_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN17_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              !Net_783 * MODIN17_1
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              Net_783 * !MODIN17_1 * MODIN17_0
            + !\Rx_Top:BUART:rx_count_2\ * !\Rx_Top:BUART:rx_count_1\ * 
              MODIN17_1 * !MODIN17_0
        );
        Output = MODIN17_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Top:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_783
        );
        Output = \Rx_Top:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Top:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Top:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !Net_783 * !MODIN17_1 * !\Rx_Top:BUART:rx_address_detected\
            + !\Rx_Top:BUART:rx_state_0\ * \Rx_Top:BUART:rx_bitclk_enable\ * 
              \Rx_Top:BUART:rx_state_3\ * \Rx_Top:BUART:rx_state_2\ * 
              !MODIN17_1 * !MODIN17_0 * !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_783, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_790_2 * !Net_790_1 * !Net_790_0 * !Net_790_3
        );
        Output = Net_783 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Top:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_783 * MODIN17_0
            + MODIN17_1
        );
        Output = \Rx_Top:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Top:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Top:BUART:rx_state_0\ * !\Rx_Top:BUART:rx_state_3\ * 
              !\Rx_Top:BUART:rx_state_2\ * 
              !\Rx_Top:BUART:rx_address_detected\
        );
        Output = \Rx_Top:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Top:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Top:Net_9\ ,
        cs_addr_2 => \Rx_Top:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Top:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Top:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Top:BUART:rx_postpoll\ ,
        f0_load => \Rx_Top:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Top:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Top:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Top:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Top:Net_9\ ,
        load => \Rx_Top:BUART:rx_counter_load\ ,
        count_6 => MODIN20_6 ,
        count_5 => MODIN20_5 ,
        count_4 => MODIN20_4 ,
        count_3 => MODIN20_3 ,
        count_2 => \Rx_Top:BUART:rx_count_2\ ,
        count_1 => \Rx_Top:BUART:rx_count_1\ ,
        count_0 => \Rx_Top:BUART:rx_count_0\ ,
        tc => \Rx_Top:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Tx:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Tx:BUART:txn\ * \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_bitclk\
            + \Tx:BUART:txn\ * \Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_shift_out\ * !\Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\ * !\Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_shift_out\ * !\Tx:BUART:tx_state_2\ * 
              !\Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tx:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_0\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Tx:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\ * \Tx:BUART:tx_bitclk\
            + \Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_counter_dp\ * \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tx:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\
            + !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_state_2\
        );
        Output = \Tx:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tx:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Tx:Net_9\ ,
        cs_addr_0 => \Tx:BUART:counter_load_not\ ,
        ce0_reg => \Tx:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Tx:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Rx_Top:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Top:Net_9\ ,
        status_5 => \Rx_Top:BUART:rx_status_5\ ,
        status_4 => \Rx_Top:BUART:rx_status_4\ ,
        status_3 => \Rx_Top:BUART:rx_status_3\ ,
        interrupt => Net_785 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Right:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * 
              !\Rx_Right:BUART:rx_state_3\ * \Rx_Right:BUART:rx_state_2\ * 
              !Net_575 * !MODIN1_1 * !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * 
              !\Rx_Right:BUART:rx_state_3\ * \Rx_Right:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Right:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * !Net_575 * 
              !\Rx_Right:BUART:rx_address_detected\ * 
              \Rx_Right:BUART:rx_last\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Right:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Right:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * !Net_575 * !MODIN1_1 * 
              !\Rx_Right:BUART:rx_address_detected\
            + !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0 * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_575, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_515_2 * !Net_515_1 * !Net_515_0 * !Net_515_3
        );
        Output = Net_575 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Right:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_575 * MODIN1_0
            + MODIN1_1
        );
        Output = \Rx_Right:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Right:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Right:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Right:Net_9\ ,
        cs_addr_2 => \Rx_Right:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Right:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Right:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Right:BUART:rx_postpoll\ ,
        f0_load => \Rx_Right:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Right:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Right:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Right:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Right:Net_9\ ,
        load => \Rx_Right:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Rx_Right:BUART:rx_count_2\ ,
        count_1 => \Rx_Right:BUART:rx_count_1\ ,
        count_0 => \Rx_Right:BUART:rx_count_0\ ,
        tc => \Rx_Right:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Right:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_state_0\ * 
              \Rx_Right:BUART:rx_bitclk_enable\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \Rx_Right:BUART:rx_state_0\ * !\Rx_Right:BUART:rx_state_3\ * 
              !\Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Rx_Right:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Right:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Right:BUART:rx_fifonotempty\ * 
              \Rx_Right:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Right:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Right:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Right:BUART:rx_state_0\ * \Rx_Right:BUART:rx_state_3\ * 
              \Rx_Right:BUART:rx_state_2\ * 
              !\Rx_Right:BUART:rx_address_detected\
        );
        Output = \Rx_Right:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Right:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !\Rx_Right:BUART:rx_count_0\
        );
        Output = \Rx_Right:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !Net_575 * MODIN1_0
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              Net_575 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              !Net_575 * MODIN1_1
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              Net_575 * !MODIN1_1 * MODIN1_0
            + !\Rx_Right:BUART:rx_count_2\ * !\Rx_Right:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Right:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_575
        );
        Output = \Rx_Right:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Rx_Right_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_515_3 ,
        status_2 => Net_515_2 ,
        status_1 => Net_515_1 ,
        status_0 => Net_515_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Rx_Top:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Top:BUART:rx_load_fifo\ * \Rx_Top:BUART:rx_fifofull\
        );
        Output = \Rx_Top:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Top:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Top:BUART:rx_fifonotempty\ * 
              \Rx_Top:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Top:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Rx_Right:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Right:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Right:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Rx_Right:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Right:Net_9\ ,
        status_5 => \Rx_Right:BUART:rx_status_5\ ,
        status_4 => \Rx_Right:BUART:rx_status_4\ ,
        status_3 => \Rx_Right:BUART:rx_status_3\ ,
        interrupt => Net_577 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Tx:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * !\Tx:BUART:tx_fifo_empty\
            + !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              !\Tx:BUART:tx_fifo_empty\ * !\Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_1\ * \Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_fifo_empty\ * 
              \Tx:BUART:tx_state_2\
            + \Tx:BUART:tx_state_0\ * !\Tx:BUART:tx_state_2\ * 
              \Tx:BUART:tx_bitclk\
        );
        Output = \Tx:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tx:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_bitclk_enable_pre\ * \Tx:BUART:tx_fifo_empty\ * 
              \Tx:BUART:tx_state_2\
        );
        Output = \Tx:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tx:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Tx:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Tx:BUART:tx_state_1\ * !\Tx:BUART:tx_state_0\ * 
              \Tx:BUART:tx_state_2\
            + !\Tx:BUART:tx_bitclk_enable_pre\
        );
        Output = \Tx:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tx:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tx:BUART:tx_fifo_notfull\
        );
        Output = \Tx:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Front:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tx:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Tx:Net_9\ ,
        cs_addr_2 => \Tx:BUART:tx_state_1\ ,
        cs_addr_1 => \Tx:BUART:tx_state_0\ ,
        cs_addr_0 => \Tx:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Tx:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Tx:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Tx:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Tx:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Tx:Net_9\ ,
        status_3 => \Tx:BUART:tx_fifo_notfull\ ,
        status_2 => \Tx:BUART:tx_status_2\ ,
        status_1 => \Tx:BUART:tx_fifo_empty\ ,
        status_0 => \Tx:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Rx_Bottom:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Bottom:BUART:rx_load_fifo\ * \Rx_Bottom:BUART:rx_fifofull\
        );
        Output = \Rx_Bottom:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Left:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Left:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Rx_Bottom:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Bottom:Net_9\ ,
        status_5 => \Rx_Bottom:BUART:rx_status_5\ ,
        status_4 => \Rx_Bottom:BUART:rx_status_4\ ,
        status_3 => \Rx_Bottom:BUART:rx_status_3\ ,
        interrupt => Net_828 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Bottom:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Bottom:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Bottom:BUART:rx_fifonotempty\ * 
              \Rx_Bottom:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Bottom:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Bottom:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Bottom:BUART:rx_state_0\ * \Rx_Bottom:BUART:rx_state_3\ * 
              \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Bottom:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !\Rx_Bottom:BUART:rx_count_0\
        );
        Output = \Rx_Bottom:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Bottom:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !Net_826 * \Rx_Bottom:BUART:pollcount_0\
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              Net_826 * !\Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Bottom:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * Net_826 * 
              \Rx_Bottom:BUART:pollcount_0\
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              \Rx_Bottom:BUART:pollcount_1\ * !Net_826
            + !\Rx_Bottom:BUART:rx_count_2\ * !\Rx_Bottom:BUART:rx_count_1\ * 
              \Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\Rx_Bottom_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_833_3 ,
        status_2 => Net_833_2 ,
        status_1 => Net_833_1 ,
        status_0 => Net_833_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Bottom:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              !\Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              !\Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Bottom:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\ * 
              \Rx_Bottom:BUART:rx_last\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Bottom:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * !\Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_5\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + \Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * !\Rx_Bottom:BUART:rx_count_6\ * 
              !\Rx_Bottom:BUART:rx_count_4\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Bottom:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Bottom:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Bottom:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !Net_826 * 
              !\Rx_Bottom:BUART:rx_address_detected\
            + !\Rx_Bottom:BUART:rx_state_0\ * 
              \Rx_Bottom:BUART:rx_bitclk_enable\ * 
              \Rx_Bottom:BUART:rx_state_3\ * \Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:pollcount_1\ * !\Rx_Bottom:BUART:pollcount_0\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Bottom:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Bottom:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_826
        );
        Output = \Rx_Bottom:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Bottom:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Rx_Bottom:BUART:pollcount_1\
            + Net_826 * \Rx_Bottom:BUART:pollcount_0\
        );
        Output = \Rx_Bottom:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Bottom:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Bottom:BUART:rx_state_0\ * !\Rx_Bottom:BUART:rx_state_3\ * 
              !\Rx_Bottom:BUART:rx_state_2\ * 
              !\Rx_Bottom:BUART:rx_address_detected\
        );
        Output = \Rx_Bottom:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Bottom:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Bottom:Net_9\ ,
        cs_addr_2 => \Rx_Bottom:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Bottom:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Bottom:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Bottom:BUART:rx_postpoll\ ,
        f0_load => \Rx_Bottom:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Bottom:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Bottom:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Bottom:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Bottom:Net_9\ ,
        load => \Rx_Bottom:BUART:rx_counter_load\ ,
        count_6 => \Rx_Bottom:BUART:rx_count_6\ ,
        count_5 => \Rx_Bottom:BUART:rx_count_5\ ,
        count_4 => \Rx_Bottom:BUART:rx_count_4\ ,
        count_3 => \Rx_Bottom:BUART:rx_count_3\ ,
        count_2 => \Rx_Bottom:BUART:rx_count_2\ ,
        count_1 => \Rx_Bottom:BUART:rx_count_1\ ,
        count_0 => \Rx_Bottom:BUART:rx_count_0\ ,
        tc => \Rx_Bottom:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_state_3\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_fifonotempty\ * 
              \Rx_Back:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Back:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !Net_615 * MODIN13_0
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              Net_615 * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !Net_615 * MODIN13_1
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              Net_615 * !MODIN13_1 * MODIN13_0
            + !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_615
        );
        Output = \Rx_Back:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Rx_Back:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Back:Net_9\ ,
        status_5 => \Rx_Back:BUART:rx_status_5\ ,
        status_4 => \Rx_Back:BUART:rx_status_4\ ,
        status_3 => \Rx_Back:BUART:rx_status_3\ ,
        interrupt => Net_608 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !Net_615 * !MODIN13_1 * !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              !\Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Back:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * !Net_615 * 
              !\Rx_Back:BUART:rx_address_detected\ * \Rx_Back:BUART:rx_last\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_5
            + \Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \Rx_Back:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Back:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !Net_615 * !MODIN13_1 * !\Rx_Back:BUART:rx_address_detected\
            + !\Rx_Back:BUART:rx_state_0\ * \Rx_Back:BUART:rx_bitclk_enable\ * 
              \Rx_Back:BUART:rx_state_3\ * \Rx_Back:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0 * !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_615, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_674_3 * !Net_674_2 * !Net_674_1 * !Net_674_0
        );
        Output = Net_615 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Back:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_615 * MODIN13_0
            + MODIN13_1
        );
        Output = \Rx_Back:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_state_0\ * !\Rx_Back:BUART:rx_state_3\ * 
              !\Rx_Back:BUART:rx_state_2\ * 
              !\Rx_Back:BUART:rx_address_detected\
        );
        Output = \Rx_Back:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Back:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Back:Net_9\ ,
        cs_addr_2 => \Rx_Back:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Back:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Back:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Back:BUART:rx_postpoll\ ,
        f0_load => \Rx_Back:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Back:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Back:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Back:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Back:Net_9\ ,
        load => \Rx_Back:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \Rx_Back:BUART:rx_count_2\ ,
        count_1 => \Rx_Back:BUART:rx_count_1\ ,
        count_0 => \Rx_Back:BUART:rx_count_0\ ,
        tc => \Rx_Back:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Rx_Back:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Rx_Back:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Back:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Back:BUART:rx_count_2\ * !\Rx_Back:BUART:rx_count_1\ * 
              !\Rx_Back:BUART:rx_count_0\
        );
        Output = \Rx_Back:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Rx_Back:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Back:BUART:rx_load_fifo\ * \Rx_Back:BUART:rx_fifofull\
        );
        Output = \Rx_Back:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Rx_Back_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_674_3 ,
        status_2 => Net_674_2 ,
        status_1 => Net_674_1 ,
        status_0 => Net_674_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Left:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              \Rx_Left:BUART:rx_bitclk_enable\ * !\Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * !MODIN9_1 * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              !\Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Left:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              !\Rx_Left:BUART:rx_state_3\ * !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * \Rx_Left:BUART:rx_last\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Left:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Left:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_state_0\ * 
              \Rx_Left:BUART:rx_bitclk_enable\ * \Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * !MODIN9_1 * 
              !\Rx_Left:BUART:rx_address_detected\
            + !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * \Rx_Left:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_583, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_498_3 * !Net_498_2 * !Net_498_1 * !Net_498_0
        );
        Output = Net_583 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Left:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_583 * MODIN9_0
            + MODIN9_1
        );
        Output = \Rx_Left:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Left:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Left:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Left:Net_9\ ,
        cs_addr_2 => \Rx_Left:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Left:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Left:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Left:BUART:rx_postpoll\ ,
        f0_load => \Rx_Left:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Left:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Left:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Left:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Left:Net_9\ ,
        load => \Rx_Left:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \Rx_Left:BUART:rx_count_2\ ,
        count_1 => \Rx_Left:BUART:rx_count_1\ ,
        count_0 => \Rx_Left:BUART:rx_count_0\ ,
        tc => \Rx_Left:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Left:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_bitclk_enable\ * 
              \Rx_Left:BUART:rx_state_3\ * !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_5
            + \Rx_Left:BUART:rx_state_0\ * !\Rx_Left:BUART:rx_state_3\ * 
              !\Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \Rx_Left:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Left:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Left:BUART:rx_load_fifo\ * \Rx_Left:BUART:rx_fifofull\
        );
        Output = \Rx_Left:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Left:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Left:BUART:rx_state_0\ * \Rx_Left:BUART:rx_state_3\ * 
              \Rx_Left:BUART:rx_state_2\ * 
              !\Rx_Left:BUART:rx_address_detected\
        );
        Output = \Rx_Left:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Left:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Left:BUART:rx_count_2\ * !\Rx_Left:BUART:rx_count_1\ * 
              !\Rx_Left:BUART:rx_count_0\
        );
        Output = \Rx_Left:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * MODIN9_0
            + Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * MODIN9_1
            + Net_583 * !\Rx_Left:BUART:rx_count_2\ * 
              !\Rx_Left:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\Rx_Left:BUART:rx_count_2\ * !\Rx_Left:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Left:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Left:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_583
        );
        Output = \Rx_Left:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Rx_Left_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_498_3 ,
        status_2 => Net_498_2 ,
        status_1 => Net_498_1 ,
        status_0 => Net_498_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Left:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Left:BUART:rx_fifonotempty\ * 
              \Rx_Left:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Left:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_826, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_833_2 * !Net_833_1 * !Net_833_0 * !Net_833_3
        );
        Output = Net_826 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Rx_Left:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Left:Net_9\ ,
        status_5 => \Rx_Left:BUART:rx_status_5\ ,
        status_4 => \Rx_Left:BUART:rx_status_4\ ,
        status_3 => \Rx_Left:BUART:rx_status_3\ ,
        interrupt => Net_582 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_load_fifo\ * \Rx_Front:BUART:rx_fifofull\
        );
        Output = \Rx_Front:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Front:BUART:rx_fifonotempty\ * 
              \Rx_Front:BUART:rx_state_stop1_reg\
        );
        Output = \Rx_Front:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !\Rx_Front:BUART:rx_count_0\
        );
        Output = \Rx_Front:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_590 * MODIN5_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_590 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              !Net_590 * MODIN5_1
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              Net_590 * !MODIN5_1 * MODIN5_0
            + !\Rx_Front:BUART:rx_count_2\ * !\Rx_Front:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Rx_Front:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Rx_Front:Net_9\ ,
        status_5 => \Rx_Front:BUART:rx_status_5\ ,
        status_4 => \Rx_Front:BUART:rx_status_4\ ,
        status_3 => \Rx_Front:BUART:rx_status_3\ ,
        interrupt => Net_592 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_590, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_719_2 * !Net_719_1 * !Net_719_0 * !Net_719_3
        );
        Output = Net_590 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Rx_Front_Register:sts:sts_reg\
    PORT MAP (
        clock => Clock ,
        status_3 => Net_719_3 ,
        status_2 => Net_719_2 ,
        status_1 => Net_719_1 ,
        status_0 => Net_719_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !Net_590 * !MODIN5_1 * !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * 
              !\Rx_Front:BUART:rx_state_3\ * \Rx_Front:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * !Net_590 * 
              !\Rx_Front:BUART:rx_address_detected\ * 
              \Rx_Front:BUART:rx_last\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \Rx_Front:BUART:rx_state_0\ * !\Rx_Front:BUART:rx_state_3\ * 
              !\Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Rx_Front:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Front:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !Net_590 * !MODIN5_1 * 
              !\Rx_Front:BUART:rx_address_detected\
            + !\Rx_Front:BUART:rx_state_0\ * 
              \Rx_Front:BUART:rx_bitclk_enable\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0 * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Rx_Front:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_590
        );
        Output = \Rx_Front:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Rx_Front:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_590 * MODIN5_0
            + MODIN5_1
        );
        Output = \Rx_Front:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Rx_Front:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Rx_Front:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Rx_Front:BUART:rx_state_0\ * \Rx_Front:BUART:rx_state_3\ * 
              \Rx_Front:BUART:rx_state_2\ * 
              !\Rx_Front:BUART:rx_address_detected\
        );
        Output = \Rx_Front:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Front:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Rx_Front:Net_9\ ,
        cs_addr_2 => \Rx_Front:BUART:rx_address_detected\ ,
        cs_addr_1 => \Rx_Front:BUART:rx_state_0\ ,
        cs_addr_0 => \Rx_Front:BUART:rx_bitclk_enable\ ,
        route_si => \Rx_Front:BUART:rx_postpoll\ ,
        f0_load => \Rx_Front:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Rx_Front:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Rx_Front:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Rx_Front:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Rx_Front:Net_9\ ,
        load => \Rx_Front:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \Rx_Front:BUART:rx_count_2\ ,
        count_1 => \Rx_Front:BUART:rx_count_1\ ,
        count_0 => \Rx_Front:BUART:rx_count_0\ ,
        tc => \Rx_Front:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_Rx_Back
        PORT MAP (
            interrupt => Net_608 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_Rx_Bottom
        PORT MAP (
            interrupt => Net_828 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_Rx_Front
        PORT MAP (
            interrupt => Net_592 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_Rx_Left
        PORT MAP (
            interrupt => Net_582 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_Rx_Right
        PORT MAP (
            interrupt => Net_577 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_Rx_Top
        PORT MAP (
            interrupt => Net_785 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Back_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(0)__PA ,
        fb => Net_674_0 ,
        pad => Rx_Back_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_Back_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(1)__PA ,
        fb => Net_674_1 ,
        pad => Rx_Back_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Back_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(2)__PA ,
        fb => Net_674_2 ,
        pad => Rx_Back_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_Back_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Back_Pins(3)__PA ,
        fb => Net_674_3 ,
        pad => Rx_Back_Pins(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_Front_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(0)__PA ,
        fb => Net_719_0 ,
        pad => Rx_Front_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Front_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(1)__PA ,
        fb => Net_719_1 ,
        pad => Rx_Front_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Front_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(2)__PA ,
        fb => Net_719_2 ,
        pad => Rx_Front_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_Front_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Front_Pins(3)__PA ,
        fb => Net_719_3 ,
        pad => Rx_Front_Pins(3)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Left_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Left_Pins(0)__PA ,
        fb => Net_498_0 ,
        pad => Rx_Left_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_Left_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Left_Pins(1)__PA ,
        fb => Net_498_1 ,
        pad => Rx_Left_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Left_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Left_Pins(2)__PA ,
        fb => Net_498_2 ,
        pad => Rx_Left_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_Left_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Left_Pins(3)__PA ,
        fb => Net_498_3 ,
        pad => Rx_Left_Pins(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_Right_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Right_Pins(0)__PA ,
        fb => Net_515_0 ,
        pad => Rx_Right_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Right_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Right_Pins(1)__PA ,
        fb => Net_515_1 ,
        pad => Rx_Right_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Right_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Right_Pins(2)__PA ,
        fb => Net_515_2 ,
        pad => Rx_Right_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_Right_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Right_Pins(3)__PA ,
        fb => Net_515_3 ,
        pad => Rx_Right_Pins(3)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Pin(0)__PA ,
        input => Net_2 ,
        pad => Tx_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = StartupLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => StartupLED(0)__PA ,
        pad => StartupLED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_Bottom_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Bottom_Pins(0)__PA ,
        fb => Net_833_0 ,
        pad => Rx_Bottom_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_Bottom_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Bottom_Pins(1)__PA ,
        fb => Net_833_1 ,
        pad => Rx_Bottom_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_Bottom_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Bottom_Pins(2)__PA ,
        fb => Net_833_2 ,
        pad => Rx_Bottom_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_Bottom_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Bottom_Pins(3)__PA ,
        fb => Net_833_3 ,
        pad => Rx_Bottom_Pins(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_Top_Pins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Top_Pins(0)__PA ,
        fb => Net_790_0 ,
        pad => Rx_Top_Pins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Top_Pins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Top_Pins(1)__PA ,
        fb => Net_790_1 ,
        pad => Rx_Top_Pins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Top_Pins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Top_Pins(2)__PA ,
        fb => Net_790_2 ,
        pad => Rx_Top_Pins(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_Top_Pins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Top_Pins(3)__PA ,
        fb => Net_790_3 ,
        pad => Rx_Top_Pins(3)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Clock ,
            dclk_0 => Clock_local ,
            dclk_glb_1 => \Rx_Back:Net_9\ ,
            dclk_1 => \Rx_Back:Net_9_local\ ,
            dclk_glb_2 => \Rx_Front:Net_9\ ,
            dclk_2 => \Rx_Front:Net_9_local\ ,
            dclk_glb_3 => \Rx_Bottom:Net_9\ ,
            dclk_3 => \Rx_Bottom:Net_9_local\ ,
            dclk_glb_4 => \Rx_Left:Net_9\ ,
            dclk_4 => \Rx_Left:Net_9_local\ ,
            dclk_glb_5 => \Rx_Top:Net_9\ ,
            dclk_5 => \Rx_Top:Net_9_local\ ,
            dclk_glb_6 => \Rx_Right:Net_9\ ,
            dclk_6 => \Rx_Right:Net_9_local\ ,
            dclk_glb_7 => \Tx:Net_9\ ,
            dclk_7 => \Tx:Net_9_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+--------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |   Rx_Back_Pins(0) | FB(Net_674_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN |   Rx_Back_Pins(1) | FB(Net_674_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN |   Rx_Back_Pins(2) | FB(Net_674_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN |   Rx_Back_Pins(3) | FB(Net_674_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  Rx_Front_Pins(0) | FB(Net_719_0)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  Rx_Front_Pins(1) | FB(Net_719_1)
     |   6 |     * |      NONE |    RES_PULL_DOWN |  Rx_Front_Pins(2) | FB(Net_719_2)
     |   7 |     * |      NONE |    RES_PULL_DOWN |  Rx_Front_Pins(3) | FB(Net_719_3)
-----+-----+-------+-----------+------------------+-------------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |  \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------+--------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |   Rx_Left_Pins(0) | FB(Net_498_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN |   Rx_Left_Pins(1) | FB(Net_498_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN |   Rx_Left_Pins(2) | FB(Net_498_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN |   Rx_Left_Pins(3) | FB(Net_498_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |  Rx_Right_Pins(0) | FB(Net_515_0)
     |   5 |     * |      NONE |    RES_PULL_DOWN |  Rx_Right_Pins(1) | FB(Net_515_1)
     |   6 |     * |      NONE |    RES_PULL_DOWN |  Rx_Right_Pins(2) | FB(Net_515_2)
     |   7 |     * |      NONE |    RES_PULL_DOWN |  Rx_Right_Pins(3) | FB(Net_515_3)
-----+-----+-------+-----------+------------------+-------------------+--------------
   6 |   0 |     * |      NONE |         CMOS_OUT |         Tx_Pin(0) | In(Net_2)
     |   1 |     * |      NONE |      RES_PULL_UP |         Button(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     StartupLED(0) | 
-----+-----+-------+-----------+------------------+-------------------+--------------
  12 |   0 |     * |      NONE |    RES_PULL_DOWN | Rx_Bottom_Pins(0) | FB(Net_833_0)
     |   1 |     * |      NONE |    RES_PULL_DOWN | Rx_Bottom_Pins(1) | FB(Net_833_1)
     |   2 |     * |      NONE |    RES_PULL_DOWN | Rx_Bottom_Pins(2) | FB(Net_833_2)
     |   3 |     * |      NONE |    RES_PULL_DOWN | Rx_Bottom_Pins(3) | FB(Net_833_3)
     |   4 |     * |      NONE |    RES_PULL_DOWN |    Rx_Top_Pins(0) | FB(Net_790_0)
     |   5 |     * |      NONE |    RES_PULL_DOWN |    Rx_Top_Pins(1) | FB(Net_790_1)
     |   6 |     * |      NONE |    RES_PULL_DOWN |    Rx_Top_Pins(2) | FB(Net_790_2)
     |   7 |     * |      NONE |    RES_PULL_DOWN |    Rx_Top_Pins(3) | FB(Net_790_3)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 4s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.878ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.434ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Boxes5_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.327ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.516ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.688ms
API generation phase: Elapsed time ==> 2s.437ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
