INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_6/project_6.srcs/sources_1/new/exp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_1
INFO: [VRFC 10-2458] undeclared symbol temp1, assumed default net type wire [E:/Documents/digital-logic/project_6/project_6.srcs/sources_1/new/exp_1.v:28]
INFO: [VRFC 10-2458] undeclared symbol temp2, assumed default net type wire [E:/Documents/digital-logic/project_6/project_6.srcs/sources_1/new/exp_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol temp3, assumed default net type wire [E:/Documents/digital-logic/project_6/project_6.srcs/sources_1/new/exp_1.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_6/project_6.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/digital-logic/project_6/project_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
