
Clock Cycle 1:
 Current CPU Blocking 

addi$t3,$t1,3008
$t3 = 3008

Clock Cycle 2:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3040 $t2 on Line 2

Clock Cycle 3:
 Current CPU Blocking 
(lw, 3040, $t2, 0, 0, 2, )
Started lw 3040 $t2 on Line 2
Row 2 will be activated
Completed 1/12

Clock Cycle 4:
 Current CPU Blocking $t2
(lw, 3040, $t2, 1, 12, 2, )
Completed 2/12

Clock Cycle 5:
 Current CPU Blocking $t2
(lw, 3040, $t2, 2, 12, 2, )
Completed 3/12

Clock Cycle 6:
 Current CPU Blocking $t2
(lw, 3040, $t2, 3, 12, 2, )
Completed 4/12

Clock Cycle 7:
 Current CPU Blocking $t2
(lw, 3040, $t2, 4, 12, 2, )
Completed 5/12

Clock Cycle 8:
 Current CPU Blocking $t2
(lw, 3040, $t2, 5, 12, 2, )
Completed 6/12

Clock Cycle 9:
 Current CPU Blocking $t2
(lw, 3040, $t2, 6, 12, 2, )
Completed 7/12

Clock Cycle 10:
 Current CPU Blocking $t2
(lw, 3040, $t2, 7, 12, 2, )
Completed 8/12

Clock Cycle 11:
 Current CPU Blocking $t2
(lw, 3040, $t2, 8, 12, 2, )
Completed 9/12

Clock Cycle 12:
 Current CPU Blocking $t2
(lw, 3040, $t2, 9, 12, 2, )
Completed 10/12

Clock Cycle 13:
 Current CPU Blocking $t2
(lw, 3040, $t2, 10, 12, 2, )
Completed 11/12

Clock Cycle 14:
 Current CPU Blocking $t2
(lw, 3040, $t2, 11, 12, 2, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3040 $t2 on Line 2

Clock Cycle 15:
 Current CPU Blocking $t2

addi$t2,$t3,212
$t2 = 3220

Clock Cycle 16:
 Current CPU Blocking 

addi$t3,$t4,3972
$t3 = 3972

Clock Cycle 17:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3176 0 on Line 5

Clock Cycle 18:
 Current CPU Blocking 
(sw, 3176, 0, 0, 0, 5, )
Started sw 3176 0 on Line 5
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t2,596
$t0 = 3816

Clock Cycle 19:
 Current CPU Blocking 
(sw, 3176, 0, 1, 12, 5, )
Completed 2/12
addi$t2,$t4,1972
$t2 = 1972

Clock Cycle 20:
 Current CPU Blocking 
(sw, 3176, 0, 2, 12, 5, )
Completed 3/12
addi$t2,$t3,3340
$t2 = 7312

Clock Cycle 21:
 Current CPU Blocking 
(sw, 3176, 0, 3, 12, 5, )
Completed 4/12
DRAM Request(Write) Issued for sw 1784 0 on Line 9

Clock Cycle 22:
 Current CPU Blocking 
(sw, 3176, 0, 4, 12, 5, )(sw, 1784, 0, 0, 0, 9, )
Completed 5/12
DRAM Request(Write) Issued for sw 3024 3972 on Line 10

Clock Cycle 23:
 Current CPU Blocking 
(sw, 3176, 0, 5, 12, 5, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )
Completed 6/12
DRAM Request(Write) Issued for sw 0 0 on Line 11

Clock Cycle 24:
 Current CPU Blocking 
(sw, 3176, 0, 6, 12, 5, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 0, 0, 0, 0, 11, )
Completed 7/12
DRAM Request(Write) Issued for sw 1164 7312 on Line 12

Clock Cycle 25:
 Current CPU Blocking 
(sw, 3176, 0, 7, 12, 5, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 0, 0, 0, 0, 11, )(sw, 1164, 7312, 0, 0, 12, )
Completed 8/12
DRAM Request(Read) Issued for lw 656 $t2 on Line 13

Clock Cycle 26:
 Current CPU Blocking 
(sw, 3176, 0, 8, 12, 5, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 0, 0, 0, 0, 11, )(sw, 1164, 7312, 0, 0, 12, )(lw, 656, $t2, 0, 0, 13, )
Completed 9/12
DRAM Request(Write) Issued for sw 4 3816 on Line 14

Clock Cycle 27:
 Current CPU Blocking 
(sw, 3176, 0, 9, 12, 5, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 0, 0, 0, 0, 11, )(sw, 1164, 7312, 0, 0, 12, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )
Completed 10/12

Clock Cycle 28:
 Current CPU Blocking $t2
(sw, 3176, 0, 10, 12, 5, )(sw, 0, 0, 0, 0, 11, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )
Completed 11/12

Clock Cycle 29:
 Current CPU Blocking $t2
(sw, 3176, 0, 11, 12, 5, )(sw, 0, 0, 0, 0, 11, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )
Completed 12/12
Finished Instruction sw 3176 0 on Line 5

Clock Cycle 30:
 Current CPU Blocking $t2
(sw, 0, 0, 0, 0, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Started sw 0 0 on Line 11
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 31:
 Current CPU Blocking $t2
(sw, 0, 0, 1, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 2/22

Clock Cycle 32:
 Current CPU Blocking $t2
(sw, 0, 0, 2, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 3/22

Clock Cycle 33:
 Current CPU Blocking $t2
(sw, 0, 0, 3, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 4/22

Clock Cycle 34:
 Current CPU Blocking $t2
(sw, 0, 0, 4, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 5/22

Clock Cycle 35:
 Current CPU Blocking $t2
(sw, 0, 0, 5, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 6/22

Clock Cycle 36:
 Current CPU Blocking $t2
(sw, 0, 0, 6, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 7/22

Clock Cycle 37:
 Current CPU Blocking $t2
(sw, 0, 0, 7, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 8/22

Clock Cycle 38:
 Current CPU Blocking $t2
(sw, 0, 0, 8, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 9/22

Clock Cycle 39:
 Current CPU Blocking $t2
(sw, 0, 0, 9, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 10/22

Clock Cycle 40:
 Current CPU Blocking $t2
(sw, 0, 0, 10, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 11/22

Clock Cycle 41:
 Current CPU Blocking $t2
(sw, 0, 0, 11, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 12/22

Clock Cycle 42:
 Current CPU Blocking $t2
(sw, 0, 0, 12, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 13/22

Clock Cycle 43:
 Current CPU Blocking $t2
(sw, 0, 0, 13, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 14/22

Clock Cycle 44:
 Current CPU Blocking $t2
(sw, 0, 0, 14, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 15/22

Clock Cycle 45:
 Current CPU Blocking $t2
(sw, 0, 0, 15, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 16/22

Clock Cycle 46:
 Current CPU Blocking $t2
(sw, 0, 0, 16, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 17/22

Clock Cycle 47:
 Current CPU Blocking $t2
(sw, 0, 0, 17, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 18/22

Clock Cycle 48:
 Current CPU Blocking $t2
(sw, 0, 0, 18, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 19/22

Clock Cycle 49:
 Current CPU Blocking $t2
(sw, 0, 0, 19, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 20/22

Clock Cycle 50:
 Current CPU Blocking $t2
(sw, 0, 0, 20, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 21/22

Clock Cycle 51:
 Current CPU Blocking $t2
(sw, 0, 0, 21, 22, 11, )(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 22/22
Finished Instruction sw 0 0 on Line 11

Clock Cycle 52:
 Current CPU Blocking $t2
(lw, 656, $t2, 0, 0, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Started lw 656 $t2 on Line 13
Completed 1/2

Clock Cycle 53:
 Current CPU Blocking $t2
(lw, 656, $t2, 1, 2, 13, )(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 2/2
$t2 = 0
Finished Instruction lw 656 $t2 on Line 13

Clock Cycle 54:
 Current CPU Blocking $t2
(sw, 4, 3816, 0, 0, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Started sw 4 3816 on Line 14
Completed 1/2
addi$t4,$t2,2964
$t4 = 2964

Clock Cycle 55:
 Current CPU Blocking 
(sw, 4, 3816, 1, 2, 14, )(sw, 1784, 0, 0, 0, 9, )(sw, 3024, 3972, 0, 0, 10, )(sw, 1164, 7312, 0, 0, 12, )
Completed 2/2
Finished Instruction sw 4 3816 on Line 14
addi$t0,$t1,860
$t0 = 860

Clock Cycle 56:
 Current CPU Blocking 
(sw, 1784, 0, 0, 0, 9, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )
Started sw 1784 0 on Line 9
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2480 2964 on Line 17

Clock Cycle 57:
 Current CPU Blocking 
(sw, 1784, 0, 1, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )
Completed 2/22
DRAM Request(Write) Issued for sw 388 860 on Line 18

Clock Cycle 58:
 Current CPU Blocking 
(sw, 1784, 0, 2, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )
Completed 3/22
DRAM Request(Read) Issued for lw 1216 $t3 on Line 19

Clock Cycle 59:
 Current CPU Blocking 
(sw, 1784, 0, 3, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(lw, 1216, $t3, 0, 0, 19, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )
Completed 4/22
DRAM Request(Read) Issued for lw 2616 $t2 on Line 20

Clock Cycle 60:
 Current CPU Blocking 
(sw, 1784, 0, 4, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(lw, 1216, $t3, 0, 0, 19, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )
Completed 5/22
DRAM Request(Read) Issued for lw 3692 $t0 on Line 21

Clock Cycle 61:
 Current CPU Blocking 
(sw, 1784, 0, 5, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(lw, 1216, $t3, 0, 0, 19, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )
Completed 6/22
DRAM Request(Write) Issued for sw 2484 0 on Line 22

Clock Cycle 62:
 Current CPU Blocking 
(sw, 1784, 0, 6, 22, 9, )(sw, 1164, 7312, 0, 0, 12, )(lw, 1216, $t3, 0, 0, 19, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 7/22

Clock Cycle 63:
 Current CPU Blocking $t3
(sw, 1784, 0, 7, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 8/22

Clock Cycle 64:
 Current CPU Blocking $t3
(sw, 1784, 0, 8, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 9/22

Clock Cycle 65:
 Current CPU Blocking $t3
(sw, 1784, 0, 9, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 10/22
Memory at 4 = 3816

Clock Cycle 66:
 Current CPU Blocking $t3
(sw, 1784, 0, 10, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 11/22

Clock Cycle 67:
 Current CPU Blocking $t3
(sw, 1784, 0, 11, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 12/22

Clock Cycle 68:
 Current CPU Blocking $t3
(sw, 1784, 0, 12, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 13/22

Clock Cycle 69:
 Current CPU Blocking $t3
(sw, 1784, 0, 13, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 14/22

Clock Cycle 70:
 Current CPU Blocking $t3
(sw, 1784, 0, 14, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 15/22

Clock Cycle 71:
 Current CPU Blocking $t3
(sw, 1784, 0, 15, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 16/22

Clock Cycle 72:
 Current CPU Blocking $t3
(sw, 1784, 0, 16, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 17/22

Clock Cycle 73:
 Current CPU Blocking $t3
(sw, 1784, 0, 17, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 18/22

Clock Cycle 74:
 Current CPU Blocking $t3
(sw, 1784, 0, 18, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 19/22

Clock Cycle 75:
 Current CPU Blocking $t3
(sw, 1784, 0, 19, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 20/22

Clock Cycle 76:
 Current CPU Blocking $t3
(sw, 1784, 0, 20, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 21/22

Clock Cycle 77:
 Current CPU Blocking $t3
(sw, 1784, 0, 21, 22, 9, )(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 22/22
Finished Instruction sw 1784 0 on Line 9

Clock Cycle 78:
 Current CPU Blocking $t3
(lw, 1216, $t3, 0, 0, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Started lw 1216 $t3 on Line 19
Completed 1/2

Clock Cycle 79:
 Current CPU Blocking $t3
(lw, 1216, $t3, 1, 2, 19, )(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1216 $t3 on Line 19

Clock Cycle 80:
 Current CPU Blocking $t3
(sw, 1164, 7312, 0, 0, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )
Started sw 1164 7312 on Line 12
Completed 1/2
DRAM Request(Read) Issued for lw 268 $t3 on Line 23

Clock Cycle 81:
 Current CPU Blocking 
(sw, 1164, 7312, 1, 2, 12, )(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(sw, 388, 860, 0, 0, 18, )(lw, 2616, $t2, 0, 0, 20, )(lw, 3692, $t0, 0, 0, 21, )(sw, 2484, 0, 0, 0, 22, )(lw, 268, $t3, 0, 0, 23, )
Completed 2/2
Finished Instruction sw 1164 7312 on Line 12
DRAM Request(Write) Issued for sw 1516 2964 on Line 24

Clock Cycle 82:
 Current CPU Blocking 
(sw, 3024, 3972, 0, 0, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Started sw 3024 3972 on Line 10
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 83:
 Current CPU Blocking $t3
(sw, 3024, 3972, 1, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/22

Clock Cycle 84:
 Current CPU Blocking $t3
(sw, 3024, 3972, 2, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 3/22

Clock Cycle 85:
 Current CPU Blocking $t3
(sw, 3024, 3972, 3, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 4/22

Clock Cycle 86:
 Current CPU Blocking $t3
(sw, 3024, 3972, 4, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 5/22

Clock Cycle 87:
 Current CPU Blocking $t3
(sw, 3024, 3972, 5, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 6/22

Clock Cycle 88:
 Current CPU Blocking $t3
(sw, 3024, 3972, 6, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 7/22

Clock Cycle 89:
 Current CPU Blocking $t3
(sw, 3024, 3972, 7, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 8/22

Clock Cycle 90:
 Current CPU Blocking $t3
(sw, 3024, 3972, 8, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 9/22

Clock Cycle 91:
 Current CPU Blocking $t3
(sw, 3024, 3972, 9, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 10/22
Memory at 1164 = 7312

Clock Cycle 92:
 Current CPU Blocking $t3
(sw, 3024, 3972, 10, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 11/22

Clock Cycle 93:
 Current CPU Blocking $t3
(sw, 3024, 3972, 11, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 12/22

Clock Cycle 94:
 Current CPU Blocking $t3
(sw, 3024, 3972, 12, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 13/22

Clock Cycle 95:
 Current CPU Blocking $t3
(sw, 3024, 3972, 13, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 14/22

Clock Cycle 96:
 Current CPU Blocking $t3
(sw, 3024, 3972, 14, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 15/22

Clock Cycle 97:
 Current CPU Blocking $t3
(sw, 3024, 3972, 15, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 16/22

Clock Cycle 98:
 Current CPU Blocking $t3
(sw, 3024, 3972, 16, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 17/22

Clock Cycle 99:
 Current CPU Blocking $t3
(sw, 3024, 3972, 17, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 18/22

Clock Cycle 100:
 Current CPU Blocking $t3
(sw, 3024, 3972, 18, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 19/22

Clock Cycle 101:
 Current CPU Blocking $t3
(sw, 3024, 3972, 19, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 20/22

Clock Cycle 102:
 Current CPU Blocking $t3
(sw, 3024, 3972, 20, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 21/22

Clock Cycle 103:
 Current CPU Blocking $t3
(sw, 3024, 3972, 21, 22, 10, )(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 22/22
Finished Instruction sw 3024 3972 on Line 10

Clock Cycle 104:
 Current CPU Blocking $t3
(sw, 2480, 2964, 0, 0, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Started sw 2480 2964 on Line 17
Completed 1/2

Clock Cycle 105:
 Current CPU Blocking $t3
(sw, 2480, 2964, 1, 2, 17, )(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/2
Finished Instruction sw 2480 2964 on Line 17

Clock Cycle 106:
 Current CPU Blocking $t3
(lw, 2616, $t2, 0, 0, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Started lw 2616 $t2 on Line 20
Completed 1/2

Clock Cycle 107:
 Current CPU Blocking $t3
(lw, 2616, $t2, 1, 2, 20, )(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2616 $t2 on Line 20

Clock Cycle 108:
 Current CPU Blocking $t3
(sw, 2484, 0, 0, 0, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Started sw 2484 0 on Line 22
Completed 1/2

Clock Cycle 109:
 Current CPU Blocking $t3
(sw, 2484, 0, 1, 2, 22, )(sw, 388, 860, 0, 0, 18, )(lw, 3692, $t0, 0, 0, 21, )(lw, 268, $t3, 0, 0, 23, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/2
Finished Instruction sw 2484 0 on Line 22

Clock Cycle 110:
 Current CPU Blocking $t3
(sw, 388, 860, 0, 0, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Started sw 388 860 on Line 18
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 111:
 Current CPU Blocking $t3
(sw, 388, 860, 1, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/22

Clock Cycle 112:
 Current CPU Blocking $t3
(sw, 388, 860, 2, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 3/22

Clock Cycle 113:
 Current CPU Blocking $t3
(sw, 388, 860, 3, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 4/22

Clock Cycle 114:
 Current CPU Blocking $t3
(sw, 388, 860, 4, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 5/22

Clock Cycle 115:
 Current CPU Blocking $t3
(sw, 388, 860, 5, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 6/22

Clock Cycle 116:
 Current CPU Blocking $t3
(sw, 388, 860, 6, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 7/22

Clock Cycle 117:
 Current CPU Blocking $t3
(sw, 388, 860, 7, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 8/22

Clock Cycle 118:
 Current CPU Blocking $t3
(sw, 388, 860, 8, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 9/22

Clock Cycle 119:
 Current CPU Blocking $t3
(sw, 388, 860, 9, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 10/22
Memory at 2480 = 2964
Memory at 3024 = 3972

Clock Cycle 120:
 Current CPU Blocking $t3
(sw, 388, 860, 10, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 11/22

Clock Cycle 121:
 Current CPU Blocking $t3
(sw, 388, 860, 11, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 12/22

Clock Cycle 122:
 Current CPU Blocking $t3
(sw, 388, 860, 12, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 13/22

Clock Cycle 123:
 Current CPU Blocking $t3
(sw, 388, 860, 13, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 14/22

Clock Cycle 124:
 Current CPU Blocking $t3
(sw, 388, 860, 14, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 15/22

Clock Cycle 125:
 Current CPU Blocking $t3
(sw, 388, 860, 15, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 16/22

Clock Cycle 126:
 Current CPU Blocking $t3
(sw, 388, 860, 16, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 17/22

Clock Cycle 127:
 Current CPU Blocking $t3
(sw, 388, 860, 17, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 18/22

Clock Cycle 128:
 Current CPU Blocking $t3
(sw, 388, 860, 18, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 19/22

Clock Cycle 129:
 Current CPU Blocking $t3
(sw, 388, 860, 19, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 20/22

Clock Cycle 130:
 Current CPU Blocking $t3
(sw, 388, 860, 20, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 21/22

Clock Cycle 131:
 Current CPU Blocking $t3
(sw, 388, 860, 21, 22, 18, )(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 22/22
Finished Instruction sw 388 860 on Line 18

Clock Cycle 132:
 Current CPU Blocking $t3
(lw, 268, $t3, 0, 0, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Started lw 268 $t3 on Line 23
Completed 1/2

Clock Cycle 133:
 Current CPU Blocking $t3
(lw, 268, $t3, 1, 2, 23, )(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Completed 2/2
$t3 = 0
Finished Instruction lw 268 $t3 on Line 23

Clock Cycle 134:
 Current CPU Blocking $t3
(lw, 3692, $t0, 0, 0, 21, )(sw, 1516, 2964, 0, 0, 24, )
Started lw 3692 $t0 on Line 21
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1848 0 on Line 25

Clock Cycle 135:
 Current CPU Blocking 
(lw, 3692, $t0, 1, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )
Completed 2/22
DRAM Request(Read) Issued for lw 1212 $t4 on Line 26

Clock Cycle 136:
 Current CPU Blocking 
(lw, 3692, $t0, 2, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )
Completed 3/22
DRAM Request(Read) Issued for lw 2720 $t2 on Line 27

Clock Cycle 137:
 Current CPU Blocking 
(lw, 3692, $t0, 3, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 4/22

Clock Cycle 138:
 Current CPU Blocking $t4
(lw, 3692, $t0, 4, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 5/22

Clock Cycle 139:
 Current CPU Blocking $t4
(lw, 3692, $t0, 5, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 6/22

Clock Cycle 140:
 Current CPU Blocking $t4
(lw, 3692, $t0, 6, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 7/22

Clock Cycle 141:
 Current CPU Blocking $t4
(lw, 3692, $t0, 7, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 8/22

Clock Cycle 142:
 Current CPU Blocking $t4
(lw, 3692, $t0, 8, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 9/22

Clock Cycle 143:
 Current CPU Blocking $t4
(lw, 3692, $t0, 9, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 10/22
Memory at 388 = 860

Clock Cycle 144:
 Current CPU Blocking $t4
(lw, 3692, $t0, 10, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 11/22

Clock Cycle 145:
 Current CPU Blocking $t4
(lw, 3692, $t0, 11, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 12/22

Clock Cycle 146:
 Current CPU Blocking $t4
(lw, 3692, $t0, 12, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 13/22

Clock Cycle 147:
 Current CPU Blocking $t4
(lw, 3692, $t0, 13, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 14/22

Clock Cycle 148:
 Current CPU Blocking $t4
(lw, 3692, $t0, 14, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 15/22

Clock Cycle 149:
 Current CPU Blocking $t4
(lw, 3692, $t0, 15, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 16/22

Clock Cycle 150:
 Current CPU Blocking $t4
(lw, 3692, $t0, 16, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 17/22

Clock Cycle 151:
 Current CPU Blocking $t4
(lw, 3692, $t0, 17, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 18/22

Clock Cycle 152:
 Current CPU Blocking $t4
(lw, 3692, $t0, 18, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 19/22

Clock Cycle 153:
 Current CPU Blocking $t4
(lw, 3692, $t0, 19, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 20/22

Clock Cycle 154:
 Current CPU Blocking $t4
(lw, 3692, $t0, 20, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 21/22

Clock Cycle 155:
 Current CPU Blocking $t4
(lw, 3692, $t0, 21, 22, 21, )(sw, 1516, 2964, 0, 0, 24, )(sw, 1848, 0, 0, 0, 25, )(lw, 1212, $t4, 0, 0, 26, )(lw, 2720, $t2, 0, 0, 27, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3692 $t0 on Line 21

Clock Cycle 156:
 Current CPU Blocking $t4
(sw, 1516, 2964, 0, 0, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Started sw 1516 2964 on Line 24
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 157:
 Current CPU Blocking $t4
(sw, 1516, 2964, 1, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 2/12

Clock Cycle 158:
 Current CPU Blocking $t4
(sw, 1516, 2964, 2, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 3/12

Clock Cycle 159:
 Current CPU Blocking $t4
(sw, 1516, 2964, 3, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 4/12

Clock Cycle 160:
 Current CPU Blocking $t4
(sw, 1516, 2964, 4, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 5/12

Clock Cycle 161:
 Current CPU Blocking $t4
(sw, 1516, 2964, 5, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 6/12

Clock Cycle 162:
 Current CPU Blocking $t4
(sw, 1516, 2964, 6, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 7/12

Clock Cycle 163:
 Current CPU Blocking $t4
(sw, 1516, 2964, 7, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 8/12

Clock Cycle 164:
 Current CPU Blocking $t4
(sw, 1516, 2964, 8, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 9/12

Clock Cycle 165:
 Current CPU Blocking $t4
(sw, 1516, 2964, 9, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 10/12

Clock Cycle 166:
 Current CPU Blocking $t4
(sw, 1516, 2964, 10, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 11/12

Clock Cycle 167:
 Current CPU Blocking $t4
(sw, 1516, 2964, 11, 12, 24, )(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 12/12
Finished Instruction sw 1516 2964 on Line 24

Clock Cycle 168:
 Current CPU Blocking $t4
(lw, 1212, $t4, 0, 0, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Started lw 1212 $t4 on Line 26
Completed 1/2

Clock Cycle 169:
 Current CPU Blocking $t4
(lw, 1212, $t4, 1, 2, 26, )(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1212 $t4 on Line 26

Clock Cycle 170:
 Current CPU Blocking $t4
(sw, 1848, 0, 0, 0, 25, )(lw, 2720, $t2, 0, 0, 27, )
Started sw 1848 0 on Line 25
Completed 1/2
DRAM Request(Write) Issued for sw 3088 0 on Line 28

Clock Cycle 171:
 Current CPU Blocking 
(sw, 1848, 0, 1, 2, 25, )(lw, 2720, $t2, 0, 0, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 2/2
Finished Instruction sw 1848 0 on Line 25

Clock Cycle 172:
 Current CPU Blocking $t2
(lw, 2720, $t2, 0, 0, 27, )(sw, 3088, 0, 0, 0, 28, )
Started lw 2720 $t2 on Line 27
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 173:
 Current CPU Blocking $t2
(lw, 2720, $t2, 1, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 2/22

Clock Cycle 174:
 Current CPU Blocking $t2
(lw, 2720, $t2, 2, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 3/22

Clock Cycle 175:
 Current CPU Blocking $t2
(lw, 2720, $t2, 3, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 4/22

Clock Cycle 176:
 Current CPU Blocking $t2
(lw, 2720, $t2, 4, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 5/22

Clock Cycle 177:
 Current CPU Blocking $t2
(lw, 2720, $t2, 5, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 6/22

Clock Cycle 178:
 Current CPU Blocking $t2
(lw, 2720, $t2, 6, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 7/22

Clock Cycle 179:
 Current CPU Blocking $t2
(lw, 2720, $t2, 7, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 8/22

Clock Cycle 180:
 Current CPU Blocking $t2
(lw, 2720, $t2, 8, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 9/22

Clock Cycle 181:
 Current CPU Blocking $t2
(lw, 2720, $t2, 9, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 10/22
Memory at 1516 = 2964

Clock Cycle 182:
 Current CPU Blocking $t2
(lw, 2720, $t2, 10, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 11/22

Clock Cycle 183:
 Current CPU Blocking $t2
(lw, 2720, $t2, 11, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 12/22

Clock Cycle 184:
 Current CPU Blocking $t2
(lw, 2720, $t2, 12, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 13/22

Clock Cycle 185:
 Current CPU Blocking $t2
(lw, 2720, $t2, 13, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 14/22

Clock Cycle 186:
 Current CPU Blocking $t2
(lw, 2720, $t2, 14, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 15/22

Clock Cycle 187:
 Current CPU Blocking $t2
(lw, 2720, $t2, 15, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 16/22

Clock Cycle 188:
 Current CPU Blocking $t2
(lw, 2720, $t2, 16, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 17/22

Clock Cycle 189:
 Current CPU Blocking $t2
(lw, 2720, $t2, 17, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 18/22

Clock Cycle 190:
 Current CPU Blocking $t2
(lw, 2720, $t2, 18, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 19/22

Clock Cycle 191:
 Current CPU Blocking $t2
(lw, 2720, $t2, 19, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 20/22

Clock Cycle 192:
 Current CPU Blocking $t2
(lw, 2720, $t2, 20, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 21/22

Clock Cycle 193:
 Current CPU Blocking $t2
(lw, 2720, $t2, 21, 22, 27, )(sw, 3088, 0, 0, 0, 28, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2720 $t2 on Line 27

Clock Cycle 194:
 Current CPU Blocking $t2
(sw, 3088, 0, 0, 0, 28, )
Started sw 3088 0 on Line 28
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t1,1832
$t2 = 1832

Clock Cycle 195:
 Current CPU Blocking 
(sw, 3088, 0, 1, 12, 28, )
Completed 2/12
addi$t4,$t2,612
$t4 = 2444

Clock Cycle 196:
 Current CPU Blocking 
(sw, 3088, 0, 2, 12, 28, )
Completed 3/12
DRAM Request(Write) Issued for sw 3632 0 on Line 31

Clock Cycle 197:
 Current CPU Blocking 
(sw, 3088, 0, 3, 12, 28, )(sw, 3632, 0, 0, 0, 31, )
Completed 4/12
addi$t2,$t3,1380
$t2 = 1380

Clock Cycle 198:
 Current CPU Blocking 
(sw, 3088, 0, 4, 12, 28, )(sw, 3632, 0, 0, 0, 31, )
Completed 5/12
DRAM Request(Write) Issued for sw 796 0 on Line 33

Clock Cycle 199:
 Current CPU Blocking 
(sw, 3088, 0, 5, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 796, 0, 0, 0, 33, )
Completed 6/12
DRAM Request(Read) Issued for lw 1936 $t1 on Line 34

Clock Cycle 200:
 Current CPU Blocking 
(sw, 3088, 0, 6, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )
Completed 7/12
DRAM Request(Write) Issued for sw 2652 0 on Line 35

Clock Cycle 201:
 Current CPU Blocking 
(sw, 3088, 0, 7, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 2652, 0, 0, 0, 35, )
Completed 8/12
DRAM Request(Write) Issued for sw 3988 0 on Line 36

Clock Cycle 202:
 Current CPU Blocking 
(sw, 3088, 0, 8, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 2652, 0, 0, 0, 35, )
Completed 9/12
DRAM Request(Read) Issued for lw 2960 $t0 on Line 37

Clock Cycle 203:
 Current CPU Blocking 
(sw, 3088, 0, 9, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 2652, 0, 0, 0, 35, )(lw, 2960, $t0, 0, 0, 37, )
Completed 10/12
DRAM Request(Write) Issued for sw 1420 2444 on Line 38

Clock Cycle 204:
 Current CPU Blocking 
(sw, 3088, 0, 10, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 2652, 0, 0, 0, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Completed 11/12

Clock Cycle 205:
 Current CPU Blocking $t0
(sw, 3088, 0, 11, 12, 28, )(sw, 3632, 0, 0, 0, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 2652, 0, 0, 0, 35, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Completed 12/12
Finished Instruction sw 3088 0 on Line 28

Clock Cycle 206:
 Current CPU Blocking $t0
(sw, 3632, 0, 0, 0, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 2652, 0, 0, 0, 35, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Started sw 3632 0 on Line 31
Completed 1/2

Clock Cycle 207:
 Current CPU Blocking $t0
(sw, 3632, 0, 1, 2, 31, )(sw, 3988, 0, 0, 0, 36, )(sw, 2652, 0, 0, 0, 35, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Completed 2/2
Finished Instruction sw 3632 0 on Line 31

Clock Cycle 208:
 Current CPU Blocking $t0
(sw, 3988, 0, 0, 0, 36, )(sw, 2652, 0, 0, 0, 35, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Started sw 3988 0 on Line 36
Completed 1/2

Clock Cycle 209:
 Current CPU Blocking $t0
(sw, 3988, 0, 1, 2, 36, )(sw, 2652, 0, 0, 0, 35, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(lw, 2960, $t0, 0, 0, 37, )(sw, 1420, 2444, 0, 0, 38, )
Completed 2/2
Finished Instruction sw 3988 0 on Line 36

Clock Cycle 210:
 Current CPU Blocking $t0
(sw, 2652, 0, 0, 0, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Started sw 2652 0 on Line 35
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 211:
 Current CPU Blocking $t0
(sw, 2652, 0, 1, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 2/22

Clock Cycle 212:
 Current CPU Blocking $t0
(sw, 2652, 0, 2, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 3/22

Clock Cycle 213:
 Current CPU Blocking $t0
(sw, 2652, 0, 3, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 4/22

Clock Cycle 214:
 Current CPU Blocking $t0
(sw, 2652, 0, 4, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 5/22

Clock Cycle 215:
 Current CPU Blocking $t0
(sw, 2652, 0, 5, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 6/22

Clock Cycle 216:
 Current CPU Blocking $t0
(sw, 2652, 0, 6, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 7/22

Clock Cycle 217:
 Current CPU Blocking $t0
(sw, 2652, 0, 7, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 8/22

Clock Cycle 218:
 Current CPU Blocking $t0
(sw, 2652, 0, 8, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 9/22

Clock Cycle 219:
 Current CPU Blocking $t0
(sw, 2652, 0, 9, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 10/22

Clock Cycle 220:
 Current CPU Blocking $t0
(sw, 2652, 0, 10, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 11/22

Clock Cycle 221:
 Current CPU Blocking $t0
(sw, 2652, 0, 11, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 12/22

Clock Cycle 222:
 Current CPU Blocking $t0
(sw, 2652, 0, 12, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 13/22

Clock Cycle 223:
 Current CPU Blocking $t0
(sw, 2652, 0, 13, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 14/22

Clock Cycle 224:
 Current CPU Blocking $t0
(sw, 2652, 0, 14, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 15/22

Clock Cycle 225:
 Current CPU Blocking $t0
(sw, 2652, 0, 15, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 16/22

Clock Cycle 226:
 Current CPU Blocking $t0
(sw, 2652, 0, 16, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 17/22

Clock Cycle 227:
 Current CPU Blocking $t0
(sw, 2652, 0, 17, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 18/22

Clock Cycle 228:
 Current CPU Blocking $t0
(sw, 2652, 0, 18, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 19/22

Clock Cycle 229:
 Current CPU Blocking $t0
(sw, 2652, 0, 19, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 20/22

Clock Cycle 230:
 Current CPU Blocking $t0
(sw, 2652, 0, 20, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 21/22

Clock Cycle 231:
 Current CPU Blocking $t0
(sw, 2652, 0, 21, 22, 35, )(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 22/22
Finished Instruction sw 2652 0 on Line 35

Clock Cycle 232:
 Current CPU Blocking $t0
(lw, 2960, $t0, 0, 0, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Started lw 2960 $t0 on Line 37
Completed 1/2

Clock Cycle 233:
 Current CPU Blocking $t0
(lw, 2960, $t0, 1, 2, 37, )(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2960 $t0 on Line 37

Clock Cycle 234:
 Current CPU Blocking $t0
(sw, 796, 0, 0, 0, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )
Started sw 796 0 on Line 33
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3608 0 on Line 39

Clock Cycle 235:
 Current CPU Blocking 
(sw, 796, 0, 1, 22, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 2/22
addi$t4,$t3,2224
$t4 = 2224

Clock Cycle 236:
 Current CPU Blocking 
(sw, 796, 0, 2, 22, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 3/22
DRAM Request(Read) Issued for lw 2572 $t0 on Line 41

Clock Cycle 237:
 Current CPU Blocking 
(sw, 796, 0, 3, 22, 33, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )(lw, 2572, $t0, 0, 0, 41, )
Completed 4/22

Clock Cycle 238:
 Current CPU Blocking $t0
(sw, 796, 0, 4, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 5/22

Clock Cycle 239:
 Current CPU Blocking $t0
(sw, 796, 0, 5, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 6/22

Clock Cycle 240:
 Current CPU Blocking $t0
(sw, 796, 0, 6, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 7/22

Clock Cycle 241:
 Current CPU Blocking $t0
(sw, 796, 0, 7, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 8/22

Clock Cycle 242:
 Current CPU Blocking $t0
(sw, 796, 0, 8, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 9/22

Clock Cycle 243:
 Current CPU Blocking $t0
(sw, 796, 0, 9, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 10/22

Clock Cycle 244:
 Current CPU Blocking $t0
(sw, 796, 0, 10, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 11/22

Clock Cycle 245:
 Current CPU Blocking $t0
(sw, 796, 0, 11, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 12/22

Clock Cycle 246:
 Current CPU Blocking $t0
(sw, 796, 0, 12, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 13/22

Clock Cycle 247:
 Current CPU Blocking $t0
(sw, 796, 0, 13, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 14/22

Clock Cycle 248:
 Current CPU Blocking $t0
(sw, 796, 0, 14, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 15/22

Clock Cycle 249:
 Current CPU Blocking $t0
(sw, 796, 0, 15, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 16/22

Clock Cycle 250:
 Current CPU Blocking $t0
(sw, 796, 0, 16, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 17/22

Clock Cycle 251:
 Current CPU Blocking $t0
(sw, 796, 0, 17, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 18/22

Clock Cycle 252:
 Current CPU Blocking $t0
(sw, 796, 0, 18, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 19/22

Clock Cycle 253:
 Current CPU Blocking $t0
(sw, 796, 0, 19, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 20/22

Clock Cycle 254:
 Current CPU Blocking $t0
(sw, 796, 0, 20, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 21/22

Clock Cycle 255:
 Current CPU Blocking $t0
(sw, 796, 0, 21, 22, 33, )(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 22/22
Finished Instruction sw 796 0 on Line 33

Clock Cycle 256:
 Current CPU Blocking $t0
(lw, 2572, $t0, 0, 0, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Started lw 2572 $t0 on Line 41
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 257:
 Current CPU Blocking $t0
(lw, 2572, $t0, 1, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 2/22

Clock Cycle 258:
 Current CPU Blocking $t0
(lw, 2572, $t0, 2, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 3/22

Clock Cycle 259:
 Current CPU Blocking $t0
(lw, 2572, $t0, 3, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 4/22

Clock Cycle 260:
 Current CPU Blocking $t0
(lw, 2572, $t0, 4, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 5/22

Clock Cycle 261:
 Current CPU Blocking $t0
(lw, 2572, $t0, 5, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 6/22

Clock Cycle 262:
 Current CPU Blocking $t0
(lw, 2572, $t0, 6, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 7/22

Clock Cycle 263:
 Current CPU Blocking $t0
(lw, 2572, $t0, 7, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 8/22

Clock Cycle 264:
 Current CPU Blocking $t0
(lw, 2572, $t0, 8, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 9/22

Clock Cycle 265:
 Current CPU Blocking $t0
(lw, 2572, $t0, 9, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 10/22

Clock Cycle 266:
 Current CPU Blocking $t0
(lw, 2572, $t0, 10, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 11/22

Clock Cycle 267:
 Current CPU Blocking $t0
(lw, 2572, $t0, 11, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 12/22

Clock Cycle 268:
 Current CPU Blocking $t0
(lw, 2572, $t0, 12, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 13/22

Clock Cycle 269:
 Current CPU Blocking $t0
(lw, 2572, $t0, 13, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 14/22

Clock Cycle 270:
 Current CPU Blocking $t0
(lw, 2572, $t0, 14, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 15/22

Clock Cycle 271:
 Current CPU Blocking $t0
(lw, 2572, $t0, 15, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 16/22

Clock Cycle 272:
 Current CPU Blocking $t0
(lw, 2572, $t0, 16, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 17/22

Clock Cycle 273:
 Current CPU Blocking $t0
(lw, 2572, $t0, 17, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 18/22

Clock Cycle 274:
 Current CPU Blocking $t0
(lw, 2572, $t0, 18, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 19/22

Clock Cycle 275:
 Current CPU Blocking $t0
(lw, 2572, $t0, 19, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 20/22

Clock Cycle 276:
 Current CPU Blocking $t0
(lw, 2572, $t0, 20, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 21/22

Clock Cycle 277:
 Current CPU Blocking $t0
(lw, 2572, $t0, 21, 22, 41, )(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2572 $t0 on Line 41

Clock Cycle 278:
 Current CPU Blocking $t0
(lw, 1936, $t1, 0, 0, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 3608, 0, 0, 0, 39, )
Started lw 1936 $t1 on Line 34
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1580 0 on Line 42

Clock Cycle 279:
 Current CPU Blocking 
(lw, 1936, $t1, 1, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(sw, 3608, 0, 0, 0, 39, )
Completed 2/12
DRAM Request(Read) Issued for lw 80 $t2 on Line 43

Clock Cycle 280:
 Current CPU Blocking 
(lw, 1936, $t1, 2, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(sw, 3608, 0, 0, 0, 39, )(lw, 80, $t2, 0, 0, 43, )
Completed 3/12
DRAM Request(Write) Issued for sw 3868 0 on Line 44

Clock Cycle 281:
 Current CPU Blocking 
(lw, 1936, $t1, 3, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(sw, 3608, 0, 0, 0, 39, )(lw, 80, $t2, 0, 0, 43, )(sw, 3868, 0, 0, 0, 44, )
Completed 4/12

Clock Cycle 282:
 Current CPU Blocking $t2
(lw, 1936, $t1, 4, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 5/12

Clock Cycle 283:
 Current CPU Blocking $t2
(lw, 1936, $t1, 5, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 6/12

Clock Cycle 284:
 Current CPU Blocking $t2
(lw, 1936, $t1, 6, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 7/12

Clock Cycle 285:
 Current CPU Blocking $t2
(lw, 1936, $t1, 7, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 8/12

Clock Cycle 286:
 Current CPU Blocking $t2
(lw, 1936, $t1, 8, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 9/12

Clock Cycle 287:
 Current CPU Blocking $t2
(lw, 1936, $t1, 9, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 10/12

Clock Cycle 288:
 Current CPU Blocking $t2
(lw, 1936, $t1, 10, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 11/12

Clock Cycle 289:
 Current CPU Blocking $t2
(lw, 1936, $t1, 11, 12, 34, )(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1936 $t1 on Line 34

Clock Cycle 290:
 Current CPU Blocking $t2
(sw, 1420, 2444, 0, 0, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Started sw 1420 2444 on Line 38
Completed 1/2

Clock Cycle 291:
 Current CPU Blocking $t2
(sw, 1420, 2444, 1, 2, 38, )(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 2/2
Finished Instruction sw 1420 2444 on Line 38

Clock Cycle 292:
 Current CPU Blocking $t2
(sw, 1580, 0, 0, 0, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Started sw 1580 0 on Line 42
Completed 1/2

Clock Cycle 293:
 Current CPU Blocking $t2
(sw, 1580, 0, 1, 2, 42, )(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 2/2
Finished Instruction sw 1580 0 on Line 42

Clock Cycle 294:
 Current CPU Blocking $t2
(lw, 80, $t2, 0, 0, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Started lw 80 $t2 on Line 43
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 295:
 Current CPU Blocking $t2
(lw, 80, $t2, 1, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 2/22

Clock Cycle 296:
 Current CPU Blocking $t2
(lw, 80, $t2, 2, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 3/22

Clock Cycle 297:
 Current CPU Blocking $t2
(lw, 80, $t2, 3, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 4/22

Clock Cycle 298:
 Current CPU Blocking $t2
(lw, 80, $t2, 4, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 5/22

Clock Cycle 299:
 Current CPU Blocking $t2
(lw, 80, $t2, 5, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 6/22

Clock Cycle 300:
 Current CPU Blocking $t2
(lw, 80, $t2, 6, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 7/22

Clock Cycle 301:
 Current CPU Blocking $t2
(lw, 80, $t2, 7, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 8/22

Clock Cycle 302:
 Current CPU Blocking $t2
(lw, 80, $t2, 8, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 9/22

Clock Cycle 303:
 Current CPU Blocking $t2
(lw, 80, $t2, 9, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 10/22
Memory at 1420 = 2444

Clock Cycle 304:
 Current CPU Blocking $t2
(lw, 80, $t2, 10, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 11/22

Clock Cycle 305:
 Current CPU Blocking $t2
(lw, 80, $t2, 11, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 12/22

Clock Cycle 306:
 Current CPU Blocking $t2
(lw, 80, $t2, 12, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 13/22

Clock Cycle 307:
 Current CPU Blocking $t2
(lw, 80, $t2, 13, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 14/22

Clock Cycle 308:
 Current CPU Blocking $t2
(lw, 80, $t2, 14, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 15/22

Clock Cycle 309:
 Current CPU Blocking $t2
(lw, 80, $t2, 15, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 16/22

Clock Cycle 310:
 Current CPU Blocking $t2
(lw, 80, $t2, 16, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 17/22

Clock Cycle 311:
 Current CPU Blocking $t2
(lw, 80, $t2, 17, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 18/22

Clock Cycle 312:
 Current CPU Blocking $t2
(lw, 80, $t2, 18, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 19/22

Clock Cycle 313:
 Current CPU Blocking $t2
(lw, 80, $t2, 19, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 20/22

Clock Cycle 314:
 Current CPU Blocking $t2
(lw, 80, $t2, 20, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 21/22

Clock Cycle 315:
 Current CPU Blocking $t2
(lw, 80, $t2, 21, 22, 43, )(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 22/22
$t2 = 0
Finished Instruction lw 80 $t2 on Line 43

Clock Cycle 316:
 Current CPU Blocking $t2
(sw, 3608, 0, 0, 0, 39, )(sw, 3868, 0, 0, 0, 44, )
Started sw 3608 0 on Line 39
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t0,3800
$t2 = 3800

Clock Cycle 317:
 Current CPU Blocking 
(sw, 3608, 0, 1, 12, 39, )(sw, 3868, 0, 0, 0, 44, )
Completed 2/12
DRAM Request(Write) Issued for sw 1468 0 on Line 46

Clock Cycle 318:
 Current CPU Blocking 
(sw, 3608, 0, 2, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 1468, 0, 0, 0, 46, )
Completed 3/12
DRAM Request(Write) Issued for sw 964 0 on Line 47

Clock Cycle 319:
 Current CPU Blocking 
(sw, 3608, 0, 3, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 4/12
DRAM Request(Write) Issued for sw 3928 3800 on Line 48

Clock Cycle 320:
 Current CPU Blocking 
(sw, 3608, 0, 4, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 5/12
DRAM Request(Write) Issued for sw 3320 0 on Line 49

Clock Cycle 321:
 Current CPU Blocking 
(sw, 3608, 0, 5, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 6/12
addi$t1,$t0,3548
$t1 = 3548

Clock Cycle 322:
 Current CPU Blocking 
(sw, 3608, 0, 6, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 7/12
DRAM Request(Write) Issued for sw 3396 2224 on Line 51

Clock Cycle 323:
 Current CPU Blocking 
(sw, 3608, 0, 7, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 8/12
DRAM Request(Write) Issued for sw 3408 3548 on Line 52

Clock Cycle 324:
 Current CPU Blocking 
(sw, 3608, 0, 8, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )
Completed 9/12
DRAM Request(Write) Issued for sw 2368 2224 on Line 53

Clock Cycle 325:
 Current CPU Blocking 
(sw, 3608, 0, 9, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 10/12
DRAM Request(Read) Issued for lw 1700 $t1 on Line 54

Clock Cycle 326:
 Current CPU Blocking 
(sw, 3608, 0, 10, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 11/12

Clock Cycle 327:
 Current CPU Blocking $t1
(sw, 3608, 0, 11, 12, 39, )(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 12/12
Finished Instruction sw 3608 0 on Line 39

Clock Cycle 328:
 Current CPU Blocking $t1
(sw, 3868, 0, 0, 0, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Started sw 3868 0 on Line 44
Completed 1/2

Clock Cycle 329:
 Current CPU Blocking $t1
(sw, 3868, 0, 1, 2, 44, )(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 2/2
Finished Instruction sw 3868 0 on Line 44

Clock Cycle 330:
 Current CPU Blocking $t1
(sw, 3928, 3800, 0, 0, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Started sw 3928 3800 on Line 48
Completed 1/2

Clock Cycle 331:
 Current CPU Blocking $t1
(sw, 3928, 3800, 1, 2, 48, )(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 2/2
Finished Instruction sw 3928 3800 on Line 48

Clock Cycle 332:
 Current CPU Blocking $t1
(sw, 3320, 0, 0, 0, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Started sw 3320 0 on Line 49
Completed 1/2

Clock Cycle 333:
 Current CPU Blocking $t1
(sw, 3320, 0, 1, 2, 49, )(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 2/2
Finished Instruction sw 3320 0 on Line 49

Clock Cycle 334:
 Current CPU Blocking $t1
(sw, 3396, 2224, 0, 0, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Started sw 3396 2224 on Line 51
Completed 1/2

Clock Cycle 335:
 Current CPU Blocking $t1
(sw, 3396, 2224, 1, 2, 51, )(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 2/2
Finished Instruction sw 3396 2224 on Line 51

Clock Cycle 336:
 Current CPU Blocking $t1
(sw, 3408, 3548, 0, 0, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Started sw 3408 3548 on Line 52
Completed 1/2

Clock Cycle 337:
 Current CPU Blocking $t1
(sw, 3408, 3548, 1, 2, 52, )(sw, 1468, 0, 0, 0, 46, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )(lw, 1700, $t1, 0, 0, 54, )
Completed 2/2
Finished Instruction sw 3408 3548 on Line 52

Clock Cycle 338:
 Current CPU Blocking $t1
(sw, 1468, 0, 0, 0, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Started sw 1468 0 on Line 46
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 339:
 Current CPU Blocking $t1
(sw, 1468, 0, 1, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 2/22

Clock Cycle 340:
 Current CPU Blocking $t1
(sw, 1468, 0, 2, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 3/22

Clock Cycle 341:
 Current CPU Blocking $t1
(sw, 1468, 0, 3, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 4/22

Clock Cycle 342:
 Current CPU Blocking $t1
(sw, 1468, 0, 4, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 5/22

Clock Cycle 343:
 Current CPU Blocking $t1
(sw, 1468, 0, 5, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 6/22

Clock Cycle 344:
 Current CPU Blocking $t1
(sw, 1468, 0, 6, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 7/22

Clock Cycle 345:
 Current CPU Blocking $t1
(sw, 1468, 0, 7, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 8/22

Clock Cycle 346:
 Current CPU Blocking $t1
(sw, 1468, 0, 8, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 9/22

Clock Cycle 347:
 Current CPU Blocking $t1
(sw, 1468, 0, 9, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 10/22
Memory at 3396 = 2224
Memory at 3408 = 3548
Memory at 3928 = 3800

Clock Cycle 348:
 Current CPU Blocking $t1
(sw, 1468, 0, 10, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 11/22

Clock Cycle 349:
 Current CPU Blocking $t1
(sw, 1468, 0, 11, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 12/22

Clock Cycle 350:
 Current CPU Blocking $t1
(sw, 1468, 0, 12, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 13/22

Clock Cycle 351:
 Current CPU Blocking $t1
(sw, 1468, 0, 13, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 14/22

Clock Cycle 352:
 Current CPU Blocking $t1
(sw, 1468, 0, 14, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 15/22

Clock Cycle 353:
 Current CPU Blocking $t1
(sw, 1468, 0, 15, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 16/22

Clock Cycle 354:
 Current CPU Blocking $t1
(sw, 1468, 0, 16, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 17/22

Clock Cycle 355:
 Current CPU Blocking $t1
(sw, 1468, 0, 17, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 18/22

Clock Cycle 356:
 Current CPU Blocking $t1
(sw, 1468, 0, 18, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 19/22

Clock Cycle 357:
 Current CPU Blocking $t1
(sw, 1468, 0, 19, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 20/22

Clock Cycle 358:
 Current CPU Blocking $t1
(sw, 1468, 0, 20, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 21/22

Clock Cycle 359:
 Current CPU Blocking $t1
(sw, 1468, 0, 21, 22, 46, )(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 22/22
Finished Instruction sw 1468 0 on Line 46

Clock Cycle 360:
 Current CPU Blocking $t1
(lw, 1700, $t1, 0, 0, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Started lw 1700 $t1 on Line 54
Completed 1/2

Clock Cycle 361:
 Current CPU Blocking $t1
(lw, 1700, $t1, 1, 2, 54, )(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1700 $t1 on Line 54

Clock Cycle 362:
 Current CPU Blocking $t1
(sw, 964, 0, 0, 0, 47, )(sw, 2368, 2224, 0, 0, 53, )
Started sw 964 0 on Line 47
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3708 0 on Line 55

Clock Cycle 363:
 Current CPU Blocking 
(sw, 964, 0, 1, 22, 47, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )
Completed 2/22
DRAM Request(Write) Issued for sw 2356 0 on Line 56

Clock Cycle 364:
 Current CPU Blocking 
(sw, 964, 0, 2, 22, 47, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )
Completed 3/22
DRAM Request(Write) Issued for sw 2184 0 on Line 57

Clock Cycle 365:
 Current CPU Blocking 
(sw, 964, 0, 3, 22, 47, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )
Completed 4/22
DRAM Request(Read) Issued for lw 440 $t0 on Line 58

Clock Cycle 366:
 Current CPU Blocking 
(sw, 964, 0, 4, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )
Completed 5/22
DRAM Request(Write) Issued for sw 2080 0 on Line 59

Clock Cycle 367:
 Current CPU Blocking 
(sw, 964, 0, 5, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )
Completed 6/22
DRAM Request(Write) Issued for sw 3704 3800 on Line 60

Clock Cycle 368:
 Current CPU Blocking 
(sw, 964, 0, 6, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 7/22

Clock Cycle 369:
 Current CPU Blocking $t0
(sw, 964, 0, 7, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 8/22

Clock Cycle 370:
 Current CPU Blocking $t0
(sw, 964, 0, 8, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 9/22

Clock Cycle 371:
 Current CPU Blocking $t0
(sw, 964, 0, 9, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 10/22

Clock Cycle 372:
 Current CPU Blocking $t0
(sw, 964, 0, 10, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 11/22

Clock Cycle 373:
 Current CPU Blocking $t0
(sw, 964, 0, 11, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 12/22

Clock Cycle 374:
 Current CPU Blocking $t0
(sw, 964, 0, 12, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 13/22

Clock Cycle 375:
 Current CPU Blocking $t0
(sw, 964, 0, 13, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 14/22

Clock Cycle 376:
 Current CPU Blocking $t0
(sw, 964, 0, 14, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 15/22

Clock Cycle 377:
 Current CPU Blocking $t0
(sw, 964, 0, 15, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 16/22

Clock Cycle 378:
 Current CPU Blocking $t0
(sw, 964, 0, 16, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 17/22

Clock Cycle 379:
 Current CPU Blocking $t0
(sw, 964, 0, 17, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 18/22

Clock Cycle 380:
 Current CPU Blocking $t0
(sw, 964, 0, 18, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 19/22

Clock Cycle 381:
 Current CPU Blocking $t0
(sw, 964, 0, 19, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 20/22

Clock Cycle 382:
 Current CPU Blocking $t0
(sw, 964, 0, 20, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 21/22

Clock Cycle 383:
 Current CPU Blocking $t0
(sw, 964, 0, 21, 22, 47, )(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 22/22
Finished Instruction sw 964 0 on Line 47

Clock Cycle 384:
 Current CPU Blocking $t0
(lw, 440, $t0, 0, 0, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Started lw 440 $t0 on Line 58
Completed 1/2

Clock Cycle 385:
 Current CPU Blocking $t0
(lw, 440, $t0, 1, 2, 58, )(sw, 2368, 2224, 0, 0, 53, )(sw, 3708, 0, 0, 0, 55, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3704, 3800, 0, 0, 60, )
Completed 2/2
$t0 = 0
Finished Instruction lw 440 $t0 on Line 58

Clock Cycle 386:
 Current CPU Blocking $t0
(sw, 2368, 2224, 0, 0, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )
Started sw 2368 2224 on Line 53
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t0,3756
$t3 = 3756

Clock Cycle 387:
 Current CPU Blocking 
(sw, 2368, 2224, 1, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )
Completed 2/22
addi$t0,$t2,2096
$t0 = 5896

Clock Cycle 388:
 Current CPU Blocking 
(sw, 2368, 2224, 2, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )
Completed 3/22
addi$t1,$t1,784
$t1 = 784

Clock Cycle 389:
 Current CPU Blocking 
(sw, 2368, 2224, 3, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )
Completed 4/22
DRAM Request(Write) Issued for sw 660 2224 on Line 64

Clock Cycle 390:
 Current CPU Blocking 
(sw, 2368, 2224, 4, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )
Completed 5/22
DRAM Request(Write) Issued for sw 2976 2224 on Line 65

Clock Cycle 391:
 Current CPU Blocking 
(sw, 2368, 2224, 5, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )
Completed 6/22
addi$t0,$t3,3580
$t0 = 7336

Clock Cycle 392:
 Current CPU Blocking 
(sw, 2368, 2224, 6, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )
Completed 7/22
DRAM Request(Write) Issued for sw 2988 3756 on Line 67

Clock Cycle 393:
 Current CPU Blocking 
(sw, 2368, 2224, 7, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )
Completed 8/22
DRAM Request(Read) Issued for lw 3260 $t3 on Line 68

Clock Cycle 394:
 Current CPU Blocking 
(sw, 2368, 2224, 8, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )
Completed 9/22
DRAM Request(Write) Issued for sw 552 784 on Line 69

Clock Cycle 395:
 Current CPU Blocking 
(sw, 2368, 2224, 9, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )
Completed 10/22
DRAM Request(Write) Issued for sw 1664 2224 on Line 70

Clock Cycle 396:
 Current CPU Blocking 
(sw, 2368, 2224, 10, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 11/22
addi$t1,$t2,3620
$t1 = 7420

Clock Cycle 397:
 Current CPU Blocking 
(sw, 2368, 2224, 11, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 12/22

Clock Cycle 398:
 Current CPU Blocking $t3
(sw, 2368, 2224, 12, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 13/22

Clock Cycle 399:
 Current CPU Blocking $t3
(sw, 2368, 2224, 13, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 14/22

Clock Cycle 400:
 Current CPU Blocking $t3
(sw, 2368, 2224, 14, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 15/22

Clock Cycle 401:
 Current CPU Blocking $t3
(sw, 2368, 2224, 15, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 16/22

Clock Cycle 402:
 Current CPU Blocking $t3
(sw, 2368, 2224, 16, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 17/22

Clock Cycle 403:
 Current CPU Blocking $t3
(sw, 2368, 2224, 17, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 18/22

Clock Cycle 404:
 Current CPU Blocking $t3
(sw, 2368, 2224, 18, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 19/22

Clock Cycle 405:
 Current CPU Blocking $t3
(sw, 2368, 2224, 19, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 20/22

Clock Cycle 406:
 Current CPU Blocking $t3
(sw, 2368, 2224, 20, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 21/22

Clock Cycle 407:
 Current CPU Blocking $t3
(sw, 2368, 2224, 21, 22, 53, )(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 22/22
Finished Instruction sw 2368 2224 on Line 53

Clock Cycle 408:
 Current CPU Blocking $t3
(sw, 2356, 0, 0, 0, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 2356 0 on Line 56
Completed 1/2

Clock Cycle 409:
 Current CPU Blocking $t3
(sw, 2356, 0, 1, 2, 56, )(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 2356 0 on Line 56

Clock Cycle 410:
 Current CPU Blocking $t3
(sw, 2184, 0, 0, 0, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 2184 0 on Line 57
Completed 1/2

Clock Cycle 411:
 Current CPU Blocking $t3
(sw, 2184, 0, 1, 2, 57, )(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 2184 0 on Line 57

Clock Cycle 412:
 Current CPU Blocking $t3
(sw, 2080, 0, 0, 0, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 2080 0 on Line 59
Completed 1/2

Clock Cycle 413:
 Current CPU Blocking $t3
(sw, 2080, 0, 1, 2, 59, )(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 2080 0 on Line 59

Clock Cycle 414:
 Current CPU Blocking $t3
(sw, 2976, 2224, 0, 0, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 2976 2224 on Line 65
Completed 1/2

Clock Cycle 415:
 Current CPU Blocking $t3
(sw, 2976, 2224, 1, 2, 65, )(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 2976 2224 on Line 65

Clock Cycle 416:
 Current CPU Blocking $t3
(sw, 2988, 3756, 0, 0, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 2988 3756 on Line 67
Completed 1/2

Clock Cycle 417:
 Current CPU Blocking $t3
(sw, 2988, 3756, 1, 2, 67, )(sw, 3708, 0, 0, 0, 55, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(lw, 3260, $t3, 0, 0, 68, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 2988 3756 on Line 67

Clock Cycle 418:
 Current CPU Blocking $t3
(sw, 3708, 0, 0, 0, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 3708 0 on Line 55
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 419:
 Current CPU Blocking $t3
(sw, 3708, 0, 1, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/22

Clock Cycle 420:
 Current CPU Blocking $t3
(sw, 3708, 0, 2, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 3/22

Clock Cycle 421:
 Current CPU Blocking $t3
(sw, 3708, 0, 3, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 4/22

Clock Cycle 422:
 Current CPU Blocking $t3
(sw, 3708, 0, 4, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 5/22

Clock Cycle 423:
 Current CPU Blocking $t3
(sw, 3708, 0, 5, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 6/22

Clock Cycle 424:
 Current CPU Blocking $t3
(sw, 3708, 0, 6, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 7/22

Clock Cycle 425:
 Current CPU Blocking $t3
(sw, 3708, 0, 7, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 8/22

Clock Cycle 426:
 Current CPU Blocking $t3
(sw, 3708, 0, 8, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 9/22

Clock Cycle 427:
 Current CPU Blocking $t3
(sw, 3708, 0, 9, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 10/22
Memory at 2368 = 2224
Memory at 2976 = 2224
Memory at 2988 = 3756

Clock Cycle 428:
 Current CPU Blocking $t3
(sw, 3708, 0, 10, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 11/22

Clock Cycle 429:
 Current CPU Blocking $t3
(sw, 3708, 0, 11, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 12/22

Clock Cycle 430:
 Current CPU Blocking $t3
(sw, 3708, 0, 12, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 13/22

Clock Cycle 431:
 Current CPU Blocking $t3
(sw, 3708, 0, 13, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 14/22

Clock Cycle 432:
 Current CPU Blocking $t3
(sw, 3708, 0, 14, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 15/22

Clock Cycle 433:
 Current CPU Blocking $t3
(sw, 3708, 0, 15, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 16/22

Clock Cycle 434:
 Current CPU Blocking $t3
(sw, 3708, 0, 16, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 17/22

Clock Cycle 435:
 Current CPU Blocking $t3
(sw, 3708, 0, 17, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 18/22

Clock Cycle 436:
 Current CPU Blocking $t3
(sw, 3708, 0, 18, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 19/22

Clock Cycle 437:
 Current CPU Blocking $t3
(sw, 3708, 0, 19, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 20/22

Clock Cycle 438:
 Current CPU Blocking $t3
(sw, 3708, 0, 20, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 21/22

Clock Cycle 439:
 Current CPU Blocking $t3
(sw, 3708, 0, 21, 22, 55, )(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 22/22
Finished Instruction sw 3708 0 on Line 55

Clock Cycle 440:
 Current CPU Blocking $t3
(lw, 3260, $t3, 0, 0, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started lw 3260 $t3 on Line 68
Completed 1/2

Clock Cycle 441:
 Current CPU Blocking $t3
(lw, 3260, $t3, 1, 2, 68, )(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3260 $t3 on Line 68

Clock Cycle 442:
 Current CPU Blocking $t3
(sw, 3704, 3800, 0, 0, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )
Started sw 3704 3800 on Line 60
Completed 1/2
DRAM Request(Write) Issued for sw 1960 0 on Line 72

Clock Cycle 443:
 Current CPU Blocking 
(sw, 3704, 3800, 1, 2, 60, )(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )
Completed 2/2
Finished Instruction sw 3704 3800 on Line 60
DRAM Request(Read) Issued for lw 1600 $t1 on Line 73

Clock Cycle 444:
 Current CPU Blocking 
(sw, 660, 2224, 0, 0, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )
Started sw 660 2224 on Line 64
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1584 3800 on Line 74

Clock Cycle 445:
 Current CPU Blocking 
(sw, 660, 2224, 1, 22, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 2/22
addi$t4,$t3,2356
$t4 = 2356

Clock Cycle 446:
 Current CPU Blocking 
(sw, 660, 2224, 2, 22, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 3/22
addi$t2,$t2,828
$t2 = 4628

Clock Cycle 447:
 Current CPU Blocking 
(sw, 660, 2224, 3, 22, 64, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 4/22
DRAM Request(Read) Issued for lw 424 $t4 on Line 77

Clock Cycle 448:
 Current CPU Blocking 
(sw, 660, 2224, 4, 22, 64, )(sw, 552, 784, 0, 0, 69, )(lw, 424, $t4, 0, 0, 77, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 5/22
addi$t0,$t3,308
$t0 = 308

Clock Cycle 449:
 Current CPU Blocking 
(sw, 660, 2224, 5, 22, 64, )(sw, 552, 784, 0, 0, 69, )(lw, 424, $t4, 0, 0, 77, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 6/22

Clock Cycle 450:
 Current CPU Blocking $t4
(sw, 660, 2224, 6, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 7/22

Clock Cycle 451:
 Current CPU Blocking $t4
(sw, 660, 2224, 7, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 8/22

Clock Cycle 452:
 Current CPU Blocking $t4
(sw, 660, 2224, 8, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 9/22

Clock Cycle 453:
 Current CPU Blocking $t4
(sw, 660, 2224, 9, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 10/22
Memory at 3704 = 3800

Clock Cycle 454:
 Current CPU Blocking $t4
(sw, 660, 2224, 10, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 11/22

Clock Cycle 455:
 Current CPU Blocking $t4
(sw, 660, 2224, 11, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 12/22

Clock Cycle 456:
 Current CPU Blocking $t4
(sw, 660, 2224, 12, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 13/22

Clock Cycle 457:
 Current CPU Blocking $t4
(sw, 660, 2224, 13, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 14/22

Clock Cycle 458:
 Current CPU Blocking $t4
(sw, 660, 2224, 14, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 15/22

Clock Cycle 459:
 Current CPU Blocking $t4
(sw, 660, 2224, 15, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 16/22

Clock Cycle 460:
 Current CPU Blocking $t4
(sw, 660, 2224, 16, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 17/22

Clock Cycle 461:
 Current CPU Blocking $t4
(sw, 660, 2224, 17, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 18/22

Clock Cycle 462:
 Current CPU Blocking $t4
(sw, 660, 2224, 18, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 19/22

Clock Cycle 463:
 Current CPU Blocking $t4
(sw, 660, 2224, 19, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 20/22

Clock Cycle 464:
 Current CPU Blocking $t4
(sw, 660, 2224, 20, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 21/22

Clock Cycle 465:
 Current CPU Blocking $t4
(sw, 660, 2224, 21, 22, 64, )(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 22/22
Finished Instruction sw 660 2224 on Line 64

Clock Cycle 466:
 Current CPU Blocking $t4
(lw, 424, $t4, 0, 0, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Started lw 424 $t4 on Line 77
Completed 1/2

Clock Cycle 467:
 Current CPU Blocking $t4
(lw, 424, $t4, 1, 2, 77, )(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 2/2
$t4 = 0
Finished Instruction lw 424 $t4 on Line 77

Clock Cycle 468:
 Current CPU Blocking $t4
(sw, 552, 784, 0, 0, 69, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Started sw 552 784 on Line 69
Completed 1/2
DRAM Request(Write) Issued for sw 92 0 on Line 79

Clock Cycle 469:
 Current CPU Blocking 
(sw, 552, 784, 1, 2, 69, )(sw, 92, 0, 0, 0, 79, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Completed 2/2
Finished Instruction sw 552 784 on Line 69
DRAM Request(Read) Issued for lw 980 $t3 on Line 80

Clock Cycle 470:
 Current CPU Blocking 
(sw, 92, 0, 0, 0, 79, )(lw, 980, $t3, 0, 0, 80, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )
Started sw 92 0 on Line 79
Completed 1/2
DRAM Request(Write) Issued for sw 3180 0 on Line 81

Clock Cycle 471:
 Current CPU Blocking 
(sw, 92, 0, 1, 2, 79, )(lw, 980, $t3, 0, 0, 80, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 3180, 0, 0, 0, 81, )
Completed 2/2
Finished Instruction sw 92 0 on Line 79
DRAM Request(Write) Issued for sw 1420 308 on Line 82

Clock Cycle 472:
 Current CPU Blocking 
(lw, 980, $t3, 0, 0, 80, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 3180, 0, 0, 0, 81, )(sw, 1420, 308, 0, 0, 82, )
Started lw 980 $t3 on Line 80
Completed 1/2

Clock Cycle 473:
 Current CPU Blocking $t3
(lw, 980, $t3, 1, 2, 80, )(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 3180, 0, 0, 0, 81, )(sw, 1420, 308, 0, 0, 82, )
Completed 2/2
$t3 = 0
Finished Instruction lw 980 $t3 on Line 80

Clock Cycle 474:
 Current CPU Blocking $t3
(sw, 1664, 2224, 0, 0, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )
Started sw 1664 2224 on Line 70
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3952 0 on Line 83

Clock Cycle 475:
 Current CPU Blocking 
(sw, 1664, 2224, 1, 22, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )
Completed 2/22
addi$t3,$t2,3368
$t3 = 7996

Clock Cycle 476:
 Current CPU Blocking 
(sw, 1664, 2224, 2, 22, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )
Completed 3/22
DRAM Request(Write) Issued for sw 2188 0 on Line 85

Clock Cycle 477:
 Current CPU Blocking 
(sw, 1664, 2224, 3, 22, 70, )(sw, 1960, 0, 0, 0, 72, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 4/22

Clock Cycle 478:
 Current CPU Blocking $t1
(sw, 1664, 2224, 4, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 5/22

Clock Cycle 479:
 Current CPU Blocking $t1
(sw, 1664, 2224, 5, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 6/22

Clock Cycle 480:
 Current CPU Blocking $t1
(sw, 1664, 2224, 6, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 7/22

Clock Cycle 481:
 Current CPU Blocking $t1
(sw, 1664, 2224, 7, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 8/22

Clock Cycle 482:
 Current CPU Blocking $t1
(sw, 1664, 2224, 8, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 9/22

Clock Cycle 483:
 Current CPU Blocking $t1
(sw, 1664, 2224, 9, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 10/22
Memory at 552 = 784
Memory at 660 = 2224

Clock Cycle 484:
 Current CPU Blocking $t1
(sw, 1664, 2224, 10, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 11/22

Clock Cycle 485:
 Current CPU Blocking $t1
(sw, 1664, 2224, 11, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 12/22

Clock Cycle 486:
 Current CPU Blocking $t1
(sw, 1664, 2224, 12, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 13/22

Clock Cycle 487:
 Current CPU Blocking $t1
(sw, 1664, 2224, 13, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 14/22

Clock Cycle 488:
 Current CPU Blocking $t1
(sw, 1664, 2224, 14, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 15/22

Clock Cycle 489:
 Current CPU Blocking $t1
(sw, 1664, 2224, 15, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 16/22

Clock Cycle 490:
 Current CPU Blocking $t1
(sw, 1664, 2224, 16, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 17/22

Clock Cycle 491:
 Current CPU Blocking $t1
(sw, 1664, 2224, 17, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 18/22

Clock Cycle 492:
 Current CPU Blocking $t1
(sw, 1664, 2224, 18, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 19/22

Clock Cycle 493:
 Current CPU Blocking $t1
(sw, 1664, 2224, 19, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 20/22

Clock Cycle 494:
 Current CPU Blocking $t1
(sw, 1664, 2224, 20, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 21/22

Clock Cycle 495:
 Current CPU Blocking $t1
(sw, 1664, 2224, 21, 22, 70, )(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 22/22
Finished Instruction sw 1664 2224 on Line 70

Clock Cycle 496:
 Current CPU Blocking $t1
(lw, 1600, $t1, 0, 0, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started lw 1600 $t1 on Line 73
Completed 1/2

Clock Cycle 497:
 Current CPU Blocking $t1
(lw, 1600, $t1, 1, 2, 73, )(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1600 $t1 on Line 73

Clock Cycle 498:
 Current CPU Blocking $t1
(sw, 1960, 0, 0, 0, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started sw 1960 0 on Line 72
Completed 1/2
DRAM Request(Read) Issued for lw 720 $t1 on Line 86

Clock Cycle 499:
 Current CPU Blocking 
(sw, 1960, 0, 1, 2, 72, )(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(lw, 720, $t1, 0, 0, 86, )
Completed 2/2
Finished Instruction sw 1960 0 on Line 72

Clock Cycle 500:
 Current CPU Blocking $t1
(sw, 1584, 3800, 0, 0, 74, )(sw, 1420, 308, 0, 0, 82, )(lw, 720, $t1, 0, 0, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started sw 1584 3800 on Line 74
Completed 1/2

Clock Cycle 501:
 Current CPU Blocking $t1
(sw, 1584, 3800, 1, 2, 74, )(sw, 1420, 308, 0, 0, 82, )(lw, 720, $t1, 0, 0, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 2/2
Finished Instruction sw 1584 3800 on Line 74

Clock Cycle 502:
 Current CPU Blocking $t1
(sw, 1420, 308, 0, 0, 82, )(lw, 720, $t1, 0, 0, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started sw 1420 308 on Line 82
Completed 1/2

Clock Cycle 503:
 Current CPU Blocking $t1
(sw, 1420, 308, 1, 2, 82, )(lw, 720, $t1, 0, 0, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 2/2
Finished Instruction sw 1420 308 on Line 82

Clock Cycle 504:
 Current CPU Blocking $t1
(lw, 720, $t1, 0, 0, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started lw 720 $t1 on Line 86
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 505:
 Current CPU Blocking $t1
(lw, 720, $t1, 1, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 2/22

Clock Cycle 506:
 Current CPU Blocking $t1
(lw, 720, $t1, 2, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 3/22

Clock Cycle 507:
 Current CPU Blocking $t1
(lw, 720, $t1, 3, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 4/22

Clock Cycle 508:
 Current CPU Blocking $t1
(lw, 720, $t1, 4, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 5/22

Clock Cycle 509:
 Current CPU Blocking $t1
(lw, 720, $t1, 5, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 6/22

Clock Cycle 510:
 Current CPU Blocking $t1
(lw, 720, $t1, 6, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 7/22

Clock Cycle 511:
 Current CPU Blocking $t1
(lw, 720, $t1, 7, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 8/22

Clock Cycle 512:
 Current CPU Blocking $t1
(lw, 720, $t1, 8, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 9/22

Clock Cycle 513:
 Current CPU Blocking $t1
(lw, 720, $t1, 9, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 10/22
Memory at 1420 = 308
Memory at 1584 = 3800
Memory at 1664 = 2224

Clock Cycle 514:
 Current CPU Blocking $t1
(lw, 720, $t1, 10, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 11/22

Clock Cycle 515:
 Current CPU Blocking $t1
(lw, 720, $t1, 11, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 12/22

Clock Cycle 516:
 Current CPU Blocking $t1
(lw, 720, $t1, 12, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 13/22

Clock Cycle 517:
 Current CPU Blocking $t1
(lw, 720, $t1, 13, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 14/22

Clock Cycle 518:
 Current CPU Blocking $t1
(lw, 720, $t1, 14, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 15/22

Clock Cycle 519:
 Current CPU Blocking $t1
(lw, 720, $t1, 15, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 16/22

Clock Cycle 520:
 Current CPU Blocking $t1
(lw, 720, $t1, 16, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 17/22

Clock Cycle 521:
 Current CPU Blocking $t1
(lw, 720, $t1, 17, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 18/22

Clock Cycle 522:
 Current CPU Blocking $t1
(lw, 720, $t1, 18, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 19/22

Clock Cycle 523:
 Current CPU Blocking $t1
(lw, 720, $t1, 19, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 20/22

Clock Cycle 524:
 Current CPU Blocking $t1
(lw, 720, $t1, 20, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 21/22

Clock Cycle 525:
 Current CPU Blocking $t1
(lw, 720, $t1, 21, 22, 86, )(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 22/22
$t1 = 0
Finished Instruction lw 720 $t1 on Line 86

Clock Cycle 526:
 Current CPU Blocking $t1
(sw, 3180, 0, 0, 0, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Started sw 3180 0 on Line 81
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t2,2576
$t1 = 7204

Clock Cycle 527:
 Current CPU Blocking 
(sw, 3180, 0, 1, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )
Completed 2/12
DRAM Request(Write) Issued for sw 956 7204 on Line 88

Clock Cycle 528:
 Current CPU Blocking 
(sw, 3180, 0, 2, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )
Completed 3/12
DRAM Request(Read) Issued for lw 2620 $t0 on Line 89

Clock Cycle 529:
 Current CPU Blocking 
(sw, 3180, 0, 3, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )
Completed 4/12
DRAM Request(Write) Issued for sw 2204 0 on Line 90

Clock Cycle 530:
 Current CPU Blocking 
(sw, 3180, 0, 4, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 5/12

Clock Cycle 531:
 Current CPU Blocking $t0
(sw, 3180, 0, 5, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 6/12

Clock Cycle 532:
 Current CPU Blocking $t0
(sw, 3180, 0, 6, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 7/12

Clock Cycle 533:
 Current CPU Blocking $t0
(sw, 3180, 0, 7, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 8/12

Clock Cycle 534:
 Current CPU Blocking $t0
(sw, 3180, 0, 8, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 9/12

Clock Cycle 535:
 Current CPU Blocking $t0
(sw, 3180, 0, 9, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 10/12

Clock Cycle 536:
 Current CPU Blocking $t0
(sw, 3180, 0, 10, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 11/12

Clock Cycle 537:
 Current CPU Blocking $t0
(sw, 3180, 0, 11, 12, 81, )(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 12/12
Finished Instruction sw 3180 0 on Line 81

Clock Cycle 538:
 Current CPU Blocking $t0
(sw, 3952, 0, 0, 0, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Started sw 3952 0 on Line 83
Completed 1/2

Clock Cycle 539:
 Current CPU Blocking $t0
(sw, 3952, 0, 1, 2, 83, )(sw, 2188, 0, 0, 0, 85, )(sw, 956, 7204, 0, 0, 88, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )
Completed 2/2
Finished Instruction sw 3952 0 on Line 83

Clock Cycle 540:
 Current CPU Blocking $t0
(sw, 2188, 0, 0, 0, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Started sw 2188 0 on Line 85
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 541:
 Current CPU Blocking $t0
(sw, 2188, 0, 1, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 2/22

Clock Cycle 542:
 Current CPU Blocking $t0
(sw, 2188, 0, 2, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 3/22

Clock Cycle 543:
 Current CPU Blocking $t0
(sw, 2188, 0, 3, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 4/22

Clock Cycle 544:
 Current CPU Blocking $t0
(sw, 2188, 0, 4, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 5/22

Clock Cycle 545:
 Current CPU Blocking $t0
(sw, 2188, 0, 5, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 6/22

Clock Cycle 546:
 Current CPU Blocking $t0
(sw, 2188, 0, 6, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 7/22

Clock Cycle 547:
 Current CPU Blocking $t0
(sw, 2188, 0, 7, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 8/22

Clock Cycle 548:
 Current CPU Blocking $t0
(sw, 2188, 0, 8, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 9/22

Clock Cycle 549:
 Current CPU Blocking $t0
(sw, 2188, 0, 9, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 10/22

Clock Cycle 550:
 Current CPU Blocking $t0
(sw, 2188, 0, 10, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 11/22

Clock Cycle 551:
 Current CPU Blocking $t0
(sw, 2188, 0, 11, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 12/22

Clock Cycle 552:
 Current CPU Blocking $t0
(sw, 2188, 0, 12, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 13/22

Clock Cycle 553:
 Current CPU Blocking $t0
(sw, 2188, 0, 13, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 14/22

Clock Cycle 554:
 Current CPU Blocking $t0
(sw, 2188, 0, 14, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 15/22

Clock Cycle 555:
 Current CPU Blocking $t0
(sw, 2188, 0, 15, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 16/22

Clock Cycle 556:
 Current CPU Blocking $t0
(sw, 2188, 0, 16, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 17/22

Clock Cycle 557:
 Current CPU Blocking $t0
(sw, 2188, 0, 17, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 18/22

Clock Cycle 558:
 Current CPU Blocking $t0
(sw, 2188, 0, 18, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 19/22

Clock Cycle 559:
 Current CPU Blocking $t0
(sw, 2188, 0, 19, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 20/22

Clock Cycle 560:
 Current CPU Blocking $t0
(sw, 2188, 0, 20, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 21/22

Clock Cycle 561:
 Current CPU Blocking $t0
(sw, 2188, 0, 21, 22, 85, )(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 22/22
Finished Instruction sw 2188 0 on Line 85

Clock Cycle 562:
 Current CPU Blocking $t0
(lw, 2620, $t0, 0, 0, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Started lw 2620 $t0 on Line 89
Completed 1/2

Clock Cycle 563:
 Current CPU Blocking $t0
(lw, 2620, $t0, 1, 2, 89, )(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2620 $t0 on Line 89

Clock Cycle 564:
 Current CPU Blocking $t0
(sw, 2204, 0, 0, 0, 90, )(sw, 956, 7204, 0, 0, 88, )
Started sw 2204 0 on Line 90
Completed 1/2
addi$t0,$t2,104
$t0 = 4732

Clock Cycle 565:
 Current CPU Blocking 
(sw, 2204, 0, 1, 2, 90, )(sw, 956, 7204, 0, 0, 88, )
Completed 2/2
Finished Instruction sw 2204 0 on Line 90
DRAM Request(Read) Issued for lw 2048 $t1 on Line 92

Clock Cycle 566:
 Current CPU Blocking 
(sw, 956, 7204, 0, 0, 88, )(lw, 2048, $t1, 0, 0, 92, )
Started sw 956 7204 on Line 88
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 567:
 Current CPU Blocking $t1
(sw, 956, 7204, 1, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 2/22

Clock Cycle 568:
 Current CPU Blocking $t1
(sw, 956, 7204, 2, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 3/22

Clock Cycle 569:
 Current CPU Blocking $t1
(sw, 956, 7204, 3, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 4/22

Clock Cycle 570:
 Current CPU Blocking $t1
(sw, 956, 7204, 4, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 5/22

Clock Cycle 571:
 Current CPU Blocking $t1
(sw, 956, 7204, 5, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 6/22

Clock Cycle 572:
 Current CPU Blocking $t1
(sw, 956, 7204, 6, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 7/22

Clock Cycle 573:
 Current CPU Blocking $t1
(sw, 956, 7204, 7, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 8/22

Clock Cycle 574:
 Current CPU Blocking $t1
(sw, 956, 7204, 8, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 9/22

Clock Cycle 575:
 Current CPU Blocking $t1
(sw, 956, 7204, 9, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 10/22

Clock Cycle 576:
 Current CPU Blocking $t1
(sw, 956, 7204, 10, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 11/22

Clock Cycle 577:
 Current CPU Blocking $t1
(sw, 956, 7204, 11, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 12/22

Clock Cycle 578:
 Current CPU Blocking $t1
(sw, 956, 7204, 12, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 13/22

Clock Cycle 579:
 Current CPU Blocking $t1
(sw, 956, 7204, 13, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 14/22

Clock Cycle 580:
 Current CPU Blocking $t1
(sw, 956, 7204, 14, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 15/22

Clock Cycle 581:
 Current CPU Blocking $t1
(sw, 956, 7204, 15, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 16/22

Clock Cycle 582:
 Current CPU Blocking $t1
(sw, 956, 7204, 16, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 17/22

Clock Cycle 583:
 Current CPU Blocking $t1
(sw, 956, 7204, 17, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 18/22

Clock Cycle 584:
 Current CPU Blocking $t1
(sw, 956, 7204, 18, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 19/22

Clock Cycle 585:
 Current CPU Blocking $t1
(sw, 956, 7204, 19, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 20/22

Clock Cycle 586:
 Current CPU Blocking $t1
(sw, 956, 7204, 20, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 21/22

Clock Cycle 587:
 Current CPU Blocking $t1
(sw, 956, 7204, 21, 22, 88, )(lw, 2048, $t1, 0, 0, 92, )
Completed 22/22
Finished Instruction sw 956 7204 on Line 88

Clock Cycle 588:
 Current CPU Blocking $t1
(lw, 2048, $t1, 0, 0, 92, )
Started lw 2048 $t1 on Line 92
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 589:
 Current CPU Blocking $t1
(lw, 2048, $t1, 1, 22, 92, )
Completed 2/22

Clock Cycle 590:
 Current CPU Blocking $t1
(lw, 2048, $t1, 2, 22, 92, )
Completed 3/22

Clock Cycle 591:
 Current CPU Blocking $t1
(lw, 2048, $t1, 3, 22, 92, )
Completed 4/22

Clock Cycle 592:
 Current CPU Blocking $t1
(lw, 2048, $t1, 4, 22, 92, )
Completed 5/22

Clock Cycle 593:
 Current CPU Blocking $t1
(lw, 2048, $t1, 5, 22, 92, )
Completed 6/22

Clock Cycle 594:
 Current CPU Blocking $t1
(lw, 2048, $t1, 6, 22, 92, )
Completed 7/22

Clock Cycle 595:
 Current CPU Blocking $t1
(lw, 2048, $t1, 7, 22, 92, )
Completed 8/22

Clock Cycle 596:
 Current CPU Blocking $t1
(lw, 2048, $t1, 8, 22, 92, )
Completed 9/22

Clock Cycle 597:
 Current CPU Blocking $t1
(lw, 2048, $t1, 9, 22, 92, )
Completed 10/22
Memory at 956 = 7204

Clock Cycle 598:
 Current CPU Blocking $t1
(lw, 2048, $t1, 10, 22, 92, )
Completed 11/22

Clock Cycle 599:
 Current CPU Blocking $t1
(lw, 2048, $t1, 11, 22, 92, )
Completed 12/22

Clock Cycle 600:
 Current CPU Blocking $t1
(lw, 2048, $t1, 12, 22, 92, )
Completed 13/22

Clock Cycle 601:
 Current CPU Blocking $t1
(lw, 2048, $t1, 13, 22, 92, )
Completed 14/22

Clock Cycle 602:
 Current CPU Blocking $t1
(lw, 2048, $t1, 14, 22, 92, )
Completed 15/22

Clock Cycle 603:
 Current CPU Blocking $t1
(lw, 2048, $t1, 15, 22, 92, )
Completed 16/22

Clock Cycle 604:
 Current CPU Blocking $t1
(lw, 2048, $t1, 16, 22, 92, )
Completed 17/22

Clock Cycle 605:
 Current CPU Blocking $t1
(lw, 2048, $t1, 17, 22, 92, )
Completed 18/22

Clock Cycle 606:
 Current CPU Blocking $t1
(lw, 2048, $t1, 18, 22, 92, )
Completed 19/22

Clock Cycle 607:
 Current CPU Blocking $t1
(lw, 2048, $t1, 19, 22, 92, )
Completed 20/22

Clock Cycle 608:
 Current CPU Blocking $t1
(lw, 2048, $t1, 20, 22, 92, )
Completed 21/22

Clock Cycle 609:
 Current CPU Blocking $t1
(lw, 2048, $t1, 21, 22, 92, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2048 $t1 on Line 92

Clock Cycle 610:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 532 $t1 on Line 93

Clock Cycle 611:
 Current CPU Blocking 
(lw, 532, $t1, 0, 0, 93, )
Started lw 532 $t1 on Line 93
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,1372
$t4 = 6000

Clock Cycle 612:
 Current CPU Blocking 
(lw, 532, $t1, 1, 12, 93, )
Completed 2/12
DRAM Request(Read) Issued for lw 988 $t2 on Line 95

Clock Cycle 613:
 Current CPU Blocking 
(lw, 532, $t1, 2, 12, 93, )(lw, 988, $t2, 0, 0, 95, )
Completed 3/12
DRAM Request(Read) Issued for lw 696 $t4 on Line 96

Clock Cycle 614:
 Current CPU Blocking 
(lw, 532, $t1, 3, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 4/12

Clock Cycle 615:
 Current CPU Blocking $t1
(lw, 532, $t1, 4, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 5/12

Clock Cycle 616:
 Current CPU Blocking $t1
(lw, 532, $t1, 5, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 6/12

Clock Cycle 617:
 Current CPU Blocking $t1
(lw, 532, $t1, 6, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 7/12

Clock Cycle 618:
 Current CPU Blocking $t1
(lw, 532, $t1, 7, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 8/12

Clock Cycle 619:
 Current CPU Blocking $t1
(lw, 532, $t1, 8, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 9/12

Clock Cycle 620:
 Current CPU Blocking $t1
(lw, 532, $t1, 9, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 10/12

Clock Cycle 621:
 Current CPU Blocking $t1
(lw, 532, $t1, 10, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 11/12

Clock Cycle 622:
 Current CPU Blocking $t1
(lw, 532, $t1, 11, 12, 93, )(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Completed 12/12
$t1 = 0
Finished Instruction lw 532 $t1 on Line 93

Clock Cycle 623:
 Current CPU Blocking $t1
(lw, 988, $t2, 0, 0, 95, )(lw, 696, $t4, 0, 0, 96, )
Started lw 988 $t2 on Line 95
Completed 1/2
DRAM Request(Write) Issued for sw 2996 0 on Line 97

Clock Cycle 624:
 Current CPU Blocking 
(lw, 988, $t2, 1, 2, 95, )(lw, 696, $t4, 0, 0, 96, )(sw, 2996, 0, 0, 0, 97, )
Completed 2/2
$t2 = 0
Finished Instruction lw 988 $t2 on Line 95

Clock Cycle 625:
 Current CPU Blocking $t2
(lw, 696, $t4, 0, 0, 96, )(sw, 2996, 0, 0, 0, 97, )
Started lw 696 $t4 on Line 96
Completed 1/2
DRAM Request(Write) Issued for sw 3764 0 on Line 98

Clock Cycle 626:
 Current CPU Blocking 
(lw, 696, $t4, 1, 2, 96, )(sw, 2996, 0, 0, 0, 97, )(sw, 3764, 0, 0, 0, 98, )
Completed 2/2
$t4 = 0
Finished Instruction lw 696 $t4 on Line 96
DRAM Request(Read) Issued for lw 3672 $t2 on Line 99

Clock Cycle 627:
 Current CPU Blocking 
(sw, 2996, 0, 0, 0, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Started sw 2996 0 on Line 97
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 628:
 Current CPU Blocking $t2
(sw, 2996, 0, 1, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 2/12

Clock Cycle 629:
 Current CPU Blocking $t2
(sw, 2996, 0, 2, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 3/12

Clock Cycle 630:
 Current CPU Blocking $t2
(sw, 2996, 0, 3, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 4/12

Clock Cycle 631:
 Current CPU Blocking $t2
(sw, 2996, 0, 4, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 5/12

Clock Cycle 632:
 Current CPU Blocking $t2
(sw, 2996, 0, 5, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 6/12

Clock Cycle 633:
 Current CPU Blocking $t2
(sw, 2996, 0, 6, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 7/12

Clock Cycle 634:
 Current CPU Blocking $t2
(sw, 2996, 0, 7, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 8/12

Clock Cycle 635:
 Current CPU Blocking $t2
(sw, 2996, 0, 8, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 9/12

Clock Cycle 636:
 Current CPU Blocking $t2
(sw, 2996, 0, 9, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 10/12

Clock Cycle 637:
 Current CPU Blocking $t2
(sw, 2996, 0, 10, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 11/12

Clock Cycle 638:
 Current CPU Blocking $t2
(sw, 2996, 0, 11, 12, 97, )(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 12/12
Finished Instruction sw 2996 0 on Line 97

Clock Cycle 639:
 Current CPU Blocking $t2
(sw, 3764, 0, 0, 0, 98, )(lw, 3672, $t2, 0, 0, 99, )
Started sw 3764 0 on Line 98
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 640:
 Current CPU Blocking $t2
(sw, 3764, 0, 1, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 2/22

Clock Cycle 641:
 Current CPU Blocking $t2
(sw, 3764, 0, 2, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 3/22

Clock Cycle 642:
 Current CPU Blocking $t2
(sw, 3764, 0, 3, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 4/22

Clock Cycle 643:
 Current CPU Blocking $t2
(sw, 3764, 0, 4, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 5/22

Clock Cycle 644:
 Current CPU Blocking $t2
(sw, 3764, 0, 5, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 6/22

Clock Cycle 645:
 Current CPU Blocking $t2
(sw, 3764, 0, 6, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 7/22

Clock Cycle 646:
 Current CPU Blocking $t2
(sw, 3764, 0, 7, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 8/22

Clock Cycle 647:
 Current CPU Blocking $t2
(sw, 3764, 0, 8, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 9/22

Clock Cycle 648:
 Current CPU Blocking $t2
(sw, 3764, 0, 9, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 10/22

Clock Cycle 649:
 Current CPU Blocking $t2
(sw, 3764, 0, 10, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 11/22

Clock Cycle 650:
 Current CPU Blocking $t2
(sw, 3764, 0, 11, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 12/22

Clock Cycle 651:
 Current CPU Blocking $t2
(sw, 3764, 0, 12, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 13/22

Clock Cycle 652:
 Current CPU Blocking $t2
(sw, 3764, 0, 13, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 14/22

Clock Cycle 653:
 Current CPU Blocking $t2
(sw, 3764, 0, 14, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 15/22

Clock Cycle 654:
 Current CPU Blocking $t2
(sw, 3764, 0, 15, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 16/22

Clock Cycle 655:
 Current CPU Blocking $t2
(sw, 3764, 0, 16, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 17/22

Clock Cycle 656:
 Current CPU Blocking $t2
(sw, 3764, 0, 17, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 18/22

Clock Cycle 657:
 Current CPU Blocking $t2
(sw, 3764, 0, 18, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 19/22

Clock Cycle 658:
 Current CPU Blocking $t2
(sw, 3764, 0, 19, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 20/22

Clock Cycle 659:
 Current CPU Blocking $t2
(sw, 3764, 0, 20, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 21/22

Clock Cycle 660:
 Current CPU Blocking $t2
(sw, 3764, 0, 21, 22, 98, )(lw, 3672, $t2, 0, 0, 99, )
Completed 22/22
Finished Instruction sw 3764 0 on Line 98

Clock Cycle 661:
 Current CPU Blocking $t2
(lw, 3672, $t2, 0, 0, 99, )
Started lw 3672 $t2 on Line 99
Completed 1/2

Clock Cycle 662:
 Current CPU Blocking $t2
(lw, 3672, $t2, 1, 2, 99, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3672 $t2 on Line 99

Clock Cycle 663:
 Current CPU Blocking $t2

addi$t0,$t2,3480
$t0 = 3480

Clock Cycle 664:
 Current CPU Blocking 

addi$t4,$t3,1808
$t4 = 9804

Clock Cycle 665:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 484 0 on Line 102

Clock Cycle 666:
 Current CPU Blocking 
(sw, 484, 0, 0, 0, 102, )
Started sw 484 0 on Line 102
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t4,3936
$t4 = 13740

Clock Cycle 667:
 Current CPU Blocking 
(sw, 484, 0, 1, 22, 102, )
Completed 2/22
addi$t2,$t3,2376
$t2 = 10372

Clock Cycle 668:
 Current CPU Blocking 
(sw, 484, 0, 2, 22, 102, )
Completed 3/22
addi$t2,$t2,3048
$t2 = 13420

Clock Cycle 669:
 Current CPU Blocking 
(sw, 484, 0, 3, 22, 102, )
Completed 4/22
DRAM Request(Read) Issued for lw 980 $t3 on Line 106

Clock Cycle 670:
 Current CPU Blocking 
(sw, 484, 0, 4, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 5/22

Clock Cycle 671:
 Current CPU Blocking $t3
(sw, 484, 0, 5, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 6/22

Clock Cycle 672:
 Current CPU Blocking $t3
(sw, 484, 0, 6, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 7/22

Clock Cycle 673:
 Current CPU Blocking $t3
(sw, 484, 0, 7, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 8/22

Clock Cycle 674:
 Current CPU Blocking $t3
(sw, 484, 0, 8, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 9/22

Clock Cycle 675:
 Current CPU Blocking $t3
(sw, 484, 0, 9, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 10/22

Clock Cycle 676:
 Current CPU Blocking $t3
(sw, 484, 0, 10, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 11/22

Clock Cycle 677:
 Current CPU Blocking $t3
(sw, 484, 0, 11, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 12/22

Clock Cycle 678:
 Current CPU Blocking $t3
(sw, 484, 0, 12, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 13/22

Clock Cycle 679:
 Current CPU Blocking $t3
(sw, 484, 0, 13, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 14/22

Clock Cycle 680:
 Current CPU Blocking $t3
(sw, 484, 0, 14, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 15/22

Clock Cycle 681:
 Current CPU Blocking $t3
(sw, 484, 0, 15, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 16/22

Clock Cycle 682:
 Current CPU Blocking $t3
(sw, 484, 0, 16, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 17/22

Clock Cycle 683:
 Current CPU Blocking $t3
(sw, 484, 0, 17, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 18/22

Clock Cycle 684:
 Current CPU Blocking $t3
(sw, 484, 0, 18, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 19/22

Clock Cycle 685:
 Current CPU Blocking $t3
(sw, 484, 0, 19, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 20/22

Clock Cycle 686:
 Current CPU Blocking $t3
(sw, 484, 0, 20, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 21/22

Clock Cycle 687:
 Current CPU Blocking $t3
(sw, 484, 0, 21, 22, 102, )(lw, 980, $t3, 0, 0, 106, )
Completed 22/22
Finished Instruction sw 484 0 on Line 102

Clock Cycle 688:
 Current CPU Blocking $t3
(lw, 980, $t3, 0, 0, 106, )
Started lw 980 $t3 on Line 106
Completed 1/2

Clock Cycle 689:
 Current CPU Blocking $t3
(lw, 980, $t3, 1, 2, 106, )
Completed 2/2
$t3 = 0
Finished Instruction lw 980 $t3 on Line 106

Clock Cycle 690:
 Current CPU Blocking $t3

addi$t3,$t4,2468
$t3 = 16208

Clock Cycle 691:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2228 $t0 on Line 108

Clock Cycle 692:
 Current CPU Blocking 
(lw, 2228, $t0, 0, 0, 108, )
Started lw 2228 $t0 on Line 108
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1660 $t4 on Line 109

Clock Cycle 693:
 Current CPU Blocking 
(lw, 2228, $t0, 1, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 2/22

Clock Cycle 694:
 Current CPU Blocking $t4
(lw, 2228, $t0, 2, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 3/22

Clock Cycle 695:
 Current CPU Blocking $t4
(lw, 2228, $t0, 3, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 4/22

Clock Cycle 696:
 Current CPU Blocking $t4
(lw, 2228, $t0, 4, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 5/22

Clock Cycle 697:
 Current CPU Blocking $t4
(lw, 2228, $t0, 5, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 6/22

Clock Cycle 698:
 Current CPU Blocking $t4
(lw, 2228, $t0, 6, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 7/22

Clock Cycle 699:
 Current CPU Blocking $t4
(lw, 2228, $t0, 7, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 8/22

Clock Cycle 700:
 Current CPU Blocking $t4
(lw, 2228, $t0, 8, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 9/22

Clock Cycle 701:
 Current CPU Blocking $t4
(lw, 2228, $t0, 9, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 10/22

Clock Cycle 702:
 Current CPU Blocking $t4
(lw, 2228, $t0, 10, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 11/22

Clock Cycle 703:
 Current CPU Blocking $t4
(lw, 2228, $t0, 11, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 12/22

Clock Cycle 704:
 Current CPU Blocking $t4
(lw, 2228, $t0, 12, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 13/22

Clock Cycle 705:
 Current CPU Blocking $t4
(lw, 2228, $t0, 13, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 14/22

Clock Cycle 706:
 Current CPU Blocking $t4
(lw, 2228, $t0, 14, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 15/22

Clock Cycle 707:
 Current CPU Blocking $t4
(lw, 2228, $t0, 15, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 16/22

Clock Cycle 708:
 Current CPU Blocking $t4
(lw, 2228, $t0, 16, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 17/22

Clock Cycle 709:
 Current CPU Blocking $t4
(lw, 2228, $t0, 17, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 18/22

Clock Cycle 710:
 Current CPU Blocking $t4
(lw, 2228, $t0, 18, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 19/22

Clock Cycle 711:
 Current CPU Blocking $t4
(lw, 2228, $t0, 19, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 20/22

Clock Cycle 712:
 Current CPU Blocking $t4
(lw, 2228, $t0, 20, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 21/22

Clock Cycle 713:
 Current CPU Blocking $t4
(lw, 2228, $t0, 21, 22, 108, )(lw, 1660, $t4, 0, 0, 109, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2228 $t0 on Line 108

Clock Cycle 714:
 Current CPU Blocking $t4
(lw, 1660, $t4, 0, 0, 109, )
Started lw 1660 $t4 on Line 109
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 715:
 Current CPU Blocking $t4
(lw, 1660, $t4, 1, 12, 109, )
Completed 2/12

Clock Cycle 716:
 Current CPU Blocking $t4
(lw, 1660, $t4, 2, 12, 109, )
Completed 3/12

Clock Cycle 717:
 Current CPU Blocking $t4
(lw, 1660, $t4, 3, 12, 109, )
Completed 4/12

Clock Cycle 718:
 Current CPU Blocking $t4
(lw, 1660, $t4, 4, 12, 109, )
Completed 5/12

Clock Cycle 719:
 Current CPU Blocking $t4
(lw, 1660, $t4, 5, 12, 109, )
Completed 6/12

Clock Cycle 720:
 Current CPU Blocking $t4
(lw, 1660, $t4, 6, 12, 109, )
Completed 7/12

Clock Cycle 721:
 Current CPU Blocking $t4
(lw, 1660, $t4, 7, 12, 109, )
Completed 8/12

Clock Cycle 722:
 Current CPU Blocking $t4
(lw, 1660, $t4, 8, 12, 109, )
Completed 9/12

Clock Cycle 723:
 Current CPU Blocking $t4
(lw, 1660, $t4, 9, 12, 109, )
Completed 10/12

Clock Cycle 724:
 Current CPU Blocking $t4
(lw, 1660, $t4, 10, 12, 109, )
Completed 11/12

Clock Cycle 725:
 Current CPU Blocking $t4
(lw, 1660, $t4, 11, 12, 109, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1660 $t4 on Line 109

Clock Cycle 726:
 Current CPU Blocking $t4

addi$t4,$t0,28
$t4 = 28

Clock Cycle 727:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 304 0 on Line 111

Clock Cycle 728:
 Current CPU Blocking 
(sw, 304, 0, 0, 0, 111, )
Started sw 304 0 on Line 111
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2608 $t1 on Line 112

Clock Cycle 729:
 Current CPU Blocking 
(sw, 304, 0, 1, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )
Completed 2/12
addi$t0,$t4,1140
$t0 = 1168

Clock Cycle 730:
 Current CPU Blocking 
(sw, 304, 0, 2, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )
Completed 3/12
DRAM Request(Read) Issued for lw 2176 $t3 on Line 114

Clock Cycle 731:
 Current CPU Blocking 
(sw, 304, 0, 3, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )
Completed 4/12
DRAM Request(Write) Issued for sw 1212 1168 on Line 115

Clock Cycle 732:
 Current CPU Blocking 
(sw, 304, 0, 4, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )
Completed 5/12
addi$t2,$t2,236
$t2 = 13656

Clock Cycle 733:
 Current CPU Blocking 
(sw, 304, 0, 5, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )
Completed 6/12
DRAM Request(Read) Issued for lw 3308 $t0 on Line 117

Clock Cycle 734:
 Current CPU Blocking 
(sw, 304, 0, 6, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 7/12

Clock Cycle 735:
 Current CPU Blocking $t1
(sw, 304, 0, 7, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 8/12

Clock Cycle 736:
 Current CPU Blocking $t1
(sw, 304, 0, 8, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 9/12

Clock Cycle 737:
 Current CPU Blocking $t1
(sw, 304, 0, 9, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 10/12

Clock Cycle 738:
 Current CPU Blocking $t1
(sw, 304, 0, 10, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 11/12

Clock Cycle 739:
 Current CPU Blocking $t1
(sw, 304, 0, 11, 12, 111, )(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 12/12
Finished Instruction sw 304 0 on Line 111

Clock Cycle 740:
 Current CPU Blocking $t1
(lw, 2608, $t1, 0, 0, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Started lw 2608 $t1 on Line 112
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 741:
 Current CPU Blocking $t1
(lw, 2608, $t1, 1, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 2/22

Clock Cycle 742:
 Current CPU Blocking $t1
(lw, 2608, $t1, 2, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 3/22

Clock Cycle 743:
 Current CPU Blocking $t1
(lw, 2608, $t1, 3, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 4/22

Clock Cycle 744:
 Current CPU Blocking $t1
(lw, 2608, $t1, 4, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 5/22

Clock Cycle 745:
 Current CPU Blocking $t1
(lw, 2608, $t1, 5, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 6/22

Clock Cycle 746:
 Current CPU Blocking $t1
(lw, 2608, $t1, 6, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 7/22

Clock Cycle 747:
 Current CPU Blocking $t1
(lw, 2608, $t1, 7, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 8/22

Clock Cycle 748:
 Current CPU Blocking $t1
(lw, 2608, $t1, 8, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 9/22

Clock Cycle 749:
 Current CPU Blocking $t1
(lw, 2608, $t1, 9, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 10/22

Clock Cycle 750:
 Current CPU Blocking $t1
(lw, 2608, $t1, 10, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 11/22

Clock Cycle 751:
 Current CPU Blocking $t1
(lw, 2608, $t1, 11, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 12/22

Clock Cycle 752:
 Current CPU Blocking $t1
(lw, 2608, $t1, 12, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 13/22

Clock Cycle 753:
 Current CPU Blocking $t1
(lw, 2608, $t1, 13, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 14/22

Clock Cycle 754:
 Current CPU Blocking $t1
(lw, 2608, $t1, 14, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 15/22

Clock Cycle 755:
 Current CPU Blocking $t1
(lw, 2608, $t1, 15, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 16/22

Clock Cycle 756:
 Current CPU Blocking $t1
(lw, 2608, $t1, 16, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 17/22

Clock Cycle 757:
 Current CPU Blocking $t1
(lw, 2608, $t1, 17, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 18/22

Clock Cycle 758:
 Current CPU Blocking $t1
(lw, 2608, $t1, 18, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 19/22

Clock Cycle 759:
 Current CPU Blocking $t1
(lw, 2608, $t1, 19, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 20/22

Clock Cycle 760:
 Current CPU Blocking $t1
(lw, 2608, $t1, 20, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 21/22

Clock Cycle 761:
 Current CPU Blocking $t1
(lw, 2608, $t1, 21, 22, 112, )(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2608 $t1 on Line 112

Clock Cycle 762:
 Current CPU Blocking $t1
(lw, 2176, $t3, 0, 0, 114, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Started lw 2176 $t3 on Line 114
Completed 1/2
DRAM Request(Read) Issued for lw 3052 $t1 on Line 118

Clock Cycle 763:
 Current CPU Blocking 
(lw, 2176, $t3, 1, 2, 114, )(lw, 3052, $t1, 0, 0, 118, )(sw, 1212, 1168, 0, 0, 115, )(lw, 3308, $t0, 0, 0, 117, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2176 $t3 on Line 114

Clock Cycle 764:
 Current CPU Blocking $t0
(lw, 3052, $t1, 0, 0, 118, )(lw, 3308, $t0, 0, 0, 117, )(sw, 1212, 1168, 0, 0, 115, )
Started lw 3052 $t1 on Line 118
Completed 1/2

Clock Cycle 765:
 Current CPU Blocking $t0
(lw, 3052, $t1, 1, 2, 118, )(lw, 3308, $t0, 0, 0, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3052 $t1 on Line 118

Clock Cycle 766:
 Current CPU Blocking $t0
(lw, 3308, $t0, 0, 0, 117, )(sw, 1212, 1168, 0, 0, 115, )
Started lw 3308 $t0 on Line 117
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 767:
 Current CPU Blocking $t0
(lw, 3308, $t0, 1, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 2/12

Clock Cycle 768:
 Current CPU Blocking $t0
(lw, 3308, $t0, 2, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 3/12

Clock Cycle 769:
 Current CPU Blocking $t0
(lw, 3308, $t0, 3, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 4/12

Clock Cycle 770:
 Current CPU Blocking $t0
(lw, 3308, $t0, 4, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 5/12

Clock Cycle 771:
 Current CPU Blocking $t0
(lw, 3308, $t0, 5, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 6/12

Clock Cycle 772:
 Current CPU Blocking $t0
(lw, 3308, $t0, 6, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 7/12

Clock Cycle 773:
 Current CPU Blocking $t0
(lw, 3308, $t0, 7, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 8/12

Clock Cycle 774:
 Current CPU Blocking $t0
(lw, 3308, $t0, 8, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 9/12

Clock Cycle 775:
 Current CPU Blocking $t0
(lw, 3308, $t0, 9, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 10/12

Clock Cycle 776:
 Current CPU Blocking $t0
(lw, 3308, $t0, 10, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 11/12

Clock Cycle 777:
 Current CPU Blocking $t0
(lw, 3308, $t0, 11, 12, 117, )(sw, 1212, 1168, 0, 0, 115, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3308 $t0 on Line 117

Clock Cycle 778:
 Current CPU Blocking $t0
(sw, 1212, 1168, 0, 0, 115, )
Started sw 1212 1168 on Line 115
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 952 $t0 on Line 119

Clock Cycle 779:
 Current CPU Blocking 
(sw, 1212, 1168, 1, 12, 115, )(lw, 952, $t0, 0, 0, 119, )
Completed 2/12
DRAM Request(Write) Issued for sw 540 28 on Line 120

Clock Cycle 780:
 Current CPU Blocking 
(sw, 1212, 1168, 2, 12, 115, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )
Completed 3/12
DRAM Request(Write) Issued for sw 3976 0 on Line 121

Clock Cycle 781:
 Current CPU Blocking 
(sw, 1212, 1168, 3, 12, 115, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )
Completed 4/12
DRAM Request(Write) Issued for sw 3608 0 on Line 122

Clock Cycle 782:
 Current CPU Blocking 
(sw, 1212, 1168, 4, 12, 115, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 5/12
DRAM Request(Write) Issued for sw 1532 0 on Line 123

Clock Cycle 783:
 Current CPU Blocking 
(sw, 1212, 1168, 5, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 6/12
addi$t3,$t4,2400
$t3 = 2428

Clock Cycle 784:
 Current CPU Blocking 
(sw, 1212, 1168, 6, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 7/12
DRAM Request(Read) Issued for lw 2376 $t4 on Line 125

Clock Cycle 785:
 Current CPU Blocking 
(sw, 1212, 1168, 7, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(lw, 2376, $t4, 0, 0, 125, )
Completed 8/12

Clock Cycle 786:
 Current CPU Blocking $t4
(sw, 1212, 1168, 8, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 9/12

Clock Cycle 787:
 Current CPU Blocking $t4
(sw, 1212, 1168, 9, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 10/12

Clock Cycle 788:
 Current CPU Blocking $t4
(sw, 1212, 1168, 10, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 11/12

Clock Cycle 789:
 Current CPU Blocking $t4
(sw, 1212, 1168, 11, 12, 115, )(sw, 1532, 0, 0, 0, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 12/12
Finished Instruction sw 1212 1168 on Line 115

Clock Cycle 790:
 Current CPU Blocking $t4
(sw, 1532, 0, 0, 0, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Started sw 1532 0 on Line 123
Completed 1/2

Clock Cycle 791:
 Current CPU Blocking $t4
(sw, 1532, 0, 1, 2, 123, )(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 2/2
Finished Instruction sw 1532 0 on Line 123

Clock Cycle 792:
 Current CPU Blocking $t4
(lw, 2376, $t4, 0, 0, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Started lw 2376 $t4 on Line 125
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 793:
 Current CPU Blocking $t4
(lw, 2376, $t4, 1, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 2/22

Clock Cycle 794:
 Current CPU Blocking $t4
(lw, 2376, $t4, 2, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 3/22

Clock Cycle 795:
 Current CPU Blocking $t4
(lw, 2376, $t4, 3, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 4/22

Clock Cycle 796:
 Current CPU Blocking $t4
(lw, 2376, $t4, 4, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 5/22

Clock Cycle 797:
 Current CPU Blocking $t4
(lw, 2376, $t4, 5, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 6/22

Clock Cycle 798:
 Current CPU Blocking $t4
(lw, 2376, $t4, 6, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 7/22

Clock Cycle 799:
 Current CPU Blocking $t4
(lw, 2376, $t4, 7, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 8/22

Clock Cycle 800:
 Current CPU Blocking $t4
(lw, 2376, $t4, 8, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 9/22

Clock Cycle 801:
 Current CPU Blocking $t4
(lw, 2376, $t4, 9, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 10/22
Memory at 1212 = 1168

Clock Cycle 802:
 Current CPU Blocking $t4
(lw, 2376, $t4, 10, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 11/22

Clock Cycle 803:
 Current CPU Blocking $t4
(lw, 2376, $t4, 11, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 12/22

Clock Cycle 804:
 Current CPU Blocking $t4
(lw, 2376, $t4, 12, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 13/22

Clock Cycle 805:
 Current CPU Blocking $t4
(lw, 2376, $t4, 13, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 14/22

Clock Cycle 806:
 Current CPU Blocking $t4
(lw, 2376, $t4, 14, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 15/22

Clock Cycle 807:
 Current CPU Blocking $t4
(lw, 2376, $t4, 15, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 16/22

Clock Cycle 808:
 Current CPU Blocking $t4
(lw, 2376, $t4, 16, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 17/22

Clock Cycle 809:
 Current CPU Blocking $t4
(lw, 2376, $t4, 17, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 18/22

Clock Cycle 810:
 Current CPU Blocking $t4
(lw, 2376, $t4, 18, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 19/22

Clock Cycle 811:
 Current CPU Blocking $t4
(lw, 2376, $t4, 19, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 20/22

Clock Cycle 812:
 Current CPU Blocking $t4
(lw, 2376, $t4, 20, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 21/22

Clock Cycle 813:
 Current CPU Blocking $t4
(lw, 2376, $t4, 21, 22, 125, )(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2376 $t4 on Line 125

Clock Cycle 814:
 Current CPU Blocking $t4
(lw, 952, $t0, 0, 0, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )
Started lw 952 $t0 on Line 119
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3336 0 on Line 126

Clock Cycle 815:
 Current CPU Blocking 
(lw, 952, $t0, 1, 12, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 2/12
addi$t1,$t2,896
$t1 = 14552

Clock Cycle 816:
 Current CPU Blocking 
(lw, 952, $t0, 2, 12, 119, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 3/12
DRAM Request(Read) Issued for lw 60 $t1 on Line 128

Clock Cycle 817:
 Current CPU Blocking 
(lw, 952, $t0, 3, 12, 119, )(sw, 540, 28, 0, 0, 120, )(lw, 60, $t1, 0, 0, 128, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 4/12

Clock Cycle 818:
 Current CPU Blocking $t1
(lw, 952, $t0, 4, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 5/12

Clock Cycle 819:
 Current CPU Blocking $t1
(lw, 952, $t0, 5, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 6/12

Clock Cycle 820:
 Current CPU Blocking $t1
(lw, 952, $t0, 6, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 7/12

Clock Cycle 821:
 Current CPU Blocking $t1
(lw, 952, $t0, 7, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 8/12

Clock Cycle 822:
 Current CPU Blocking $t1
(lw, 952, $t0, 8, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 9/12

Clock Cycle 823:
 Current CPU Blocking $t1
(lw, 952, $t0, 9, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 10/12

Clock Cycle 824:
 Current CPU Blocking $t1
(lw, 952, $t0, 10, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 11/12

Clock Cycle 825:
 Current CPU Blocking $t1
(lw, 952, $t0, 11, 12, 119, )(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 12/12
$t0 = 0
Finished Instruction lw 952 $t0 on Line 119

Clock Cycle 826:
 Current CPU Blocking $t1
(lw, 60, $t1, 0, 0, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Started lw 60 $t1 on Line 128
Completed 1/2

Clock Cycle 827:
 Current CPU Blocking $t1
(lw, 60, $t1, 1, 2, 128, )(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 2/2
$t1 = 0
Finished Instruction lw 60 $t1 on Line 128

Clock Cycle 828:
 Current CPU Blocking $t1
(sw, 540, 28, 0, 0, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Started sw 540 28 on Line 120
Completed 1/2
addi$t3,$t1,3304
$t3 = 3304

Clock Cycle 829:
 Current CPU Blocking 
(sw, 540, 28, 1, 2, 120, )(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )
Completed 2/2
Finished Instruction sw 540 28 on Line 120
DRAM Request(Write) Issued for sw 3236 0 on Line 130

Clock Cycle 830:
 Current CPU Blocking 
(sw, 3976, 0, 0, 0, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )
Started sw 3976 0 on Line 121
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 84 0 on Line 131

Clock Cycle 831:
 Current CPU Blocking 
(sw, 3976, 0, 1, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(sw, 84, 0, 0, 0, 131, )
Completed 2/22
addi$t1,$t3,436
$t1 = 3740

Clock Cycle 832:
 Current CPU Blocking 
(sw, 3976, 0, 2, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(sw, 84, 0, 0, 0, 131, )
Completed 3/22
DRAM Request(Read) Issued for lw 2616 $t1 on Line 133

Clock Cycle 833:
 Current CPU Blocking 
(sw, 3976, 0, 3, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 4/22
DRAM Request(Read) Issued for lw 1040 $t2 on Line 134

Clock Cycle 834:
 Current CPU Blocking 
(sw, 3976, 0, 4, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )(lw, 1040, $t2, 0, 0, 134, )
Completed 5/22

Clock Cycle 835:
 Current CPU Blocking $t2
(sw, 3976, 0, 5, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 6/22

Clock Cycle 836:
 Current CPU Blocking $t2
(sw, 3976, 0, 6, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 7/22

Clock Cycle 837:
 Current CPU Blocking $t2
(sw, 3976, 0, 7, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 8/22

Clock Cycle 838:
 Current CPU Blocking $t2
(sw, 3976, 0, 8, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 9/22

Clock Cycle 839:
 Current CPU Blocking $t2
(sw, 3976, 0, 9, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 10/22
Memory at 540 = 28

Clock Cycle 840:
 Current CPU Blocking $t2
(sw, 3976, 0, 10, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 11/22

Clock Cycle 841:
 Current CPU Blocking $t2
(sw, 3976, 0, 11, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 12/22

Clock Cycle 842:
 Current CPU Blocking $t2
(sw, 3976, 0, 12, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 13/22

Clock Cycle 843:
 Current CPU Blocking $t2
(sw, 3976, 0, 13, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 14/22

Clock Cycle 844:
 Current CPU Blocking $t2
(sw, 3976, 0, 14, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 15/22

Clock Cycle 845:
 Current CPU Blocking $t2
(sw, 3976, 0, 15, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 16/22

Clock Cycle 846:
 Current CPU Blocking $t2
(sw, 3976, 0, 16, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 17/22

Clock Cycle 847:
 Current CPU Blocking $t2
(sw, 3976, 0, 17, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 18/22

Clock Cycle 848:
 Current CPU Blocking $t2
(sw, 3976, 0, 18, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 19/22

Clock Cycle 849:
 Current CPU Blocking $t2
(sw, 3976, 0, 19, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 20/22

Clock Cycle 850:
 Current CPU Blocking $t2
(sw, 3976, 0, 20, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 21/22

Clock Cycle 851:
 Current CPU Blocking $t2
(sw, 3976, 0, 21, 22, 121, )(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 22/22
Finished Instruction sw 3976 0 on Line 121

Clock Cycle 852:
 Current CPU Blocking $t2
(sw, 3608, 0, 0, 0, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Started sw 3608 0 on Line 122
Completed 1/2

Clock Cycle 853:
 Current CPU Blocking $t2
(sw, 3608, 0, 1, 2, 122, )(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 2/2
Finished Instruction sw 3608 0 on Line 122

Clock Cycle 854:
 Current CPU Blocking $t2
(sw, 3336, 0, 0, 0, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Started sw 3336 0 on Line 126
Completed 1/2

Clock Cycle 855:
 Current CPU Blocking $t2
(sw, 3336, 0, 1, 2, 126, )(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 2/2
Finished Instruction sw 3336 0 on Line 126

Clock Cycle 856:
 Current CPU Blocking $t2
(sw, 3236, 0, 0, 0, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Started sw 3236 0 on Line 130
Completed 1/2

Clock Cycle 857:
 Current CPU Blocking $t2
(sw, 3236, 0, 1, 2, 130, )(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 2/2
Finished Instruction sw 3236 0 on Line 130

Clock Cycle 858:
 Current CPU Blocking $t2
(lw, 1040, $t2, 0, 0, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Started lw 1040 $t2 on Line 134
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 859:
 Current CPU Blocking $t2
(lw, 1040, $t2, 1, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 2/22

Clock Cycle 860:
 Current CPU Blocking $t2
(lw, 1040, $t2, 2, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 3/22

Clock Cycle 861:
 Current CPU Blocking $t2
(lw, 1040, $t2, 3, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 4/22

Clock Cycle 862:
 Current CPU Blocking $t2
(lw, 1040, $t2, 4, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 5/22

Clock Cycle 863:
 Current CPU Blocking $t2
(lw, 1040, $t2, 5, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 6/22

Clock Cycle 864:
 Current CPU Blocking $t2
(lw, 1040, $t2, 6, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 7/22

Clock Cycle 865:
 Current CPU Blocking $t2
(lw, 1040, $t2, 7, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 8/22

Clock Cycle 866:
 Current CPU Blocking $t2
(lw, 1040, $t2, 8, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 9/22

Clock Cycle 867:
 Current CPU Blocking $t2
(lw, 1040, $t2, 9, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 10/22

Clock Cycle 868:
 Current CPU Blocking $t2
(lw, 1040, $t2, 10, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 11/22

Clock Cycle 869:
 Current CPU Blocking $t2
(lw, 1040, $t2, 11, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 12/22

Clock Cycle 870:
 Current CPU Blocking $t2
(lw, 1040, $t2, 12, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 13/22

Clock Cycle 871:
 Current CPU Blocking $t2
(lw, 1040, $t2, 13, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 14/22

Clock Cycle 872:
 Current CPU Blocking $t2
(lw, 1040, $t2, 14, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 15/22

Clock Cycle 873:
 Current CPU Blocking $t2
(lw, 1040, $t2, 15, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 16/22

Clock Cycle 874:
 Current CPU Blocking $t2
(lw, 1040, $t2, 16, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 17/22

Clock Cycle 875:
 Current CPU Blocking $t2
(lw, 1040, $t2, 17, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 18/22

Clock Cycle 876:
 Current CPU Blocking $t2
(lw, 1040, $t2, 18, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 19/22

Clock Cycle 877:
 Current CPU Blocking $t2
(lw, 1040, $t2, 19, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 20/22

Clock Cycle 878:
 Current CPU Blocking $t2
(lw, 1040, $t2, 20, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 21/22

Clock Cycle 879:
 Current CPU Blocking $t2
(lw, 1040, $t2, 21, 22, 134, )(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1040 $t2 on Line 134

Clock Cycle 880:
 Current CPU Blocking $t2
(sw, 84, 0, 0, 0, 131, )(lw, 2616, $t1, 0, 0, 133, )
Started sw 84 0 on Line 131
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3348 $t2 on Line 135

Clock Cycle 881:
 Current CPU Blocking 
(sw, 84, 0, 1, 12, 131, )(lw, 2616, $t1, 0, 0, 133, )(lw, 3348, $t2, 0, 0, 135, )
Completed 2/12

Clock Cycle 882:
 Current CPU Blocking $t2
(sw, 84, 0, 2, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 3/12

Clock Cycle 883:
 Current CPU Blocking $t2
(sw, 84, 0, 3, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 4/12

Clock Cycle 884:
 Current CPU Blocking $t2
(sw, 84, 0, 4, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 5/12

Clock Cycle 885:
 Current CPU Blocking $t2
(sw, 84, 0, 5, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 6/12

Clock Cycle 886:
 Current CPU Blocking $t2
(sw, 84, 0, 6, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 7/12

Clock Cycle 887:
 Current CPU Blocking $t2
(sw, 84, 0, 7, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 8/12

Clock Cycle 888:
 Current CPU Blocking $t2
(sw, 84, 0, 8, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 9/12

Clock Cycle 889:
 Current CPU Blocking $t2
(sw, 84, 0, 9, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 10/12

Clock Cycle 890:
 Current CPU Blocking $t2
(sw, 84, 0, 10, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 11/12

Clock Cycle 891:
 Current CPU Blocking $t2
(sw, 84, 0, 11, 12, 131, )(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 12/12
Finished Instruction sw 84 0 on Line 131

Clock Cycle 892:
 Current CPU Blocking $t2
(lw, 3348, $t2, 0, 0, 135, )(lw, 2616, $t1, 0, 0, 133, )
Started lw 3348 $t2 on Line 135
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 893:
 Current CPU Blocking $t2
(lw, 3348, $t2, 1, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 2/22

Clock Cycle 894:
 Current CPU Blocking $t2
(lw, 3348, $t2, 2, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 3/22

Clock Cycle 895:
 Current CPU Blocking $t2
(lw, 3348, $t2, 3, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 4/22

Clock Cycle 896:
 Current CPU Blocking $t2
(lw, 3348, $t2, 4, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 5/22

Clock Cycle 897:
 Current CPU Blocking $t2
(lw, 3348, $t2, 5, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 6/22

Clock Cycle 898:
 Current CPU Blocking $t2
(lw, 3348, $t2, 6, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 7/22

Clock Cycle 899:
 Current CPU Blocking $t2
(lw, 3348, $t2, 7, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 8/22

Clock Cycle 900:
 Current CPU Blocking $t2
(lw, 3348, $t2, 8, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 9/22

Clock Cycle 901:
 Current CPU Blocking $t2
(lw, 3348, $t2, 9, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 10/22

Clock Cycle 902:
 Current CPU Blocking $t2
(lw, 3348, $t2, 10, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 11/22

Clock Cycle 903:
 Current CPU Blocking $t2
(lw, 3348, $t2, 11, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 12/22

Clock Cycle 904:
 Current CPU Blocking $t2
(lw, 3348, $t2, 12, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 13/22

Clock Cycle 905:
 Current CPU Blocking $t2
(lw, 3348, $t2, 13, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 14/22

Clock Cycle 906:
 Current CPU Blocking $t2
(lw, 3348, $t2, 14, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 15/22

Clock Cycle 907:
 Current CPU Blocking $t2
(lw, 3348, $t2, 15, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 16/22

Clock Cycle 908:
 Current CPU Blocking $t2
(lw, 3348, $t2, 16, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 17/22

Clock Cycle 909:
 Current CPU Blocking $t2
(lw, 3348, $t2, 17, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 18/22

Clock Cycle 910:
 Current CPU Blocking $t2
(lw, 3348, $t2, 18, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 19/22

Clock Cycle 911:
 Current CPU Blocking $t2
(lw, 3348, $t2, 19, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 20/22

Clock Cycle 912:
 Current CPU Blocking $t2
(lw, 3348, $t2, 20, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 21/22

Clock Cycle 913:
 Current CPU Blocking $t2
(lw, 3348, $t2, 21, 22, 135, )(lw, 2616, $t1, 0, 0, 133, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3348 $t2 on Line 135

Clock Cycle 914:
 Current CPU Blocking $t2
(lw, 2616, $t1, 0, 0, 133, )
Started lw 2616 $t1 on Line 133
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2392 0 on Line 136

Clock Cycle 915:
 Current CPU Blocking 
(lw, 2616, $t1, 1, 12, 133, )(sw, 2392, 0, 0, 0, 136, )
Completed 2/12
DRAM Request(Write) Issued for sw 748 3304 on Line 137

Clock Cycle 916:
 Current CPU Blocking 
(lw, 2616, $t1, 2, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(sw, 748, 3304, 0, 0, 137, )
Completed 3/12
DRAM Request(Read) Issued for lw 2324 $t3 on Line 138

Clock Cycle 917:
 Current CPU Blocking 
(lw, 2616, $t1, 3, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 4/12

Clock Cycle 918:
 Current CPU Blocking $t1
(lw, 2616, $t1, 4, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 5/12

Clock Cycle 919:
 Current CPU Blocking $t1
(lw, 2616, $t1, 5, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 6/12

Clock Cycle 920:
 Current CPU Blocking $t1
(lw, 2616, $t1, 6, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 7/12

Clock Cycle 921:
 Current CPU Blocking $t1
(lw, 2616, $t1, 7, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 8/12

Clock Cycle 922:
 Current CPU Blocking $t1
(lw, 2616, $t1, 8, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 9/12

Clock Cycle 923:
 Current CPU Blocking $t1
(lw, 2616, $t1, 9, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 10/12

Clock Cycle 924:
 Current CPU Blocking $t1
(lw, 2616, $t1, 10, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 11/12

Clock Cycle 925:
 Current CPU Blocking $t1
(lw, 2616, $t1, 11, 12, 133, )(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2616 $t1 on Line 133

Clock Cycle 926:
 Current CPU Blocking $t1
(sw, 2392, 0, 0, 0, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Started sw 2392 0 on Line 136
Completed 1/2
addi$t1,$t0,664
$t1 = 664

Clock Cycle 927:
 Current CPU Blocking 
(sw, 2392, 0, 1, 2, 136, )(lw, 2324, $t3, 0, 0, 138, )(sw, 748, 3304, 0, 0, 137, )
Completed 2/2
Finished Instruction sw 2392 0 on Line 136
DRAM Request(Read) Issued for lw 3004 $t0 on Line 140

Clock Cycle 928:
 Current CPU Blocking 
(lw, 2324, $t3, 0, 0, 138, )(lw, 3004, $t0, 0, 0, 140, )(sw, 748, 3304, 0, 0, 137, )
Started lw 2324 $t3 on Line 138
Completed 1/2
DRAM Request(Read) Issued for lw 1616 $t4 on Line 141

Clock Cycle 929:
 Current CPU Blocking 
(lw, 2324, $t3, 1, 2, 138, )(lw, 3004, $t0, 0, 0, 140, )(sw, 748, 3304, 0, 0, 137, )(lw, 1616, $t4, 0, 0, 141, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2324 $t3 on Line 138
DRAM Request(Write) Issued for sw 2496 664 on Line 142

Clock Cycle 930:
 Current CPU Blocking 
(lw, 3004, $t0, 0, 0, 140, )(sw, 2496, 664, 0, 0, 142, )(sw, 748, 3304, 0, 0, 137, )(lw, 1616, $t4, 0, 0, 141, )
Started lw 3004 $t0 on Line 140
Completed 1/2
addi$t1,$t1,760
$t1 = 1424

Clock Cycle 931:
 Current CPU Blocking 
(lw, 3004, $t0, 1, 2, 140, )(sw, 2496, 664, 0, 0, 142, )(sw, 748, 3304, 0, 0, 137, )(lw, 1616, $t4, 0, 0, 141, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3004 $t0 on Line 140

Clock Cycle 932:
 Current CPU Blocking $t4
(sw, 2496, 664, 0, 0, 142, )(lw, 1616, $t4, 0, 0, 141, )(sw, 748, 3304, 0, 0, 137, )
Started sw 2496 664 on Line 142
Completed 1/2

Clock Cycle 933:
 Current CPU Blocking $t4
(sw, 2496, 664, 1, 2, 142, )(lw, 1616, $t4, 0, 0, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 2/2
Finished Instruction sw 2496 664 on Line 142

Clock Cycle 934:
 Current CPU Blocking $t4
(lw, 1616, $t4, 0, 0, 141, )(sw, 748, 3304, 0, 0, 137, )
Started lw 1616 $t4 on Line 141
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 935:
 Current CPU Blocking $t4
(lw, 1616, $t4, 1, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 2/22

Clock Cycle 936:
 Current CPU Blocking $t4
(lw, 1616, $t4, 2, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 3/22

Clock Cycle 937:
 Current CPU Blocking $t4
(lw, 1616, $t4, 3, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 4/22

Clock Cycle 938:
 Current CPU Blocking $t4
(lw, 1616, $t4, 4, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 5/22

Clock Cycle 939:
 Current CPU Blocking $t4
(lw, 1616, $t4, 5, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 6/22

Clock Cycle 940:
 Current CPU Blocking $t4
(lw, 1616, $t4, 6, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 7/22

Clock Cycle 941:
 Current CPU Blocking $t4
(lw, 1616, $t4, 7, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 8/22

Clock Cycle 942:
 Current CPU Blocking $t4
(lw, 1616, $t4, 8, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 9/22

Clock Cycle 943:
 Current CPU Blocking $t4
(lw, 1616, $t4, 9, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 10/22
Memory at 2496 = 664

Clock Cycle 944:
 Current CPU Blocking $t4
(lw, 1616, $t4, 10, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 11/22

Clock Cycle 945:
 Current CPU Blocking $t4
(lw, 1616, $t4, 11, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 12/22

Clock Cycle 946:
 Current CPU Blocking $t4
(lw, 1616, $t4, 12, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 13/22

Clock Cycle 947:
 Current CPU Blocking $t4
(lw, 1616, $t4, 13, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 14/22

Clock Cycle 948:
 Current CPU Blocking $t4
(lw, 1616, $t4, 14, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 15/22

Clock Cycle 949:
 Current CPU Blocking $t4
(lw, 1616, $t4, 15, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 16/22

Clock Cycle 950:
 Current CPU Blocking $t4
(lw, 1616, $t4, 16, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 17/22

Clock Cycle 951:
 Current CPU Blocking $t4
(lw, 1616, $t4, 17, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 18/22

Clock Cycle 952:
 Current CPU Blocking $t4
(lw, 1616, $t4, 18, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 19/22

Clock Cycle 953:
 Current CPU Blocking $t4
(lw, 1616, $t4, 19, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 20/22

Clock Cycle 954:
 Current CPU Blocking $t4
(lw, 1616, $t4, 20, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 21/22

Clock Cycle 955:
 Current CPU Blocking $t4
(lw, 1616, $t4, 21, 22, 141, )(sw, 748, 3304, 0, 0, 137, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1616 $t4 on Line 141

Clock Cycle 956:
 Current CPU Blocking $t4
(sw, 748, 3304, 0, 0, 137, )
Started sw 748 3304 on Line 137
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t4,2880
$t3 = 2880

Clock Cycle 957:
 Current CPU Blocking 
(sw, 748, 3304, 1, 12, 137, )
Completed 2/12
addi$t1,$t1,1748
$t1 = 3172

Clock Cycle 958:
 Current CPU Blocking 
(sw, 748, 3304, 2, 12, 137, )
Completed 3/12
DRAM Request(Write) Issued for sw 1456 3172 on Line 146

Clock Cycle 959:
 Current CPU Blocking 
(sw, 748, 3304, 3, 12, 137, )(sw, 1456, 3172, 0, 0, 146, )
Completed 4/12
DRAM Request(Read) Issued for lw 1112 $t3 on Line 147

Clock Cycle 960:
 Current CPU Blocking 
(sw, 748, 3304, 4, 12, 137, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 5/12
DRAM Request(Write) Issued for sw 344 3172 on Line 148

Clock Cycle 961:
 Current CPU Blocking 
(sw, 748, 3304, 5, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 6/12

Clock Cycle 962:
 Current CPU Blocking $t3
(sw, 748, 3304, 6, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 7/12

Clock Cycle 963:
 Current CPU Blocking $t3
(sw, 748, 3304, 7, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 8/12

Clock Cycle 964:
 Current CPU Blocking $t3
(sw, 748, 3304, 8, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 9/12

Clock Cycle 965:
 Current CPU Blocking $t3
(sw, 748, 3304, 9, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 10/12

Clock Cycle 966:
 Current CPU Blocking $t3
(sw, 748, 3304, 10, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 11/12

Clock Cycle 967:
 Current CPU Blocking $t3
(sw, 748, 3304, 11, 12, 137, )(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 12/12
Finished Instruction sw 748 3304 on Line 137

Clock Cycle 968:
 Current CPU Blocking $t3
(sw, 344, 3172, 0, 0, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Started sw 344 3172 on Line 148
Completed 1/2

Clock Cycle 969:
 Current CPU Blocking $t3
(sw, 344, 3172, 1, 2, 148, )(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 2/2
Finished Instruction sw 344 3172 on Line 148

Clock Cycle 970:
 Current CPU Blocking $t3
(sw, 1456, 3172, 0, 0, 146, )(lw, 1112, $t3, 0, 0, 147, )
Started sw 1456 3172 on Line 146
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 971:
 Current CPU Blocking $t3
(sw, 1456, 3172, 1, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 2/22

Clock Cycle 972:
 Current CPU Blocking $t3
(sw, 1456, 3172, 2, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 3/22

Clock Cycle 973:
 Current CPU Blocking $t3
(sw, 1456, 3172, 3, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 4/22

Clock Cycle 974:
 Current CPU Blocking $t3
(sw, 1456, 3172, 4, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 5/22

Clock Cycle 975:
 Current CPU Blocking $t3
(sw, 1456, 3172, 5, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 6/22

Clock Cycle 976:
 Current CPU Blocking $t3
(sw, 1456, 3172, 6, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 7/22

Clock Cycle 977:
 Current CPU Blocking $t3
(sw, 1456, 3172, 7, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 8/22

Clock Cycle 978:
 Current CPU Blocking $t3
(sw, 1456, 3172, 8, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 9/22

Clock Cycle 979:
 Current CPU Blocking $t3
(sw, 1456, 3172, 9, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 10/22
Memory at 344 = 3172
Memory at 748 = 3304

Clock Cycle 980:
 Current CPU Blocking $t3
(sw, 1456, 3172, 10, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 11/22

Clock Cycle 981:
 Current CPU Blocking $t3
(sw, 1456, 3172, 11, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 12/22

Clock Cycle 982:
 Current CPU Blocking $t3
(sw, 1456, 3172, 12, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 13/22

Clock Cycle 983:
 Current CPU Blocking $t3
(sw, 1456, 3172, 13, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 14/22

Clock Cycle 984:
 Current CPU Blocking $t3
(sw, 1456, 3172, 14, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 15/22

Clock Cycle 985:
 Current CPU Blocking $t3
(sw, 1456, 3172, 15, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 16/22

Clock Cycle 986:
 Current CPU Blocking $t3
(sw, 1456, 3172, 16, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 17/22

Clock Cycle 987:
 Current CPU Blocking $t3
(sw, 1456, 3172, 17, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 18/22

Clock Cycle 988:
 Current CPU Blocking $t3
(sw, 1456, 3172, 18, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 19/22

Clock Cycle 989:
 Current CPU Blocking $t3
(sw, 1456, 3172, 19, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 20/22

Clock Cycle 990:
 Current CPU Blocking $t3
(sw, 1456, 3172, 20, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 21/22

Clock Cycle 991:
 Current CPU Blocking $t3
(sw, 1456, 3172, 21, 22, 146, )(lw, 1112, $t3, 0, 0, 147, )
Completed 22/22
Finished Instruction sw 1456 3172 on Line 146

Clock Cycle 992:
 Current CPU Blocking $t3
(lw, 1112, $t3, 0, 0, 147, )
Started lw 1112 $t3 on Line 147
Completed 1/2

Clock Cycle 993:
 Current CPU Blocking $t3
(lw, 1112, $t3, 1, 2, 147, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1112 $t3 on Line 147

Clock Cycle 994:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 16 0 on Line 149

Clock Cycle 995:
 Current CPU Blocking 
(sw, 16, 0, 0, 0, 149, )
Started sw 16 0 on Line 149
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t3,2076
$t0 = 2076

Clock Cycle 996:
 Current CPU Blocking 
(sw, 16, 0, 1, 22, 149, )
Completed 2/22
DRAM Request(Write) Issued for sw 3864 0 on Line 151

Clock Cycle 997:
 Current CPU Blocking 
(sw, 16, 0, 2, 22, 149, )(sw, 3864, 0, 0, 0, 151, )
Completed 3/22
addi$t3,$t3,1996
$t3 = 1996

Clock Cycle 998:
 Current CPU Blocking 
(sw, 16, 0, 3, 22, 149, )(sw, 3864, 0, 0, 0, 151, )
Completed 4/22
DRAM Request(Write) Issued for sw 3472 0 on Line 153

Clock Cycle 999:
 Current CPU Blocking 
(sw, 16, 0, 4, 22, 149, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )
Completed 5/22
DRAM Request(Write) Issued for sw 2696 0 on Line 154

Clock Cycle 1000:
 Current CPU Blocking 
(sw, 16, 0, 5, 22, 149, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )
Completed 6/22
addi$t0,$t1,236
$t0 = 3408

Clock Cycle 1001:
 Current CPU Blocking 
(sw, 16, 0, 6, 22, 149, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )
Completed 7/22
DRAM Request(Write) Issued for sw 2068 0 on Line 156

Clock Cycle 1002:
 Current CPU Blocking 
(sw, 16, 0, 7, 22, 149, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 8/22
DRAM Request(Write) Issued for sw 648 0 on Line 157

Clock Cycle 1003:
 Current CPU Blocking 
(sw, 16, 0, 8, 22, 149, )(sw, 648, 0, 0, 0, 157, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 9/22
addi$t4,$t2,2920
$t4 = 2920

Clock Cycle 1004:
 Current CPU Blocking 
(sw, 16, 0, 9, 22, 149, )(sw, 648, 0, 0, 0, 157, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 10/22
Memory at 1456 = 3172
addi$t1,$t1,988
$t1 = 4160

Clock Cycle 1005:
 Current CPU Blocking 
(sw, 16, 0, 10, 22, 149, )(sw, 648, 0, 0, 0, 157, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 11/22
DRAM Request(Read) Issued for lw 1648 $t2 on Line 160

Clock Cycle 1006:
 Current CPU Blocking 
(sw, 16, 0, 11, 22, 149, )(sw, 648, 0, 0, 0, 157, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 1648, $t2, 0, 0, 160, )
Completed 12/22

Clock Cycle 1007:
 Current CPU Blocking $t2
(sw, 16, 0, 12, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 13/22

Clock Cycle 1008:
 Current CPU Blocking $t2
(sw, 16, 0, 13, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 14/22

Clock Cycle 1009:
 Current CPU Blocking $t2
(sw, 16, 0, 14, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 15/22

Clock Cycle 1010:
 Current CPU Blocking $t2
(sw, 16, 0, 15, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 16/22

Clock Cycle 1011:
 Current CPU Blocking $t2
(sw, 16, 0, 16, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 17/22

Clock Cycle 1012:
 Current CPU Blocking $t2
(sw, 16, 0, 17, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 18/22

Clock Cycle 1013:
 Current CPU Blocking $t2
(sw, 16, 0, 18, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 19/22

Clock Cycle 1014:
 Current CPU Blocking $t2
(sw, 16, 0, 19, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 20/22

Clock Cycle 1015:
 Current CPU Blocking $t2
(sw, 16, 0, 20, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 21/22

Clock Cycle 1016:
 Current CPU Blocking $t2
(sw, 16, 0, 21, 22, 149, )(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 22/22
Finished Instruction sw 16 0 on Line 149

Clock Cycle 1017:
 Current CPU Blocking $t2
(sw, 648, 0, 0, 0, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started sw 648 0 on Line 157
Completed 1/2

Clock Cycle 1018:
 Current CPU Blocking $t2
(sw, 648, 0, 1, 2, 157, )(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/2
Finished Instruction sw 648 0 on Line 157

Clock Cycle 1019:
 Current CPU Blocking $t2
(lw, 1648, $t2, 0, 0, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started lw 1648 $t2 on Line 160
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1020:
 Current CPU Blocking $t2
(lw, 1648, $t2, 1, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/22

Clock Cycle 1021:
 Current CPU Blocking $t2
(lw, 1648, $t2, 2, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 3/22

Clock Cycle 1022:
 Current CPU Blocking $t2
(lw, 1648, $t2, 3, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 4/22

Clock Cycle 1023:
 Current CPU Blocking $t2
(lw, 1648, $t2, 4, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 5/22

Clock Cycle 1024:
 Current CPU Blocking $t2
(lw, 1648, $t2, 5, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 6/22

Clock Cycle 1025:
 Current CPU Blocking $t2
(lw, 1648, $t2, 6, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 7/22

Clock Cycle 1026:
 Current CPU Blocking $t2
(lw, 1648, $t2, 7, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 8/22

Clock Cycle 1027:
 Current CPU Blocking $t2
(lw, 1648, $t2, 8, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 9/22

Clock Cycle 1028:
 Current CPU Blocking $t2
(lw, 1648, $t2, 9, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 10/22

Clock Cycle 1029:
 Current CPU Blocking $t2
(lw, 1648, $t2, 10, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 11/22

Clock Cycle 1030:
 Current CPU Blocking $t2
(lw, 1648, $t2, 11, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 12/22

Clock Cycle 1031:
 Current CPU Blocking $t2
(lw, 1648, $t2, 12, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 13/22

Clock Cycle 1032:
 Current CPU Blocking $t2
(lw, 1648, $t2, 13, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 14/22

Clock Cycle 1033:
 Current CPU Blocking $t2
(lw, 1648, $t2, 14, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 15/22

Clock Cycle 1034:
 Current CPU Blocking $t2
(lw, 1648, $t2, 15, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 16/22

Clock Cycle 1035:
 Current CPU Blocking $t2
(lw, 1648, $t2, 16, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 17/22

Clock Cycle 1036:
 Current CPU Blocking $t2
(lw, 1648, $t2, 17, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 18/22

Clock Cycle 1037:
 Current CPU Blocking $t2
(lw, 1648, $t2, 18, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 19/22

Clock Cycle 1038:
 Current CPU Blocking $t2
(lw, 1648, $t2, 19, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 20/22

Clock Cycle 1039:
 Current CPU Blocking $t2
(lw, 1648, $t2, 20, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 21/22

Clock Cycle 1040:
 Current CPU Blocking $t2
(lw, 1648, $t2, 21, 22, 160, )(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1648 $t2 on Line 160

Clock Cycle 1041:
 Current CPU Blocking $t2
(sw, 3864, 0, 0, 0, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started sw 3864 0 on Line 151
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t3,2212
$t2 = 4208

Clock Cycle 1042:
 Current CPU Blocking 
(sw, 3864, 0, 1, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/12
DRAM Request(Read) Issued for lw 56 $t1 on Line 162

Clock Cycle 1043:
 Current CPU Blocking 
(sw, 3864, 0, 2, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 56, $t1, 0, 0, 162, )
Completed 3/12

Clock Cycle 1044:
 Current CPU Blocking $t1
(sw, 3864, 0, 3, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 4/12

Clock Cycle 1045:
 Current CPU Blocking $t1
(sw, 3864, 0, 4, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 5/12

Clock Cycle 1046:
 Current CPU Blocking $t1
(sw, 3864, 0, 5, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 6/12

Clock Cycle 1047:
 Current CPU Blocking $t1
(sw, 3864, 0, 6, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 7/12

Clock Cycle 1048:
 Current CPU Blocking $t1
(sw, 3864, 0, 7, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 8/12

Clock Cycle 1049:
 Current CPU Blocking $t1
(sw, 3864, 0, 8, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 9/12

Clock Cycle 1050:
 Current CPU Blocking $t1
(sw, 3864, 0, 9, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 10/12

Clock Cycle 1051:
 Current CPU Blocking $t1
(sw, 3864, 0, 10, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 11/12

Clock Cycle 1052:
 Current CPU Blocking $t1
(sw, 3864, 0, 11, 12, 151, )(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 12/12
Finished Instruction sw 3864 0 on Line 151

Clock Cycle 1053:
 Current CPU Blocking $t1
(sw, 3472, 0, 0, 0, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started sw 3472 0 on Line 153
Completed 1/2

Clock Cycle 1054:
 Current CPU Blocking $t1
(sw, 3472, 0, 1, 2, 153, )(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/2
Finished Instruction sw 3472 0 on Line 153

Clock Cycle 1055:
 Current CPU Blocking $t1
(lw, 56, $t1, 0, 0, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started lw 56 $t1 on Line 162
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1056:
 Current CPU Blocking $t1
(lw, 56, $t1, 1, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/22

Clock Cycle 1057:
 Current CPU Blocking $t1
(lw, 56, $t1, 2, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 3/22

Clock Cycle 1058:
 Current CPU Blocking $t1
(lw, 56, $t1, 3, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 4/22

Clock Cycle 1059:
 Current CPU Blocking $t1
(lw, 56, $t1, 4, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 5/22

Clock Cycle 1060:
 Current CPU Blocking $t1
(lw, 56, $t1, 5, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 6/22

Clock Cycle 1061:
 Current CPU Blocking $t1
(lw, 56, $t1, 6, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 7/22

Clock Cycle 1062:
 Current CPU Blocking $t1
(lw, 56, $t1, 7, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 8/22

Clock Cycle 1063:
 Current CPU Blocking $t1
(lw, 56, $t1, 8, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 9/22

Clock Cycle 1064:
 Current CPU Blocking $t1
(lw, 56, $t1, 9, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 10/22

Clock Cycle 1065:
 Current CPU Blocking $t1
(lw, 56, $t1, 10, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 11/22

Clock Cycle 1066:
 Current CPU Blocking $t1
(lw, 56, $t1, 11, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 12/22

Clock Cycle 1067:
 Current CPU Blocking $t1
(lw, 56, $t1, 12, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 13/22

Clock Cycle 1068:
 Current CPU Blocking $t1
(lw, 56, $t1, 13, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 14/22

Clock Cycle 1069:
 Current CPU Blocking $t1
(lw, 56, $t1, 14, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 15/22

Clock Cycle 1070:
 Current CPU Blocking $t1
(lw, 56, $t1, 15, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 16/22

Clock Cycle 1071:
 Current CPU Blocking $t1
(lw, 56, $t1, 16, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 17/22

Clock Cycle 1072:
 Current CPU Blocking $t1
(lw, 56, $t1, 17, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 18/22

Clock Cycle 1073:
 Current CPU Blocking $t1
(lw, 56, $t1, 18, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 19/22

Clock Cycle 1074:
 Current CPU Blocking $t1
(lw, 56, $t1, 19, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 20/22

Clock Cycle 1075:
 Current CPU Blocking $t1
(lw, 56, $t1, 20, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 21/22

Clock Cycle 1076:
 Current CPU Blocking $t1
(lw, 56, $t1, 21, 22, 162, )(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 22/22
$t1 = 0
Finished Instruction lw 56 $t1 on Line 162

Clock Cycle 1077:
 Current CPU Blocking $t1
(sw, 2696, 0, 0, 0, 154, )(sw, 2068, 0, 0, 0, 156, )
Started sw 2696 0 on Line 154
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t1,2248
$t3 = 2248

Clock Cycle 1078:
 Current CPU Blocking 
(sw, 2696, 0, 1, 12, 154, )(sw, 2068, 0, 0, 0, 156, )
Completed 2/12
DRAM Request(Read) Issued for lw 2408 $t0 on Line 164

Clock Cycle 1079:
 Current CPU Blocking 
(sw, 2696, 0, 2, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )
Completed 3/12
DRAM Request(Write) Issued for sw 2508 2248 on Line 165

Clock Cycle 1080:
 Current CPU Blocking 
(sw, 2696, 0, 3, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )
Completed 4/12
addi$t4,$t4,3604
$t4 = 6524

Clock Cycle 1081:
 Current CPU Blocking 
(sw, 2696, 0, 4, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )
Completed 5/12
DRAM Request(Read) Issued for lw 248 $t2 on Line 167

Clock Cycle 1082:
 Current CPU Blocking 
(sw, 2696, 0, 5, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )
Completed 6/12
DRAM Request(Read) Issued for lw 884 $t3 on Line 168

Clock Cycle 1083:
 Current CPU Blocking 
(sw, 2696, 0, 6, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )
Completed 7/12
DRAM Request(Read) Issued for lw 1128 $t4 on Line 169

Clock Cycle 1084:
 Current CPU Blocking 
(sw, 2696, 0, 7, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 8/12

Clock Cycle 1085:
 Current CPU Blocking $t2
(sw, 2696, 0, 8, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 9/12

Clock Cycle 1086:
 Current CPU Blocking $t2
(sw, 2696, 0, 9, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 10/12

Clock Cycle 1087:
 Current CPU Blocking $t2
(sw, 2696, 0, 10, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 11/12

Clock Cycle 1088:
 Current CPU Blocking $t2
(sw, 2696, 0, 11, 12, 154, )(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 12/12
Finished Instruction sw 2696 0 on Line 154

Clock Cycle 1089:
 Current CPU Blocking $t2
(sw, 2068, 0, 0, 0, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Started sw 2068 0 on Line 156
Completed 1/2

Clock Cycle 1090:
 Current CPU Blocking $t2
(sw, 2068, 0, 1, 2, 156, )(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 2/2
Finished Instruction sw 2068 0 on Line 156

Clock Cycle 1091:
 Current CPU Blocking $t2
(lw, 2408, $t0, 0, 0, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Started lw 2408 $t0 on Line 164
Completed 1/2

Clock Cycle 1092:
 Current CPU Blocking $t2
(lw, 2408, $t0, 1, 2, 164, )(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2408 $t0 on Line 164

Clock Cycle 1093:
 Current CPU Blocking $t2
(sw, 2508, 2248, 0, 0, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Started sw 2508 2248 on Line 165
Completed 1/2

Clock Cycle 1094:
 Current CPU Blocking $t2
(sw, 2508, 2248, 1, 2, 165, )(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 2/2
Finished Instruction sw 2508 2248 on Line 165

Clock Cycle 1095:
 Current CPU Blocking $t2
(lw, 248, $t2, 0, 0, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Started lw 248 $t2 on Line 167
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1096:
 Current CPU Blocking $t2
(lw, 248, $t2, 1, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 2/22

Clock Cycle 1097:
 Current CPU Blocking $t2
(lw, 248, $t2, 2, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 3/22

Clock Cycle 1098:
 Current CPU Blocking $t2
(lw, 248, $t2, 3, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 4/22

Clock Cycle 1099:
 Current CPU Blocking $t2
(lw, 248, $t2, 4, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 5/22

Clock Cycle 1100:
 Current CPU Blocking $t2
(lw, 248, $t2, 5, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 6/22

Clock Cycle 1101:
 Current CPU Blocking $t2
(lw, 248, $t2, 6, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 7/22

Clock Cycle 1102:
 Current CPU Blocking $t2
(lw, 248, $t2, 7, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 8/22

Clock Cycle 1103:
 Current CPU Blocking $t2
(lw, 248, $t2, 8, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 9/22

Clock Cycle 1104:
 Current CPU Blocking $t2
(lw, 248, $t2, 9, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 10/22
Memory at 2508 = 2248

Clock Cycle 1105:
 Current CPU Blocking $t2
(lw, 248, $t2, 10, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 11/22

Clock Cycle 1106:
 Current CPU Blocking $t2
(lw, 248, $t2, 11, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 12/22

Clock Cycle 1107:
 Current CPU Blocking $t2
(lw, 248, $t2, 12, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 13/22

Clock Cycle 1108:
 Current CPU Blocking $t2
(lw, 248, $t2, 13, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 14/22

Clock Cycle 1109:
 Current CPU Blocking $t2
(lw, 248, $t2, 14, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 15/22

Clock Cycle 1110:
 Current CPU Blocking $t2
(lw, 248, $t2, 15, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 16/22

Clock Cycle 1111:
 Current CPU Blocking $t2
(lw, 248, $t2, 16, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 17/22

Clock Cycle 1112:
 Current CPU Blocking $t2
(lw, 248, $t2, 17, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 18/22

Clock Cycle 1113:
 Current CPU Blocking $t2
(lw, 248, $t2, 18, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 19/22

Clock Cycle 1114:
 Current CPU Blocking $t2
(lw, 248, $t2, 19, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 20/22

Clock Cycle 1115:
 Current CPU Blocking $t2
(lw, 248, $t2, 20, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 21/22

Clock Cycle 1116:
 Current CPU Blocking $t2
(lw, 248, $t2, 21, 22, 167, )(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Completed 22/22
$t2 = 0
Finished Instruction lw 248 $t2 on Line 167

Clock Cycle 1117:
 Current CPU Blocking $t2
(lw, 884, $t3, 0, 0, 168, )(lw, 1128, $t4, 0, 0, 169, )
Started lw 884 $t3 on Line 168
Completed 1/2
DRAM Request(Read) Issued for lw 3684 $t2 on Line 170

Clock Cycle 1118:
 Current CPU Blocking 
(lw, 884, $t3, 1, 2, 168, )(lw, 1128, $t4, 0, 0, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 2/2
$t3 = 0
Finished Instruction lw 884 $t3 on Line 168

Clock Cycle 1119:
 Current CPU Blocking $t2
(lw, 1128, $t4, 0, 0, 169, )(lw, 3684, $t2, 0, 0, 170, )
Started lw 1128 $t4 on Line 169
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1120:
 Current CPU Blocking $t2
(lw, 1128, $t4, 1, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 2/12

Clock Cycle 1121:
 Current CPU Blocking $t2
(lw, 1128, $t4, 2, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 3/12

Clock Cycle 1122:
 Current CPU Blocking $t2
(lw, 1128, $t4, 3, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 4/12

Clock Cycle 1123:
 Current CPU Blocking $t2
(lw, 1128, $t4, 4, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 5/12

Clock Cycle 1124:
 Current CPU Blocking $t2
(lw, 1128, $t4, 5, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 6/12

Clock Cycle 1125:
 Current CPU Blocking $t2
(lw, 1128, $t4, 6, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 7/12

Clock Cycle 1126:
 Current CPU Blocking $t2
(lw, 1128, $t4, 7, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 8/12

Clock Cycle 1127:
 Current CPU Blocking $t2
(lw, 1128, $t4, 8, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 9/12

Clock Cycle 1128:
 Current CPU Blocking $t2
(lw, 1128, $t4, 9, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 10/12

Clock Cycle 1129:
 Current CPU Blocking $t2
(lw, 1128, $t4, 10, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 11/12

Clock Cycle 1130:
 Current CPU Blocking $t2
(lw, 1128, $t4, 11, 12, 169, )(lw, 3684, $t2, 0, 0, 170, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1128 $t4 on Line 169

Clock Cycle 1131:
 Current CPU Blocking $t2
(lw, 3684, $t2, 0, 0, 170, )
Started lw 3684 $t2 on Line 170
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1132:
 Current CPU Blocking $t2
(lw, 3684, $t2, 1, 12, 170, )
Completed 2/12

Clock Cycle 1133:
 Current CPU Blocking $t2
(lw, 3684, $t2, 2, 12, 170, )
Completed 3/12

Clock Cycle 1134:
 Current CPU Blocking $t2
(lw, 3684, $t2, 3, 12, 170, )
Completed 4/12

Clock Cycle 1135:
 Current CPU Blocking $t2
(lw, 3684, $t2, 4, 12, 170, )
Completed 5/12

Clock Cycle 1136:
 Current CPU Blocking $t2
(lw, 3684, $t2, 5, 12, 170, )
Completed 6/12

Clock Cycle 1137:
 Current CPU Blocking $t2
(lw, 3684, $t2, 6, 12, 170, )
Completed 7/12

Clock Cycle 1138:
 Current CPU Blocking $t2
(lw, 3684, $t2, 7, 12, 170, )
Completed 8/12

Clock Cycle 1139:
 Current CPU Blocking $t2
(lw, 3684, $t2, 8, 12, 170, )
Completed 9/12

Clock Cycle 1140:
 Current CPU Blocking $t2
(lw, 3684, $t2, 9, 12, 170, )
Completed 10/12

Clock Cycle 1141:
 Current CPU Blocking $t2
(lw, 3684, $t2, 10, 12, 170, )
Completed 11/12

Clock Cycle 1142:
 Current CPU Blocking $t2
(lw, 3684, $t2, 11, 12, 170, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3684 $t2 on Line 170

Clock Cycle 1143:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3060 0 on Line 171

Clock Cycle 1144:
 Current CPU Blocking 
(sw, 3060, 0, 0, 0, 171, )
Started sw 3060 0 on Line 171
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 632 0 on Line 172

Clock Cycle 1145:
 Current CPU Blocking 
(sw, 3060, 0, 1, 12, 171, )(sw, 632, 0, 0, 0, 172, )
Completed 2/12
DRAM Request(Write) Issued for sw 3408 0 on Line 173

Clock Cycle 1146:
 Current CPU Blocking 
(sw, 3060, 0, 2, 12, 171, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )
Completed 3/12
DRAM Request(Read) Issued for lw 3324 $t1 on Line 174

Clock Cycle 1147:
 Current CPU Blocking 
(sw, 3060, 0, 3, 12, 171, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )
Completed 4/12
DRAM Request(Read) Issued for lw 2720 $t3 on Line 175

Clock Cycle 1148:
 Current CPU Blocking 
(sw, 3060, 0, 4, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )
Completed 5/12
DRAM Request(Write) Issued for sw 2620 0 on Line 176

Clock Cycle 1149:
 Current CPU Blocking 
(sw, 3060, 0, 5, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )
Completed 6/12
DRAM Request(Write) Issued for sw 1588 0 on Line 177

Clock Cycle 1150:
 Current CPU Blocking 
(sw, 3060, 0, 6, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )
Completed 7/12
DRAM Request(Write) Issued for sw 3768 0 on Line 178

Clock Cycle 1151:
 Current CPU Blocking 
(sw, 3060, 0, 7, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 632, 0, 0, 0, 172, )(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 8/12

Clock Cycle 1152:
 Current CPU Blocking $t1
(sw, 3060, 0, 8, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 9/12

Clock Cycle 1153:
 Current CPU Blocking $t1
(sw, 3060, 0, 9, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 10/12

Clock Cycle 1154:
 Current CPU Blocking $t1
(sw, 3060, 0, 10, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 11/12

Clock Cycle 1155:
 Current CPU Blocking $t1
(sw, 3060, 0, 11, 12, 171, )(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 12/12
Finished Instruction sw 3060 0 on Line 171

Clock Cycle 1156:
 Current CPU Blocking $t1
(lw, 2720, $t3, 0, 0, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Started lw 2720 $t3 on Line 175
Completed 1/2

Clock Cycle 1157:
 Current CPU Blocking $t1
(lw, 2720, $t3, 1, 2, 175, )(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2720 $t3 on Line 175

Clock Cycle 1158:
 Current CPU Blocking $t1
(sw, 2620, 0, 0, 0, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Started sw 2620 0 on Line 176
Completed 1/2

Clock Cycle 1159:
 Current CPU Blocking $t1
(sw, 2620, 0, 1, 2, 176, )(sw, 3408, 0, 0, 0, 173, )(sw, 632, 0, 0, 0, 172, )(lw, 3324, $t1, 0, 0, 174, )(sw, 1588, 0, 0, 0, 177, )(sw, 3768, 0, 0, 0, 178, )
Completed 2/2
Finished Instruction sw 2620 0 on Line 176

Clock Cycle 1160:
 Current CPU Blocking $t1
(sw, 3408, 0, 0, 0, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Started sw 3408 0 on Line 173
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1161:
 Current CPU Blocking $t1
(sw, 3408, 0, 1, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 2/22

Clock Cycle 1162:
 Current CPU Blocking $t1
(sw, 3408, 0, 2, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 3/22

Clock Cycle 1163:
 Current CPU Blocking $t1
(sw, 3408, 0, 3, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 4/22

Clock Cycle 1164:
 Current CPU Blocking $t1
(sw, 3408, 0, 4, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 5/22

Clock Cycle 1165:
 Current CPU Blocking $t1
(sw, 3408, 0, 5, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 6/22

Clock Cycle 1166:
 Current CPU Blocking $t1
(sw, 3408, 0, 6, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 7/22

Clock Cycle 1167:
 Current CPU Blocking $t1
(sw, 3408, 0, 7, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 8/22

Clock Cycle 1168:
 Current CPU Blocking $t1
(sw, 3408, 0, 8, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 9/22

Clock Cycle 1169:
 Current CPU Blocking $t1
(sw, 3408, 0, 9, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 10/22

Clock Cycle 1170:
 Current CPU Blocking $t1
(sw, 3408, 0, 10, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 11/22

Clock Cycle 1171:
 Current CPU Blocking $t1
(sw, 3408, 0, 11, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 12/22

Clock Cycle 1172:
 Current CPU Blocking $t1
(sw, 3408, 0, 12, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 13/22

Clock Cycle 1173:
 Current CPU Blocking $t1
(sw, 3408, 0, 13, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 14/22

Clock Cycle 1174:
 Current CPU Blocking $t1
(sw, 3408, 0, 14, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 15/22

Clock Cycle 1175:
 Current CPU Blocking $t1
(sw, 3408, 0, 15, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 16/22

Clock Cycle 1176:
 Current CPU Blocking $t1
(sw, 3408, 0, 16, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 17/22

Clock Cycle 1177:
 Current CPU Blocking $t1
(sw, 3408, 0, 17, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 18/22

Clock Cycle 1178:
 Current CPU Blocking $t1
(sw, 3408, 0, 18, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 19/22

Clock Cycle 1179:
 Current CPU Blocking $t1
(sw, 3408, 0, 19, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 20/22

Clock Cycle 1180:
 Current CPU Blocking $t1
(sw, 3408, 0, 20, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 21/22

Clock Cycle 1181:
 Current CPU Blocking $t1
(sw, 3408, 0, 21, 22, 173, )(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 22/22
Finished Instruction sw 3408 0 on Line 173

Clock Cycle 1182:
 Current CPU Blocking $t1
(lw, 3324, $t1, 0, 0, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Started lw 3324 $t1 on Line 174
Completed 1/2

Clock Cycle 1183:
 Current CPU Blocking $t1
(lw, 3324, $t1, 1, 2, 174, )(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3324 $t1 on Line 174

Clock Cycle 1184:
 Current CPU Blocking $t1
(sw, 3768, 0, 0, 0, 178, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Started sw 3768 0 on Line 178
Completed 1/2
DRAM Request(Read) Issued for lw 3148 $t1 on Line 179

Clock Cycle 1185:
 Current CPU Blocking 
(sw, 3768, 0, 1, 2, 178, )(lw, 3148, $t1, 0, 0, 179, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )
Completed 2/2
Finished Instruction sw 3768 0 on Line 178
DRAM Request(Read) Issued for lw 1884 $t3 on Line 180

Clock Cycle 1186:
 Current CPU Blocking 
(lw, 3148, $t1, 0, 0, 179, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )
Started lw 3148 $t1 on Line 179
Completed 1/2

Clock Cycle 1187:
 Current CPU Blocking $t1
(lw, 3148, $t1, 1, 2, 179, )(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3148 $t1 on Line 179

Clock Cycle 1188:
 Current CPU Blocking $t1
(sw, 632, 0, 0, 0, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )
Started sw 632 0 on Line 172
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3288 0 on Line 181

Clock Cycle 1189:
 Current CPU Blocking 
(sw, 632, 0, 1, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 2/22
addi$t0,$t2,60
$t0 = 60

Clock Cycle 1190:
 Current CPU Blocking 
(sw, 632, 0, 2, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 3/22

Clock Cycle 1191:
 Current CPU Blocking $t3
(sw, 632, 0, 3, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 4/22

Clock Cycle 1192:
 Current CPU Blocking $t3
(sw, 632, 0, 4, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 5/22

Clock Cycle 1193:
 Current CPU Blocking $t3
(sw, 632, 0, 5, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 6/22

Clock Cycle 1194:
 Current CPU Blocking $t3
(sw, 632, 0, 6, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 7/22

Clock Cycle 1195:
 Current CPU Blocking $t3
(sw, 632, 0, 7, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 8/22

Clock Cycle 1196:
 Current CPU Blocking $t3
(sw, 632, 0, 8, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 9/22

Clock Cycle 1197:
 Current CPU Blocking $t3
(sw, 632, 0, 9, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 10/22
Memory at 3408 = 0

Clock Cycle 1198:
 Current CPU Blocking $t3
(sw, 632, 0, 10, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 11/22

Clock Cycle 1199:
 Current CPU Blocking $t3
(sw, 632, 0, 11, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 12/22

Clock Cycle 1200:
 Current CPU Blocking $t3
(sw, 632, 0, 12, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 13/22

Clock Cycle 1201:
 Current CPU Blocking $t3
(sw, 632, 0, 13, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 14/22

Clock Cycle 1202:
 Current CPU Blocking $t3
(sw, 632, 0, 14, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 15/22

Clock Cycle 1203:
 Current CPU Blocking $t3
(sw, 632, 0, 15, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 16/22

Clock Cycle 1204:
 Current CPU Blocking $t3
(sw, 632, 0, 16, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 17/22

Clock Cycle 1205:
 Current CPU Blocking $t3
(sw, 632, 0, 17, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 18/22

Clock Cycle 1206:
 Current CPU Blocking $t3
(sw, 632, 0, 18, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 19/22

Clock Cycle 1207:
 Current CPU Blocking $t3
(sw, 632, 0, 19, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 20/22

Clock Cycle 1208:
 Current CPU Blocking $t3
(sw, 632, 0, 20, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 21/22

Clock Cycle 1209:
 Current CPU Blocking $t3
(sw, 632, 0, 21, 22, 172, )(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 22/22
Finished Instruction sw 632 0 on Line 172

Clock Cycle 1210:
 Current CPU Blocking $t3
(sw, 1588, 0, 0, 0, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Started sw 1588 0 on Line 177
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1211:
 Current CPU Blocking $t3
(sw, 1588, 0, 1, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 2/22

Clock Cycle 1212:
 Current CPU Blocking $t3
(sw, 1588, 0, 2, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 3/22

Clock Cycle 1213:
 Current CPU Blocking $t3
(sw, 1588, 0, 3, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 4/22

Clock Cycle 1214:
 Current CPU Blocking $t3
(sw, 1588, 0, 4, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 5/22

Clock Cycle 1215:
 Current CPU Blocking $t3
(sw, 1588, 0, 5, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 6/22

Clock Cycle 1216:
 Current CPU Blocking $t3
(sw, 1588, 0, 6, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 7/22

Clock Cycle 1217:
 Current CPU Blocking $t3
(sw, 1588, 0, 7, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 8/22

Clock Cycle 1218:
 Current CPU Blocking $t3
(sw, 1588, 0, 8, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 9/22

Clock Cycle 1219:
 Current CPU Blocking $t3
(sw, 1588, 0, 9, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 10/22

Clock Cycle 1220:
 Current CPU Blocking $t3
(sw, 1588, 0, 10, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 11/22

Clock Cycle 1221:
 Current CPU Blocking $t3
(sw, 1588, 0, 11, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 12/22

Clock Cycle 1222:
 Current CPU Blocking $t3
(sw, 1588, 0, 12, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 13/22

Clock Cycle 1223:
 Current CPU Blocking $t3
(sw, 1588, 0, 13, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 14/22

Clock Cycle 1224:
 Current CPU Blocking $t3
(sw, 1588, 0, 14, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 15/22

Clock Cycle 1225:
 Current CPU Blocking $t3
(sw, 1588, 0, 15, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 16/22

Clock Cycle 1226:
 Current CPU Blocking $t3
(sw, 1588, 0, 16, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 17/22

Clock Cycle 1227:
 Current CPU Blocking $t3
(sw, 1588, 0, 17, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 18/22

Clock Cycle 1228:
 Current CPU Blocking $t3
(sw, 1588, 0, 18, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 19/22

Clock Cycle 1229:
 Current CPU Blocking $t3
(sw, 1588, 0, 19, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 20/22

Clock Cycle 1230:
 Current CPU Blocking $t3
(sw, 1588, 0, 20, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 21/22

Clock Cycle 1231:
 Current CPU Blocking $t3
(sw, 1588, 0, 21, 22, 177, )(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 22/22
Finished Instruction sw 1588 0 on Line 177

Clock Cycle 1232:
 Current CPU Blocking $t3
(lw, 1884, $t3, 0, 0, 180, )(sw, 3288, 0, 0, 0, 181, )
Started lw 1884 $t3 on Line 180
Completed 1/2

Clock Cycle 1233:
 Current CPU Blocking $t3
(lw, 1884, $t3, 1, 2, 180, )(sw, 3288, 0, 0, 0, 181, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 180

Clock Cycle 1234:
 Current CPU Blocking $t3
(sw, 3288, 0, 0, 0, 181, )
Started sw 3288 0 on Line 181
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t3,2652
$t3 = 2652

Clock Cycle 1235:
 Current CPU Blocking 
(sw, 3288, 0, 1, 22, 181, )
Completed 2/22
DRAM Request(Read) Issued for lw 2056 $t1 on Line 184

Clock Cycle 1236:
 Current CPU Blocking 
(sw, 3288, 0, 2, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )
Completed 3/22
DRAM Request(Write) Issued for sw 304 2652 on Line 185

Clock Cycle 1237:
 Current CPU Blocking 
(sw, 3288, 0, 3, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 4/22

Clock Cycle 1238:
 Current CPU Blocking $t1
(sw, 3288, 0, 4, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 5/22

Clock Cycle 1239:
 Current CPU Blocking $t1
(sw, 3288, 0, 5, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 6/22

Clock Cycle 1240:
 Current CPU Blocking $t1
(sw, 3288, 0, 6, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 7/22

Clock Cycle 1241:
 Current CPU Blocking $t1
(sw, 3288, 0, 7, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 8/22

Clock Cycle 1242:
 Current CPU Blocking $t1
(sw, 3288, 0, 8, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 9/22

Clock Cycle 1243:
 Current CPU Blocking $t1
(sw, 3288, 0, 9, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 10/22

Clock Cycle 1244:
 Current CPU Blocking $t1
(sw, 3288, 0, 10, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 11/22

Clock Cycle 1245:
 Current CPU Blocking $t1
(sw, 3288, 0, 11, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 12/22

Clock Cycle 1246:
 Current CPU Blocking $t1
(sw, 3288, 0, 12, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 13/22

Clock Cycle 1247:
 Current CPU Blocking $t1
(sw, 3288, 0, 13, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 14/22

Clock Cycle 1248:
 Current CPU Blocking $t1
(sw, 3288, 0, 14, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 15/22

Clock Cycle 1249:
 Current CPU Blocking $t1
(sw, 3288, 0, 15, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 16/22

Clock Cycle 1250:
 Current CPU Blocking $t1
(sw, 3288, 0, 16, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 17/22

Clock Cycle 1251:
 Current CPU Blocking $t1
(sw, 3288, 0, 17, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 18/22

Clock Cycle 1252:
 Current CPU Blocking $t1
(sw, 3288, 0, 18, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 19/22

Clock Cycle 1253:
 Current CPU Blocking $t1
(sw, 3288, 0, 19, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 20/22

Clock Cycle 1254:
 Current CPU Blocking $t1
(sw, 3288, 0, 20, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 21/22

Clock Cycle 1255:
 Current CPU Blocking $t1
(sw, 3288, 0, 21, 22, 181, )(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 22/22
Finished Instruction sw 3288 0 on Line 181

Clock Cycle 1256:
 Current CPU Blocking $t1
(lw, 2056, $t1, 0, 0, 184, )(sw, 304, 2652, 0, 0, 185, )
Started lw 2056 $t1 on Line 184
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1257:
 Current CPU Blocking $t1
(lw, 2056, $t1, 1, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 2/22

Clock Cycle 1258:
 Current CPU Blocking $t1
(lw, 2056, $t1, 2, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 3/22

Clock Cycle 1259:
 Current CPU Blocking $t1
(lw, 2056, $t1, 3, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 4/22

Clock Cycle 1260:
 Current CPU Blocking $t1
(lw, 2056, $t1, 4, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 5/22

Clock Cycle 1261:
 Current CPU Blocking $t1
(lw, 2056, $t1, 5, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 6/22

Clock Cycle 1262:
 Current CPU Blocking $t1
(lw, 2056, $t1, 6, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 7/22

Clock Cycle 1263:
 Current CPU Blocking $t1
(lw, 2056, $t1, 7, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 8/22

Clock Cycle 1264:
 Current CPU Blocking $t1
(lw, 2056, $t1, 8, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 9/22

Clock Cycle 1265:
 Current CPU Blocking $t1
(lw, 2056, $t1, 9, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 10/22

Clock Cycle 1266:
 Current CPU Blocking $t1
(lw, 2056, $t1, 10, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 11/22

Clock Cycle 1267:
 Current CPU Blocking $t1
(lw, 2056, $t1, 11, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 12/22

Clock Cycle 1268:
 Current CPU Blocking $t1
(lw, 2056, $t1, 12, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 13/22

Clock Cycle 1269:
 Current CPU Blocking $t1
(lw, 2056, $t1, 13, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 14/22

Clock Cycle 1270:
 Current CPU Blocking $t1
(lw, 2056, $t1, 14, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 15/22

Clock Cycle 1271:
 Current CPU Blocking $t1
(lw, 2056, $t1, 15, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 16/22

Clock Cycle 1272:
 Current CPU Blocking $t1
(lw, 2056, $t1, 16, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 17/22

Clock Cycle 1273:
 Current CPU Blocking $t1
(lw, 2056, $t1, 17, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 18/22

Clock Cycle 1274:
 Current CPU Blocking $t1
(lw, 2056, $t1, 18, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 19/22

Clock Cycle 1275:
 Current CPU Blocking $t1
(lw, 2056, $t1, 19, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 20/22

Clock Cycle 1276:
 Current CPU Blocking $t1
(lw, 2056, $t1, 20, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 21/22

Clock Cycle 1277:
 Current CPU Blocking $t1
(lw, 2056, $t1, 21, 22, 184, )(sw, 304, 2652, 0, 0, 185, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2056 $t1 on Line 184

Clock Cycle 1278:
 Current CPU Blocking $t1
(sw, 304, 2652, 0, 0, 185, )
Started sw 304 2652 on Line 185
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1656 0 on Line 186

Clock Cycle 1279:
 Current CPU Blocking 
(sw, 304, 2652, 1, 12, 185, )(sw, 1656, 0, 0, 0, 186, )
Completed 2/12
addi$t1,$t3,844
$t1 = 3496

Clock Cycle 1280:
 Current CPU Blocking 
(sw, 304, 2652, 2, 12, 185, )(sw, 1656, 0, 0, 0, 186, )
Completed 3/12
DRAM Request(Write) Issued for sw 1288 3496 on Line 188

Clock Cycle 1281:
 Current CPU Blocking 
(sw, 304, 2652, 3, 12, 185, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 4/12
DRAM Request(Read) Issued for lw 68 $t2 on Line 189

Clock Cycle 1282:
 Current CPU Blocking 
(sw, 304, 2652, 4, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 5/12

Clock Cycle 1283:
 Current CPU Blocking $t2
(sw, 304, 2652, 5, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 6/12

Clock Cycle 1284:
 Current CPU Blocking $t2
(sw, 304, 2652, 6, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 7/12

Clock Cycle 1285:
 Current CPU Blocking $t2
(sw, 304, 2652, 7, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 8/12

Clock Cycle 1286:
 Current CPU Blocking $t2
(sw, 304, 2652, 8, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 9/12

Clock Cycle 1287:
 Current CPU Blocking $t2
(sw, 304, 2652, 9, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 10/12

Clock Cycle 1288:
 Current CPU Blocking $t2
(sw, 304, 2652, 10, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 11/12

Clock Cycle 1289:
 Current CPU Blocking $t2
(sw, 304, 2652, 11, 12, 185, )(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 12/12
Finished Instruction sw 304 2652 on Line 185

Clock Cycle 1290:
 Current CPU Blocking $t2
(lw, 68, $t2, 0, 0, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Started lw 68 $t2 on Line 189
Completed 1/2

Clock Cycle 1291:
 Current CPU Blocking $t2
(lw, 68, $t2, 1, 2, 189, )(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 2/2
$t2 = 0
Finished Instruction lw 68 $t2 on Line 189

Clock Cycle 1292:
 Current CPU Blocking $t2
(sw, 1656, 0, 0, 0, 186, )(sw, 1288, 3496, 0, 0, 188, )
Started sw 1656 0 on Line 186
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t3,292
$t2 = 2944

Clock Cycle 1293:
 Current CPU Blocking 
(sw, 1656, 0, 1, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )
Completed 2/22
DRAM Request(Write) Issued for sw 1264 60 on Line 191

Clock Cycle 1294:
 Current CPU Blocking 
(sw, 1656, 0, 2, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )
Completed 3/22
addi$t3,$t0,1212
$t3 = 1272

Clock Cycle 1295:
 Current CPU Blocking 
(sw, 1656, 0, 3, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )
Completed 4/22
DRAM Request(Write) Issued for sw 804 0 on Line 193

Clock Cycle 1296:
 Current CPU Blocking 
(sw, 1656, 0, 4, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )
Completed 5/22
DRAM Request(Write) Issued for sw 428 60 on Line 194

Clock Cycle 1297:
 Current CPU Blocking 
(sw, 1656, 0, 5, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 6/22
addi$t2,$t3,2136
$t2 = 3408

Clock Cycle 1298:
 Current CPU Blocking 
(sw, 1656, 0, 6, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 7/22
DRAM Request(Read) Issued for lw 3328 $t0 on Line 196

Clock Cycle 1299:
 Current CPU Blocking 
(sw, 1656, 0, 7, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 8/22
DRAM Request(Read) Issued for lw 1304 $t1 on Line 197

Clock Cycle 1300:
 Current CPU Blocking 
(sw, 1656, 0, 8, 22, 186, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(lw, 1304, $t1, 0, 0, 197, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 9/22

Clock Cycle 1301:
 Current CPU Blocking $t1
(sw, 1656, 0, 9, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 10/22
Memory at 304 = 2652

Clock Cycle 1302:
 Current CPU Blocking $t1
(sw, 1656, 0, 10, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 11/22

Clock Cycle 1303:
 Current CPU Blocking $t1
(sw, 1656, 0, 11, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 12/22

Clock Cycle 1304:
 Current CPU Blocking $t1
(sw, 1656, 0, 12, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 13/22

Clock Cycle 1305:
 Current CPU Blocking $t1
(sw, 1656, 0, 13, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 14/22

Clock Cycle 1306:
 Current CPU Blocking $t1
(sw, 1656, 0, 14, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 15/22

Clock Cycle 1307:
 Current CPU Blocking $t1
(sw, 1656, 0, 15, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 16/22

Clock Cycle 1308:
 Current CPU Blocking $t1
(sw, 1656, 0, 16, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 17/22

Clock Cycle 1309:
 Current CPU Blocking $t1
(sw, 1656, 0, 17, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 18/22

Clock Cycle 1310:
 Current CPU Blocking $t1
(sw, 1656, 0, 18, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 19/22

Clock Cycle 1311:
 Current CPU Blocking $t1
(sw, 1656, 0, 19, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 20/22

Clock Cycle 1312:
 Current CPU Blocking $t1
(sw, 1656, 0, 20, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 21/22

Clock Cycle 1313:
 Current CPU Blocking $t1
(sw, 1656, 0, 21, 22, 186, )(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 22/22
Finished Instruction sw 1656 0 on Line 186

Clock Cycle 1314:
 Current CPU Blocking $t1
(lw, 1304, $t1, 0, 0, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Started lw 1304 $t1 on Line 197
Completed 1/2

Clock Cycle 1315:
 Current CPU Blocking $t1
(lw, 1304, $t1, 1, 2, 197, )(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1304 $t1 on Line 197

Clock Cycle 1316:
 Current CPU Blocking $t1
(sw, 1288, 3496, 0, 0, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Started sw 1288 3496 on Line 188
Completed 1/2
addi$t4,$t1,888
$t4 = 888

Clock Cycle 1317:
 Current CPU Blocking 
(sw, 1288, 3496, 1, 2, 188, )(sw, 1264, 60, 0, 0, 191, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 3328, $t0, 0, 0, 196, )
Completed 2/2
Finished Instruction sw 1288 3496 on Line 188

Clock Cycle 1318:
 Current CPU Blocking $t0
(sw, 1264, 60, 0, 0, 191, )(lw, 3328, $t0, 0, 0, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Started sw 1264 60 on Line 191
Completed 1/2

Clock Cycle 1319:
 Current CPU Blocking $t0
(sw, 1264, 60, 1, 2, 191, )(lw, 3328, $t0, 0, 0, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 2/2
Finished Instruction sw 1264 60 on Line 191

Clock Cycle 1320:
 Current CPU Blocking $t0
(lw, 3328, $t0, 0, 0, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Started lw 3328 $t0 on Line 196
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1321:
 Current CPU Blocking $t0
(lw, 3328, $t0, 1, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 2/22

Clock Cycle 1322:
 Current CPU Blocking $t0
(lw, 3328, $t0, 2, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 3/22

Clock Cycle 1323:
 Current CPU Blocking $t0
(lw, 3328, $t0, 3, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 4/22

Clock Cycle 1324:
 Current CPU Blocking $t0
(lw, 3328, $t0, 4, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 5/22

Clock Cycle 1325:
 Current CPU Blocking $t0
(lw, 3328, $t0, 5, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 6/22

Clock Cycle 1326:
 Current CPU Blocking $t0
(lw, 3328, $t0, 6, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 7/22

Clock Cycle 1327:
 Current CPU Blocking $t0
(lw, 3328, $t0, 7, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 8/22

Clock Cycle 1328:
 Current CPU Blocking $t0
(lw, 3328, $t0, 8, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 9/22

Clock Cycle 1329:
 Current CPU Blocking $t0
(lw, 3328, $t0, 9, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 10/22
Memory at 1264 = 60
Memory at 1288 = 3496

Clock Cycle 1330:
 Current CPU Blocking $t0
(lw, 3328, $t0, 10, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 11/22

Clock Cycle 1331:
 Current CPU Blocking $t0
(lw, 3328, $t0, 11, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 12/22

Clock Cycle 1332:
 Current CPU Blocking $t0
(lw, 3328, $t0, 12, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 13/22

Clock Cycle 1333:
 Current CPU Blocking $t0
(lw, 3328, $t0, 13, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 14/22

Clock Cycle 1334:
 Current CPU Blocking $t0
(lw, 3328, $t0, 14, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 15/22

Clock Cycle 1335:
 Current CPU Blocking $t0
(lw, 3328, $t0, 15, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 16/22

Clock Cycle 1336:
 Current CPU Blocking $t0
(lw, 3328, $t0, 16, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 17/22

Clock Cycle 1337:
 Current CPU Blocking $t0
(lw, 3328, $t0, 17, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 18/22

Clock Cycle 1338:
 Current CPU Blocking $t0
(lw, 3328, $t0, 18, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 19/22

Clock Cycle 1339:
 Current CPU Blocking $t0
(lw, 3328, $t0, 19, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 20/22

Clock Cycle 1340:
 Current CPU Blocking $t0
(lw, 3328, $t0, 20, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 21/22

Clock Cycle 1341:
 Current CPU Blocking $t0
(lw, 3328, $t0, 21, 22, 196, )(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3328 $t0 on Line 196

Clock Cycle 1342:
 Current CPU Blocking $t0
(sw, 804, 0, 0, 0, 193, )(sw, 428, 60, 0, 0, 194, )
Started sw 804 0 on Line 193
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1600 $t0 on Line 199

Clock Cycle 1343:
 Current CPU Blocking 
(sw, 804, 0, 1, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 2/12

Clock Cycle 1344:
 Current CPU Blocking $t0
(sw, 804, 0, 2, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 3/12

Clock Cycle 1345:
 Current CPU Blocking $t0
(sw, 804, 0, 3, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 4/12

Clock Cycle 1346:
 Current CPU Blocking $t0
(sw, 804, 0, 4, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 5/12

Clock Cycle 1347:
 Current CPU Blocking $t0
(sw, 804, 0, 5, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 6/12

Clock Cycle 1348:
 Current CPU Blocking $t0
(sw, 804, 0, 6, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 7/12

Clock Cycle 1349:
 Current CPU Blocking $t0
(sw, 804, 0, 7, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 8/12

Clock Cycle 1350:
 Current CPU Blocking $t0
(sw, 804, 0, 8, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 9/12

Clock Cycle 1351:
 Current CPU Blocking $t0
(sw, 804, 0, 9, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 10/12

Clock Cycle 1352:
 Current CPU Blocking $t0
(sw, 804, 0, 10, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 11/12

Clock Cycle 1353:
 Current CPU Blocking $t0
(sw, 804, 0, 11, 12, 193, )(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 12/12
Finished Instruction sw 804 0 on Line 193

Clock Cycle 1354:
 Current CPU Blocking $t0
(sw, 428, 60, 0, 0, 194, )(lw, 1600, $t0, 0, 0, 199, )
Started sw 428 60 on Line 194
Completed 1/2

Clock Cycle 1355:
 Current CPU Blocking $t0
(sw, 428, 60, 1, 2, 194, )(lw, 1600, $t0, 0, 0, 199, )
Completed 2/2
Finished Instruction sw 428 60 on Line 194

Clock Cycle 1356:
 Current CPU Blocking $t0
(lw, 1600, $t0, 0, 0, 199, )
Started lw 1600 $t0 on Line 199
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1357:
 Current CPU Blocking $t0
(lw, 1600, $t0, 1, 22, 199, )
Completed 2/22

Clock Cycle 1358:
 Current CPU Blocking $t0
(lw, 1600, $t0, 2, 22, 199, )
Completed 3/22

Clock Cycle 1359:
 Current CPU Blocking $t0
(lw, 1600, $t0, 3, 22, 199, )
Completed 4/22

Clock Cycle 1360:
 Current CPU Blocking $t0
(lw, 1600, $t0, 4, 22, 199, )
Completed 5/22

Clock Cycle 1361:
 Current CPU Blocking $t0
(lw, 1600, $t0, 5, 22, 199, )
Completed 6/22

Clock Cycle 1362:
 Current CPU Blocking $t0
(lw, 1600, $t0, 6, 22, 199, )
Completed 7/22

Clock Cycle 1363:
 Current CPU Blocking $t0
(lw, 1600, $t0, 7, 22, 199, )
Completed 8/22

Clock Cycle 1364:
 Current CPU Blocking $t0
(lw, 1600, $t0, 8, 22, 199, )
Completed 9/22

Clock Cycle 1365:
 Current CPU Blocking $t0
(lw, 1600, $t0, 9, 22, 199, )
Completed 10/22
Memory at 428 = 60

Clock Cycle 1366:
 Current CPU Blocking $t0
(lw, 1600, $t0, 10, 22, 199, )
Completed 11/22

Clock Cycle 1367:
 Current CPU Blocking $t0
(lw, 1600, $t0, 11, 22, 199, )
Completed 12/22

Clock Cycle 1368:
 Current CPU Blocking $t0
(lw, 1600, $t0, 12, 22, 199, )
Completed 13/22

Clock Cycle 1369:
 Current CPU Blocking $t0
(lw, 1600, $t0, 13, 22, 199, )
Completed 14/22

Clock Cycle 1370:
 Current CPU Blocking $t0
(lw, 1600, $t0, 14, 22, 199, )
Completed 15/22

Clock Cycle 1371:
 Current CPU Blocking $t0
(lw, 1600, $t0, 15, 22, 199, )
Completed 16/22

Clock Cycle 1372:
 Current CPU Blocking $t0
(lw, 1600, $t0, 16, 22, 199, )
Completed 17/22

Clock Cycle 1373:
 Current CPU Blocking $t0
(lw, 1600, $t0, 17, 22, 199, )
Completed 18/22

Clock Cycle 1374:
 Current CPU Blocking $t0
(lw, 1600, $t0, 18, 22, 199, )
Completed 19/22

Clock Cycle 1375:
 Current CPU Blocking $t0
(lw, 1600, $t0, 19, 22, 199, )
Completed 20/22

Clock Cycle 1376:
 Current CPU Blocking $t0
(lw, 1600, $t0, 20, 22, 199, )
Completed 21/22

Clock Cycle 1377:
 Current CPU Blocking $t0
(lw, 1600, $t0, 21, 22, 199, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1600 $t0 on Line 199

Clock Cycle 1378:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 1592 $t0 on Line 200

Clock Cycle 1379:
 Current CPU Blocking 
(lw, 1592, $t0, 0, 0, 200, )
Started lw 1592 $t0 on Line 200
Completed 1/2
addi$t2,$t3,3420
$t2 = 4692

Clock Cycle 1380:
 Current CPU Blocking 
(lw, 1592, $t0, 1, 2, 200, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1592 $t0 on Line 200

Clock Cycle 1381:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2724 0 on Line 202

Clock Cycle 1382:
 Current CPU Blocking 
(sw, 2724, 0, 0, 0, 202, )
Started sw 2724 0 on Line 202
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3460 $t0 on Line 203

Clock Cycle 1383:
 Current CPU Blocking 
(sw, 2724, 0, 1, 12, 202, )(lw, 3460, $t0, 0, 0, 203, )
Completed 2/12
DRAM Request(Write) Issued for sw 3284 888 on Line 204

Clock Cycle 1384:
 Current CPU Blocking 
(sw, 2724, 0, 2, 12, 202, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )
Completed 3/12
DRAM Request(Write) Issued for sw 3268 888 on Line 205

Clock Cycle 1385:
 Current CPU Blocking 
(sw, 2724, 0, 3, 12, 202, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )
Completed 4/12
DRAM Request(Write) Issued for sw 880 888 on Line 206

Clock Cycle 1386:
 Current CPU Blocking 
(sw, 2724, 0, 4, 12, 202, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 5/12
DRAM Request(Read) Issued for lw 2304 $t4 on Line 207

Clock Cycle 1387:
 Current CPU Blocking 
(sw, 2724, 0, 5, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 6/12

Clock Cycle 1388:
 Current CPU Blocking $t0
(sw, 2724, 0, 6, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 7/12

Clock Cycle 1389:
 Current CPU Blocking $t0
(sw, 2724, 0, 7, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 8/12

Clock Cycle 1390:
 Current CPU Blocking $t0
(sw, 2724, 0, 8, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 9/12

Clock Cycle 1391:
 Current CPU Blocking $t0
(sw, 2724, 0, 9, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 10/12

Clock Cycle 1392:
 Current CPU Blocking $t0
(sw, 2724, 0, 10, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 11/12

Clock Cycle 1393:
 Current CPU Blocking $t0
(sw, 2724, 0, 11, 12, 202, )(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 12/12
Finished Instruction sw 2724 0 on Line 202

Clock Cycle 1394:
 Current CPU Blocking $t0
(lw, 2304, $t4, 0, 0, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Started lw 2304 $t4 on Line 207
Completed 1/2

Clock Cycle 1395:
 Current CPU Blocking $t0
(lw, 2304, $t4, 1, 2, 207, )(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2304 $t4 on Line 207

Clock Cycle 1396:
 Current CPU Blocking $t0
(lw, 3460, $t0, 0, 0, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Started lw 3460 $t0 on Line 203
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1397:
 Current CPU Blocking $t0
(lw, 3460, $t0, 1, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 2/22

Clock Cycle 1398:
 Current CPU Blocking $t0
(lw, 3460, $t0, 2, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 3/22

Clock Cycle 1399:
 Current CPU Blocking $t0
(lw, 3460, $t0, 3, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 4/22

Clock Cycle 1400:
 Current CPU Blocking $t0
(lw, 3460, $t0, 4, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 5/22

Clock Cycle 1401:
 Current CPU Blocking $t0
(lw, 3460, $t0, 5, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 6/22

Clock Cycle 1402:
 Current CPU Blocking $t0
(lw, 3460, $t0, 6, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 7/22

Clock Cycle 1403:
 Current CPU Blocking $t0
(lw, 3460, $t0, 7, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 8/22

Clock Cycle 1404:
 Current CPU Blocking $t0
(lw, 3460, $t0, 8, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 9/22

Clock Cycle 1405:
 Current CPU Blocking $t0
(lw, 3460, $t0, 9, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 10/22

Clock Cycle 1406:
 Current CPU Blocking $t0
(lw, 3460, $t0, 10, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 11/22

Clock Cycle 1407:
 Current CPU Blocking $t0
(lw, 3460, $t0, 11, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 12/22

Clock Cycle 1408:
 Current CPU Blocking $t0
(lw, 3460, $t0, 12, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 13/22

Clock Cycle 1409:
 Current CPU Blocking $t0
(lw, 3460, $t0, 13, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 14/22

Clock Cycle 1410:
 Current CPU Blocking $t0
(lw, 3460, $t0, 14, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 15/22

Clock Cycle 1411:
 Current CPU Blocking $t0
(lw, 3460, $t0, 15, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 16/22

Clock Cycle 1412:
 Current CPU Blocking $t0
(lw, 3460, $t0, 16, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 17/22

Clock Cycle 1413:
 Current CPU Blocking $t0
(lw, 3460, $t0, 17, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 18/22

Clock Cycle 1414:
 Current CPU Blocking $t0
(lw, 3460, $t0, 18, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 19/22

Clock Cycle 1415:
 Current CPU Blocking $t0
(lw, 3460, $t0, 19, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 20/22

Clock Cycle 1416:
 Current CPU Blocking $t0
(lw, 3460, $t0, 20, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 21/22

Clock Cycle 1417:
 Current CPU Blocking $t0
(lw, 3460, $t0, 21, 22, 203, )(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3460 $t0 on Line 203

Clock Cycle 1418:
 Current CPU Blocking $t0
(sw, 3284, 888, 0, 0, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )
Started sw 3284 888 on Line 204
Completed 1/2
DRAM Request(Read) Issued for lw 1012 $t0 on Line 208

Clock Cycle 1419:
 Current CPU Blocking 
(sw, 3284, 888, 1, 2, 204, )(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )(lw, 1012, $t0, 0, 0, 208, )
Completed 2/2
Finished Instruction sw 3284 888 on Line 204
addi$t1,$t4,3724
$t1 = 3724

Clock Cycle 1420:
 Current CPU Blocking 
(sw, 3268, 888, 0, 0, 205, )(sw, 880, 888, 0, 0, 206, )(lw, 1012, $t0, 0, 0, 208, )
Started sw 3268 888 on Line 205
Completed 1/2
DRAM Request(Read) Issued for lw 484 $t2 on Line 210

Clock Cycle 1421:
 Current CPU Blocking 
(sw, 3268, 888, 1, 2, 205, )(sw, 880, 888, 0, 0, 206, )(lw, 1012, $t0, 0, 0, 208, )(lw, 484, $t2, 0, 0, 210, )
Completed 2/2
Finished Instruction sw 3268 888 on Line 205
DRAM Request(Write) Issued for sw 3048 1272 on Line 211

Clock Cycle 1422:
 Current CPU Blocking 
(sw, 880, 888, 0, 0, 206, )(lw, 1012, $t0, 0, 0, 208, )(lw, 484, $t2, 0, 0, 210, )(sw, 3048, 1272, 0, 0, 211, )
Started sw 880 888 on Line 206
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1423:
 Current CPU Blocking $t2
(sw, 880, 888, 1, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 2/22

Clock Cycle 1424:
 Current CPU Blocking $t2
(sw, 880, 888, 2, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 3/22

Clock Cycle 1425:
 Current CPU Blocking $t2
(sw, 880, 888, 3, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 4/22

Clock Cycle 1426:
 Current CPU Blocking $t2
(sw, 880, 888, 4, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 5/22

Clock Cycle 1427:
 Current CPU Blocking $t2
(sw, 880, 888, 5, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 6/22

Clock Cycle 1428:
 Current CPU Blocking $t2
(sw, 880, 888, 6, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 7/22

Clock Cycle 1429:
 Current CPU Blocking $t2
(sw, 880, 888, 7, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 8/22

Clock Cycle 1430:
 Current CPU Blocking $t2
(sw, 880, 888, 8, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 9/22

Clock Cycle 1431:
 Current CPU Blocking $t2
(sw, 880, 888, 9, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 10/22
Memory at 3268 = 888
Memory at 3284 = 888

Clock Cycle 1432:
 Current CPU Blocking $t2
(sw, 880, 888, 10, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 11/22

Clock Cycle 1433:
 Current CPU Blocking $t2
(sw, 880, 888, 11, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 12/22

Clock Cycle 1434:
 Current CPU Blocking $t2
(sw, 880, 888, 12, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 13/22

Clock Cycle 1435:
 Current CPU Blocking $t2
(sw, 880, 888, 13, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 14/22

Clock Cycle 1436:
 Current CPU Blocking $t2
(sw, 880, 888, 14, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 15/22

Clock Cycle 1437:
 Current CPU Blocking $t2
(sw, 880, 888, 15, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 16/22

Clock Cycle 1438:
 Current CPU Blocking $t2
(sw, 880, 888, 16, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 17/22

Clock Cycle 1439:
 Current CPU Blocking $t2
(sw, 880, 888, 17, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 18/22

Clock Cycle 1440:
 Current CPU Blocking $t2
(sw, 880, 888, 18, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 19/22

Clock Cycle 1441:
 Current CPU Blocking $t2
(sw, 880, 888, 19, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 20/22

Clock Cycle 1442:
 Current CPU Blocking $t2
(sw, 880, 888, 20, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 21/22

Clock Cycle 1443:
 Current CPU Blocking $t2
(sw, 880, 888, 21, 22, 206, )(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 22/22
Finished Instruction sw 880 888 on Line 206

Clock Cycle 1444:
 Current CPU Blocking $t2
(lw, 484, $t2, 0, 0, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Started lw 484 $t2 on Line 210
Completed 1/2

Clock Cycle 1445:
 Current CPU Blocking $t2
(lw, 484, $t2, 1, 2, 210, )(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 2/2
$t2 = 0
Finished Instruction lw 484 $t2 on Line 210

Clock Cycle 1446:
 Current CPU Blocking $t2
(lw, 1012, $t0, 0, 0, 208, )(sw, 3048, 1272, 0, 0, 211, )
Started lw 1012 $t0 on Line 208
Completed 1/2
addi$t2,$t2,3072
$t2 = 3072

Clock Cycle 1447:
 Current CPU Blocking 
(lw, 1012, $t0, 1, 2, 208, )(sw, 3048, 1272, 0, 0, 211, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1012 $t0 on Line 208
DRAM Request(Write) Issued for sw 3492 0 on Line 213

Clock Cycle 1448:
 Current CPU Blocking 
(sw, 3048, 1272, 0, 0, 211, )(sw, 3492, 0, 0, 0, 213, )
Started sw 3048 1272 on Line 211
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t1,3260
$t0 = 6984

Clock Cycle 1449:
 Current CPU Blocking 
(sw, 3048, 1272, 1, 22, 211, )(sw, 3492, 0, 0, 0, 213, )
Completed 2/22
DRAM Request(Write) Issued for sw 3620 0 on Line 215

Clock Cycle 1450:
 Current CPU Blocking 
(sw, 3048, 1272, 2, 22, 211, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 3/22
addi$t3,$t2,3452
$t3 = 6524

Clock Cycle 1451:
 Current CPU Blocking 
(sw, 3048, 1272, 3, 22, 211, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 4/22
DRAM Request(Read) Issued for lw 2000 $t2 on Line 217

Clock Cycle 1452:
 Current CPU Blocking 
(sw, 3048, 1272, 4, 22, 211, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 2000, $t2, 0, 0, 217, )
Completed 5/22
DRAM Request(Write) Issued for sw 2460 6984 on Line 218

Clock Cycle 1453:
 Current CPU Blocking 
(sw, 3048, 1272, 5, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 2000, $t2, 0, 0, 217, )
Completed 6/22
DRAM Request(Read) Issued for lw 1776 $t1 on Line 219

Clock Cycle 1454:
 Current CPU Blocking 
(sw, 3048, 1272, 6, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 2000, $t2, 0, 0, 217, )(lw, 1776, $t1, 0, 0, 219, )
Completed 7/22

Clock Cycle 1455:
 Current CPU Blocking $t1
(sw, 3048, 1272, 7, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 8/22

Clock Cycle 1456:
 Current CPU Blocking $t1
(sw, 3048, 1272, 8, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 9/22

Clock Cycle 1457:
 Current CPU Blocking $t1
(sw, 3048, 1272, 9, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 10/22
Memory at 880 = 888

Clock Cycle 1458:
 Current CPU Blocking $t1
(sw, 3048, 1272, 10, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 11/22

Clock Cycle 1459:
 Current CPU Blocking $t1
(sw, 3048, 1272, 11, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 12/22

Clock Cycle 1460:
 Current CPU Blocking $t1
(sw, 3048, 1272, 12, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 13/22

Clock Cycle 1461:
 Current CPU Blocking $t1
(sw, 3048, 1272, 13, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 14/22

Clock Cycle 1462:
 Current CPU Blocking $t1
(sw, 3048, 1272, 14, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 15/22

Clock Cycle 1463:
 Current CPU Blocking $t1
(sw, 3048, 1272, 15, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 16/22

Clock Cycle 1464:
 Current CPU Blocking $t1
(sw, 3048, 1272, 16, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 17/22

Clock Cycle 1465:
 Current CPU Blocking $t1
(sw, 3048, 1272, 17, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 18/22

Clock Cycle 1466:
 Current CPU Blocking $t1
(sw, 3048, 1272, 18, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 19/22

Clock Cycle 1467:
 Current CPU Blocking $t1
(sw, 3048, 1272, 19, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 20/22

Clock Cycle 1468:
 Current CPU Blocking $t1
(sw, 3048, 1272, 20, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 21/22

Clock Cycle 1469:
 Current CPU Blocking $t1
(sw, 3048, 1272, 21, 22, 211, )(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 22/22
Finished Instruction sw 3048 1272 on Line 211

Clock Cycle 1470:
 Current CPU Blocking $t1
(sw, 2460, 6984, 0, 0, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Started sw 2460 6984 on Line 218
Completed 1/2

Clock Cycle 1471:
 Current CPU Blocking $t1
(sw, 2460, 6984, 1, 2, 218, )(lw, 2000, $t2, 0, 0, 217, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 1776, $t1, 0, 0, 219, )
Completed 2/2
Finished Instruction sw 2460 6984 on Line 218

Clock Cycle 1472:
 Current CPU Blocking $t1
(lw, 2000, $t2, 0, 0, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Started lw 2000 $t2 on Line 217
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1473:
 Current CPU Blocking $t1
(lw, 2000, $t2, 1, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 2/22

Clock Cycle 1474:
 Current CPU Blocking $t1
(lw, 2000, $t2, 2, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 3/22

Clock Cycle 1475:
 Current CPU Blocking $t1
(lw, 2000, $t2, 3, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 4/22

Clock Cycle 1476:
 Current CPU Blocking $t1
(lw, 2000, $t2, 4, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 5/22

Clock Cycle 1477:
 Current CPU Blocking $t1
(lw, 2000, $t2, 5, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 6/22

Clock Cycle 1478:
 Current CPU Blocking $t1
(lw, 2000, $t2, 6, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 7/22

Clock Cycle 1479:
 Current CPU Blocking $t1
(lw, 2000, $t2, 7, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 8/22

Clock Cycle 1480:
 Current CPU Blocking $t1
(lw, 2000, $t2, 8, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 9/22

Clock Cycle 1481:
 Current CPU Blocking $t1
(lw, 2000, $t2, 9, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 10/22
Memory at 2460 = 6984
Memory at 3048 = 1272

Clock Cycle 1482:
 Current CPU Blocking $t1
(lw, 2000, $t2, 10, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 11/22

Clock Cycle 1483:
 Current CPU Blocking $t1
(lw, 2000, $t2, 11, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 12/22

Clock Cycle 1484:
 Current CPU Blocking $t1
(lw, 2000, $t2, 12, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 13/22

Clock Cycle 1485:
 Current CPU Blocking $t1
(lw, 2000, $t2, 13, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 14/22

Clock Cycle 1486:
 Current CPU Blocking $t1
(lw, 2000, $t2, 14, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 15/22

Clock Cycle 1487:
 Current CPU Blocking $t1
(lw, 2000, $t2, 15, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 16/22

Clock Cycle 1488:
 Current CPU Blocking $t1
(lw, 2000, $t2, 16, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 17/22

Clock Cycle 1489:
 Current CPU Blocking $t1
(lw, 2000, $t2, 17, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 18/22

Clock Cycle 1490:
 Current CPU Blocking $t1
(lw, 2000, $t2, 18, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 19/22

Clock Cycle 1491:
 Current CPU Blocking $t1
(lw, 2000, $t2, 19, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 20/22

Clock Cycle 1492:
 Current CPU Blocking $t1
(lw, 2000, $t2, 20, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 21/22

Clock Cycle 1493:
 Current CPU Blocking $t1
(lw, 2000, $t2, 21, 22, 217, )(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2000 $t2 on Line 217

Clock Cycle 1494:
 Current CPU Blocking $t1
(lw, 1776, $t1, 0, 0, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Started lw 1776 $t1 on Line 219
Completed 1/2

Clock Cycle 1495:
 Current CPU Blocking $t1
(lw, 1776, $t1, 1, 2, 219, )(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1776 $t1 on Line 219

Clock Cycle 1496:
 Current CPU Blocking $t1
(sw, 3492, 0, 0, 0, 213, )(sw, 3620, 0, 0, 0, 215, )
Started sw 3492 0 on Line 213
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t2,324
$t1 = 324

Clock Cycle 1497:
 Current CPU Blocking 
(sw, 3492, 0, 1, 12, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 2/12
addi$t2,$t1,52
$t2 = 376

Clock Cycle 1498:
 Current CPU Blocking 
(sw, 3492, 0, 2, 12, 213, )(sw, 3620, 0, 0, 0, 215, )
Completed 3/12
DRAM Request(Read) Issued for lw 2228 $t1 on Line 222

Clock Cycle 1499:
 Current CPU Blocking 
(sw, 3492, 0, 3, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 2228, $t1, 0, 0, 222, )
Completed 4/12
DRAM Request(Read) Issued for lw 3500 $t0 on Line 223

Clock Cycle 1500:
 Current CPU Blocking 
(sw, 3492, 0, 4, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 2228, $t1, 0, 0, 222, )
Completed 5/12
DRAM Request(Read) Issued for lw 1904 $t2 on Line 224

Clock Cycle 1501:
 Current CPU Blocking 
(sw, 3492, 0, 5, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 2228, $t1, 0, 0, 222, )(lw, 1904, $t2, 0, 0, 224, )
Completed 6/12

Clock Cycle 1502:
 Current CPU Blocking $t2
(sw, 3492, 0, 6, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 7/12

Clock Cycle 1503:
 Current CPU Blocking $t2
(sw, 3492, 0, 7, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 8/12

Clock Cycle 1504:
 Current CPU Blocking $t2
(sw, 3492, 0, 8, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 9/12

Clock Cycle 1505:
 Current CPU Blocking $t2
(sw, 3492, 0, 9, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 10/12

Clock Cycle 1506:
 Current CPU Blocking $t2
(sw, 3492, 0, 10, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 11/12

Clock Cycle 1507:
 Current CPU Blocking $t2
(sw, 3492, 0, 11, 12, 213, )(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 12/12
Finished Instruction sw 3492 0 on Line 213

Clock Cycle 1508:
 Current CPU Blocking $t2
(sw, 3620, 0, 0, 0, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Started sw 3620 0 on Line 215
Completed 1/2

Clock Cycle 1509:
 Current CPU Blocking $t2
(sw, 3620, 0, 1, 2, 215, )(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 2/2
Finished Instruction sw 3620 0 on Line 215

Clock Cycle 1510:
 Current CPU Blocking $t2
(lw, 3500, $t0, 0, 0, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Started lw 3500 $t0 on Line 223
Completed 1/2

Clock Cycle 1511:
 Current CPU Blocking $t2
(lw, 3500, $t0, 1, 2, 223, )(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 223

Clock Cycle 1512:
 Current CPU Blocking $t2
(lw, 1904, $t2, 0, 0, 224, )(lw, 2228, $t1, 0, 0, 222, )
Started lw 1904 $t2 on Line 224
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1513:
 Current CPU Blocking $t2
(lw, 1904, $t2, 1, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 2/22

Clock Cycle 1514:
 Current CPU Blocking $t2
(lw, 1904, $t2, 2, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 3/22

Clock Cycle 1515:
 Current CPU Blocking $t2
(lw, 1904, $t2, 3, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 4/22

Clock Cycle 1516:
 Current CPU Blocking $t2
(lw, 1904, $t2, 4, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 5/22

Clock Cycle 1517:
 Current CPU Blocking $t2
(lw, 1904, $t2, 5, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 6/22

Clock Cycle 1518:
 Current CPU Blocking $t2
(lw, 1904, $t2, 6, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 7/22

Clock Cycle 1519:
 Current CPU Blocking $t2
(lw, 1904, $t2, 7, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 8/22

Clock Cycle 1520:
 Current CPU Blocking $t2
(lw, 1904, $t2, 8, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 9/22

Clock Cycle 1521:
 Current CPU Blocking $t2
(lw, 1904, $t2, 9, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 10/22

Clock Cycle 1522:
 Current CPU Blocking $t2
(lw, 1904, $t2, 10, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 11/22

Clock Cycle 1523:
 Current CPU Blocking $t2
(lw, 1904, $t2, 11, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 12/22

Clock Cycle 1524:
 Current CPU Blocking $t2
(lw, 1904, $t2, 12, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 13/22

Clock Cycle 1525:
 Current CPU Blocking $t2
(lw, 1904, $t2, 13, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 14/22

Clock Cycle 1526:
 Current CPU Blocking $t2
(lw, 1904, $t2, 14, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 15/22

Clock Cycle 1527:
 Current CPU Blocking $t2
(lw, 1904, $t2, 15, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 16/22

Clock Cycle 1528:
 Current CPU Blocking $t2
(lw, 1904, $t2, 16, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 17/22

Clock Cycle 1529:
 Current CPU Blocking $t2
(lw, 1904, $t2, 17, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 18/22

Clock Cycle 1530:
 Current CPU Blocking $t2
(lw, 1904, $t2, 18, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 19/22

Clock Cycle 1531:
 Current CPU Blocking $t2
(lw, 1904, $t2, 19, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 20/22

Clock Cycle 1532:
 Current CPU Blocking $t2
(lw, 1904, $t2, 20, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 21/22

Clock Cycle 1533:
 Current CPU Blocking $t2
(lw, 1904, $t2, 21, 22, 224, )(lw, 2228, $t1, 0, 0, 222, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1904 $t2 on Line 224

Clock Cycle 1534:
 Current CPU Blocking $t2
(lw, 2228, $t1, 0, 0, 222, )
Started lw 2228 $t1 on Line 222
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2192 0 on Line 225

Clock Cycle 1535:
 Current CPU Blocking 
(lw, 2228, $t1, 1, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 2/12

Clock Cycle 1536:
 Current CPU Blocking $t1
(lw, 2228, $t1, 2, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 3/12

Clock Cycle 1537:
 Current CPU Blocking $t1
(lw, 2228, $t1, 3, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 4/12

Clock Cycle 1538:
 Current CPU Blocking $t1
(lw, 2228, $t1, 4, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 5/12

Clock Cycle 1539:
 Current CPU Blocking $t1
(lw, 2228, $t1, 5, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 6/12

Clock Cycle 1540:
 Current CPU Blocking $t1
(lw, 2228, $t1, 6, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 7/12

Clock Cycle 1541:
 Current CPU Blocking $t1
(lw, 2228, $t1, 7, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 8/12

Clock Cycle 1542:
 Current CPU Blocking $t1
(lw, 2228, $t1, 8, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 9/12

Clock Cycle 1543:
 Current CPU Blocking $t1
(lw, 2228, $t1, 9, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 10/12

Clock Cycle 1544:
 Current CPU Blocking $t1
(lw, 2228, $t1, 10, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 11/12

Clock Cycle 1545:
 Current CPU Blocking $t1
(lw, 2228, $t1, 11, 12, 222, )(sw, 2192, 0, 0, 0, 225, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2228 $t1 on Line 222

Clock Cycle 1546:
 Current CPU Blocking $t1
(sw, 2192, 0, 0, 0, 225, )
Started sw 2192 0 on Line 225
Completed 1/2
DRAM Request(Write) Issued for sw 2924 0 on Line 226

Clock Cycle 1547:
 Current CPU Blocking 
(sw, 2192, 0, 1, 2, 225, )(sw, 2924, 0, 0, 0, 226, )
Completed 2/2
Finished Instruction sw 2192 0 on Line 225
addi$t0,$t2,2320
$t0 = 2320

Clock Cycle 1548:
 Current CPU Blocking 
(sw, 2924, 0, 0, 0, 226, )
Started sw 2924 0 on Line 226
Completed 1/2
DRAM Request(Read) Issued for lw 2444 $t3 on Line 228

Clock Cycle 1549:
 Current CPU Blocking 
(sw, 2924, 0, 1, 2, 226, )(lw, 2444, $t3, 0, 0, 228, )
Completed 2/2
Finished Instruction sw 2924 0 on Line 226
DRAM Request(Write) Issued for sw 336 2320 on Line 229

Clock Cycle 1550:
 Current CPU Blocking 
(lw, 2444, $t3, 0, 0, 228, )(sw, 336, 2320, 0, 0, 229, )
Started lw 2444 $t3 on Line 228
Completed 1/2

Clock Cycle 1551:
 Current CPU Blocking $t3
(lw, 2444, $t3, 1, 2, 228, )(sw, 336, 2320, 0, 0, 229, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2444 $t3 on Line 228

Clock Cycle 1552:
 Current CPU Blocking $t3
(sw, 336, 2320, 0, 0, 229, )
Started sw 336 2320 on Line 229
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t3,3220
$t2 = 3220

Clock Cycle 1553:
 Current CPU Blocking 
(sw, 336, 2320, 1, 22, 229, )
Completed 2/22
DRAM Request(Read) Issued for lw 752 $t2 on Line 231

Clock Cycle 1554:
 Current CPU Blocking 
(sw, 336, 2320, 2, 22, 229, )(lw, 752, $t2, 0, 0, 231, )
Completed 3/22
DRAM Request(Read) Issued for lw 28 $t1 on Line 232

Clock Cycle 1555:
 Current CPU Blocking 
(sw, 336, 2320, 3, 22, 229, )(lw, 752, $t2, 0, 0, 231, )(lw, 28, $t1, 0, 0, 232, )
Completed 4/22

Clock Cycle 1556:
 Current CPU Blocking $t1
(sw, 336, 2320, 4, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 5/22

Clock Cycle 1557:
 Current CPU Blocking $t1
(sw, 336, 2320, 5, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 6/22

Clock Cycle 1558:
 Current CPU Blocking $t1
(sw, 336, 2320, 6, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 7/22

Clock Cycle 1559:
 Current CPU Blocking $t1
(sw, 336, 2320, 7, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 8/22

Clock Cycle 1560:
 Current CPU Blocking $t1
(sw, 336, 2320, 8, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 9/22

Clock Cycle 1561:
 Current CPU Blocking $t1
(sw, 336, 2320, 9, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 10/22

Clock Cycle 1562:
 Current CPU Blocking $t1
(sw, 336, 2320, 10, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 11/22

Clock Cycle 1563:
 Current CPU Blocking $t1
(sw, 336, 2320, 11, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 12/22

Clock Cycle 1564:
 Current CPU Blocking $t1
(sw, 336, 2320, 12, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 13/22

Clock Cycle 1565:
 Current CPU Blocking $t1
(sw, 336, 2320, 13, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 14/22

Clock Cycle 1566:
 Current CPU Blocking $t1
(sw, 336, 2320, 14, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 15/22

Clock Cycle 1567:
 Current CPU Blocking $t1
(sw, 336, 2320, 15, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 16/22

Clock Cycle 1568:
 Current CPU Blocking $t1
(sw, 336, 2320, 16, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 17/22

Clock Cycle 1569:
 Current CPU Blocking $t1
(sw, 336, 2320, 17, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 18/22

Clock Cycle 1570:
 Current CPU Blocking $t1
(sw, 336, 2320, 18, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 19/22

Clock Cycle 1571:
 Current CPU Blocking $t1
(sw, 336, 2320, 19, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 20/22

Clock Cycle 1572:
 Current CPU Blocking $t1
(sw, 336, 2320, 20, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 21/22

Clock Cycle 1573:
 Current CPU Blocking $t1
(sw, 336, 2320, 21, 22, 229, )(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 22/22
Finished Instruction sw 336 2320 on Line 229

Clock Cycle 1574:
 Current CPU Blocking $t1
(lw, 28, $t1, 0, 0, 232, )(lw, 752, $t2, 0, 0, 231, )
Started lw 28 $t1 on Line 232
Completed 1/2

Clock Cycle 1575:
 Current CPU Blocking $t1
(lw, 28, $t1, 1, 2, 232, )(lw, 752, $t2, 0, 0, 231, )
Completed 2/2
$t1 = 0
Finished Instruction lw 28 $t1 on Line 232

Clock Cycle 1576:
 Current CPU Blocking $t1
(lw, 752, $t2, 0, 0, 231, )
Started lw 752 $t2 on Line 231
Completed 1/2
addi$t3,$t1,2204
$t3 = 2204

Clock Cycle 1577:
 Current CPU Blocking 
(lw, 752, $t2, 1, 2, 231, )
Completed 2/2
$t2 = 0
Finished Instruction lw 752 $t2 on Line 231
DRAM Request(Write) Issued for sw 3624 0 on Line 234

Clock Cycle 1578:
 Current CPU Blocking 
(sw, 3624, 0, 0, 0, 234, )
Started sw 3624 0 on Line 234
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 364 $t3 on Line 235

Clock Cycle 1579:
 Current CPU Blocking 
(sw, 3624, 0, 1, 22, 234, )(lw, 364, $t3, 0, 0, 235, )
Completed 2/22
DRAM Request(Write) Issued for sw 3232 0 on Line 236

Clock Cycle 1580:
 Current CPU Blocking 
(sw, 3624, 0, 2, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 3/22
addi$t1,$t0,2604
$t1 = 4924

Clock Cycle 1581:
 Current CPU Blocking 
(sw, 3624, 0, 3, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 4/22

Clock Cycle 1582:
 Current CPU Blocking $t3
(sw, 3624, 0, 4, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 5/22

Clock Cycle 1583:
 Current CPU Blocking $t3
(sw, 3624, 0, 5, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 6/22

Clock Cycle 1584:
 Current CPU Blocking $t3
(sw, 3624, 0, 6, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 7/22

Clock Cycle 1585:
 Current CPU Blocking $t3
(sw, 3624, 0, 7, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 8/22

Clock Cycle 1586:
 Current CPU Blocking $t3
(sw, 3624, 0, 8, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 9/22

Clock Cycle 1587:
 Current CPU Blocking $t3
(sw, 3624, 0, 9, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 10/22
Memory at 336 = 2320

Clock Cycle 1588:
 Current CPU Blocking $t3
(sw, 3624, 0, 10, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 11/22

Clock Cycle 1589:
 Current CPU Blocking $t3
(sw, 3624, 0, 11, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 12/22

Clock Cycle 1590:
 Current CPU Blocking $t3
(sw, 3624, 0, 12, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 13/22

Clock Cycle 1591:
 Current CPU Blocking $t3
(sw, 3624, 0, 13, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 14/22

Clock Cycle 1592:
 Current CPU Blocking $t3
(sw, 3624, 0, 14, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 15/22

Clock Cycle 1593:
 Current CPU Blocking $t3
(sw, 3624, 0, 15, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 16/22

Clock Cycle 1594:
 Current CPU Blocking $t3
(sw, 3624, 0, 16, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 17/22

Clock Cycle 1595:
 Current CPU Blocking $t3
(sw, 3624, 0, 17, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 18/22

Clock Cycle 1596:
 Current CPU Blocking $t3
(sw, 3624, 0, 18, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 19/22

Clock Cycle 1597:
 Current CPU Blocking $t3
(sw, 3624, 0, 19, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 20/22

Clock Cycle 1598:
 Current CPU Blocking $t3
(sw, 3624, 0, 20, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 21/22

Clock Cycle 1599:
 Current CPU Blocking $t3
(sw, 3624, 0, 21, 22, 234, )(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 22/22
Finished Instruction sw 3624 0 on Line 234

Clock Cycle 1600:
 Current CPU Blocking $t3
(sw, 3232, 0, 0, 0, 236, )(lw, 364, $t3, 0, 0, 235, )
Started sw 3232 0 on Line 236
Completed 1/2

Clock Cycle 1601:
 Current CPU Blocking $t3
(sw, 3232, 0, 1, 2, 236, )(lw, 364, $t3, 0, 0, 235, )
Completed 2/2
Finished Instruction sw 3232 0 on Line 236

Clock Cycle 1602:
 Current CPU Blocking $t3
(lw, 364, $t3, 0, 0, 235, )
Started lw 364 $t3 on Line 235
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1603:
 Current CPU Blocking $t3
(lw, 364, $t3, 1, 22, 235, )
Completed 2/22

Clock Cycle 1604:
 Current CPU Blocking $t3
(lw, 364, $t3, 2, 22, 235, )
Completed 3/22

Clock Cycle 1605:
 Current CPU Blocking $t3
(lw, 364, $t3, 3, 22, 235, )
Completed 4/22

Clock Cycle 1606:
 Current CPU Blocking $t3
(lw, 364, $t3, 4, 22, 235, )
Completed 5/22

Clock Cycle 1607:
 Current CPU Blocking $t3
(lw, 364, $t3, 5, 22, 235, )
Completed 6/22

Clock Cycle 1608:
 Current CPU Blocking $t3
(lw, 364, $t3, 6, 22, 235, )
Completed 7/22

Clock Cycle 1609:
 Current CPU Blocking $t3
(lw, 364, $t3, 7, 22, 235, )
Completed 8/22

Clock Cycle 1610:
 Current CPU Blocking $t3
(lw, 364, $t3, 8, 22, 235, )
Completed 9/22

Clock Cycle 1611:
 Current CPU Blocking $t3
(lw, 364, $t3, 9, 22, 235, )
Completed 10/22

Clock Cycle 1612:
 Current CPU Blocking $t3
(lw, 364, $t3, 10, 22, 235, )
Completed 11/22

Clock Cycle 1613:
 Current CPU Blocking $t3
(lw, 364, $t3, 11, 22, 235, )
Completed 12/22

Clock Cycle 1614:
 Current CPU Blocking $t3
(lw, 364, $t3, 12, 22, 235, )
Completed 13/22

Clock Cycle 1615:
 Current CPU Blocking $t3
(lw, 364, $t3, 13, 22, 235, )
Completed 14/22

Clock Cycle 1616:
 Current CPU Blocking $t3
(lw, 364, $t3, 14, 22, 235, )
Completed 15/22

Clock Cycle 1617:
 Current CPU Blocking $t3
(lw, 364, $t3, 15, 22, 235, )
Completed 16/22

Clock Cycle 1618:
 Current CPU Blocking $t3
(lw, 364, $t3, 16, 22, 235, )
Completed 17/22

Clock Cycle 1619:
 Current CPU Blocking $t3
(lw, 364, $t3, 17, 22, 235, )
Completed 18/22

Clock Cycle 1620:
 Current CPU Blocking $t3
(lw, 364, $t3, 18, 22, 235, )
Completed 19/22

Clock Cycle 1621:
 Current CPU Blocking $t3
(lw, 364, $t3, 19, 22, 235, )
Completed 20/22

Clock Cycle 1622:
 Current CPU Blocking $t3
(lw, 364, $t3, 20, 22, 235, )
Completed 21/22

Clock Cycle 1623:
 Current CPU Blocking $t3
(lw, 364, $t3, 21, 22, 235, )
Completed 22/22
$t3 = 0
Finished Instruction lw 364 $t3 on Line 235

Clock Cycle 1624:
 Current CPU Blocking $t3

addi$t2,$t3,3200
$t2 = 3200

Clock Cycle 1625:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 396 3200 on Line 239

Clock Cycle 1626:
 Current CPU Blocking 
(sw, 396, 3200, 0, 0, 239, )
Started sw 396 3200 on Line 239
Completed 1/2
addi$t3,$t4,2548
$t3 = 2548

Clock Cycle 1627:
 Current CPU Blocking 
(sw, 396, 3200, 1, 2, 239, )
Completed 2/2
Finished Instruction sw 396 3200 on Line 239
DRAM Request(Write) Issued for sw 1252 0 on Line 241

Clock Cycle 1628:
 Current CPU Blocking 
(sw, 1252, 0, 0, 0, 241, )
Started sw 1252 0 on Line 241
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,268
$t2 = 5192

Clock Cycle 1629:
 Current CPU Blocking 
(sw, 1252, 0, 1, 22, 241, )
Completed 2/22
addi$t2,$t3,1136
$t2 = 3684

Clock Cycle 1630:
 Current CPU Blocking 
(sw, 1252, 0, 2, 22, 241, )
Completed 3/22
DRAM Request(Write) Issued for sw 2780 2320 on Line 244

Clock Cycle 1631:
 Current CPU Blocking 
(sw, 1252, 0, 3, 22, 241, )(sw, 2780, 2320, 0, 0, 244, )
Completed 4/22
DRAM Request(Read) Issued for lw 3672 $t1 on Line 245

Clock Cycle 1632:
 Current CPU Blocking 
(sw, 1252, 0, 4, 22, 241, )(sw, 2780, 2320, 0, 0, 244, )(lw, 3672, $t1, 0, 0, 245, )
Completed 5/22
DRAM Request(Write) Issued for sw 2168 0 on Line 246

Clock Cycle 1633:
 Current CPU Blocking 
(sw, 1252, 0, 5, 22, 241, )(sw, 2780, 2320, 0, 0, 244, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2168, 0, 0, 0, 246, )
Completed 6/22
DRAM Request(Read) Issued for lw 2792 $t4 on Line 247

Clock Cycle 1634:
 Current CPU Blocking 
(sw, 1252, 0, 6, 22, 241, )(sw, 2780, 2320, 0, 0, 244, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 7/22

Clock Cycle 1635:
 Current CPU Blocking $t1
(sw, 1252, 0, 7, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 8/22

Clock Cycle 1636:
 Current CPU Blocking $t1
(sw, 1252, 0, 8, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 9/22

Clock Cycle 1637:
 Current CPU Blocking $t1
(sw, 1252, 0, 9, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 10/22
Memory at 396 = 3200

Clock Cycle 1638:
 Current CPU Blocking $t1
(sw, 1252, 0, 10, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 11/22

Clock Cycle 1639:
 Current CPU Blocking $t1
(sw, 1252, 0, 11, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 12/22

Clock Cycle 1640:
 Current CPU Blocking $t1
(sw, 1252, 0, 12, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 13/22

Clock Cycle 1641:
 Current CPU Blocking $t1
(sw, 1252, 0, 13, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 14/22

Clock Cycle 1642:
 Current CPU Blocking $t1
(sw, 1252, 0, 14, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 15/22

Clock Cycle 1643:
 Current CPU Blocking $t1
(sw, 1252, 0, 15, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 16/22

Clock Cycle 1644:
 Current CPU Blocking $t1
(sw, 1252, 0, 16, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 17/22

Clock Cycle 1645:
 Current CPU Blocking $t1
(sw, 1252, 0, 17, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 18/22

Clock Cycle 1646:
 Current CPU Blocking $t1
(sw, 1252, 0, 18, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 19/22

Clock Cycle 1647:
 Current CPU Blocking $t1
(sw, 1252, 0, 19, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 20/22

Clock Cycle 1648:
 Current CPU Blocking $t1
(sw, 1252, 0, 20, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 21/22

Clock Cycle 1649:
 Current CPU Blocking $t1
(sw, 1252, 0, 21, 22, 241, )(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 22/22
Finished Instruction sw 1252 0 on Line 241

Clock Cycle 1650:
 Current CPU Blocking $t1
(lw, 3672, $t1, 0, 0, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Started lw 3672 $t1 on Line 245
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1651:
 Current CPU Blocking $t1
(lw, 3672, $t1, 1, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 2/22

Clock Cycle 1652:
 Current CPU Blocking $t1
(lw, 3672, $t1, 2, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 3/22

Clock Cycle 1653:
 Current CPU Blocking $t1
(lw, 3672, $t1, 3, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 4/22

Clock Cycle 1654:
 Current CPU Blocking $t1
(lw, 3672, $t1, 4, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 5/22

Clock Cycle 1655:
 Current CPU Blocking $t1
(lw, 3672, $t1, 5, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 6/22

Clock Cycle 1656:
 Current CPU Blocking $t1
(lw, 3672, $t1, 6, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 7/22

Clock Cycle 1657:
 Current CPU Blocking $t1
(lw, 3672, $t1, 7, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 8/22

Clock Cycle 1658:
 Current CPU Blocking $t1
(lw, 3672, $t1, 8, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 9/22

Clock Cycle 1659:
 Current CPU Blocking $t1
(lw, 3672, $t1, 9, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 10/22

Clock Cycle 1660:
 Current CPU Blocking $t1
(lw, 3672, $t1, 10, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 11/22

Clock Cycle 1661:
 Current CPU Blocking $t1
(lw, 3672, $t1, 11, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 12/22

Clock Cycle 1662:
 Current CPU Blocking $t1
(lw, 3672, $t1, 12, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 13/22

Clock Cycle 1663:
 Current CPU Blocking $t1
(lw, 3672, $t1, 13, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 14/22

Clock Cycle 1664:
 Current CPU Blocking $t1
(lw, 3672, $t1, 14, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 15/22

Clock Cycle 1665:
 Current CPU Blocking $t1
(lw, 3672, $t1, 15, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 16/22

Clock Cycle 1666:
 Current CPU Blocking $t1
(lw, 3672, $t1, 16, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 17/22

Clock Cycle 1667:
 Current CPU Blocking $t1
(lw, 3672, $t1, 17, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 18/22

Clock Cycle 1668:
 Current CPU Blocking $t1
(lw, 3672, $t1, 18, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 19/22

Clock Cycle 1669:
 Current CPU Blocking $t1
(lw, 3672, $t1, 19, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 20/22

Clock Cycle 1670:
 Current CPU Blocking $t1
(lw, 3672, $t1, 20, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 21/22

Clock Cycle 1671:
 Current CPU Blocking $t1
(lw, 3672, $t1, 21, 22, 245, )(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3672 $t1 on Line 245

Clock Cycle 1672:
 Current CPU Blocking $t1
(sw, 2780, 2320, 0, 0, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )
Started sw 2780 2320 on Line 244
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3900 $t1 on Line 248

Clock Cycle 1673:
 Current CPU Blocking 
(sw, 2780, 2320, 1, 12, 244, )(sw, 2168, 0, 0, 0, 246, )(lw, 2792, $t4, 0, 0, 247, )(lw, 3900, $t1, 0, 0, 248, )
Completed 2/12

Clock Cycle 1674:
 Current CPU Blocking $t4
(sw, 2780, 2320, 2, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 3/12

Clock Cycle 1675:
 Current CPU Blocking $t4
(sw, 2780, 2320, 3, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 4/12

Clock Cycle 1676:
 Current CPU Blocking $t4
(sw, 2780, 2320, 4, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 5/12

Clock Cycle 1677:
 Current CPU Blocking $t4
(sw, 2780, 2320, 5, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 6/12

Clock Cycle 1678:
 Current CPU Blocking $t4
(sw, 2780, 2320, 6, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 7/12

Clock Cycle 1679:
 Current CPU Blocking $t4
(sw, 2780, 2320, 7, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 8/12

Clock Cycle 1680:
 Current CPU Blocking $t4
(sw, 2780, 2320, 8, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 9/12

Clock Cycle 1681:
 Current CPU Blocking $t4
(sw, 2780, 2320, 9, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 10/12

Clock Cycle 1682:
 Current CPU Blocking $t4
(sw, 2780, 2320, 10, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 11/12

Clock Cycle 1683:
 Current CPU Blocking $t4
(sw, 2780, 2320, 11, 12, 244, )(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 12/12
Finished Instruction sw 2780 2320 on Line 244

Clock Cycle 1684:
 Current CPU Blocking $t4
(lw, 2792, $t4, 0, 0, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Started lw 2792 $t4 on Line 247
Completed 1/2

Clock Cycle 1685:
 Current CPU Blocking $t4
(lw, 2792, $t4, 1, 2, 247, )(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2792 $t4 on Line 247

Clock Cycle 1686:
 Current CPU Blocking $t4
(sw, 2168, 0, 0, 0, 246, )(lw, 3900, $t1, 0, 0, 248, )
Started sw 2168 0 on Line 246
Completed 1/2
DRAM Request(Read) Issued for lw 2324 $t4 on Line 249

Clock Cycle 1687:
 Current CPU Blocking 
(sw, 2168, 0, 1, 2, 246, )(lw, 2324, $t4, 0, 0, 249, )(lw, 3900, $t1, 0, 0, 248, )
Completed 2/2
Finished Instruction sw 2168 0 on Line 246

Clock Cycle 1688:
 Current CPU Blocking $t4
(lw, 2324, $t4, 0, 0, 249, )(lw, 3900, $t1, 0, 0, 248, )
Started lw 2324 $t4 on Line 249
Completed 1/2

Clock Cycle 1689:
 Current CPU Blocking $t4
(lw, 2324, $t4, 1, 2, 249, )(lw, 3900, $t1, 0, 0, 248, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2324 $t4 on Line 249

Clock Cycle 1690:
 Current CPU Blocking $t4
(lw, 3900, $t1, 0, 0, 248, )
Started lw 3900 $t1 on Line 248
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 256 0 on Line 250

Clock Cycle 1691:
 Current CPU Blocking 
(lw, 3900, $t1, 1, 22, 248, )(sw, 256, 0, 0, 0, 250, )
Completed 2/22
DRAM Request(Read) Issued for lw 3360 $t4 on Line 251

Clock Cycle 1692:
 Current CPU Blocking 
(lw, 3900, $t1, 2, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 3/22

Clock Cycle 1693:
 Current CPU Blocking $t4
(lw, 3900, $t1, 3, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 4/22

Clock Cycle 1694:
 Current CPU Blocking $t4
(lw, 3900, $t1, 4, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 5/22

Clock Cycle 1695:
 Current CPU Blocking $t4
(lw, 3900, $t1, 5, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 6/22

Clock Cycle 1696:
 Current CPU Blocking $t4
(lw, 3900, $t1, 6, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 7/22

Clock Cycle 1697:
 Current CPU Blocking $t4
(lw, 3900, $t1, 7, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 8/22

Clock Cycle 1698:
 Current CPU Blocking $t4
(lw, 3900, $t1, 8, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 9/22

Clock Cycle 1699:
 Current CPU Blocking $t4
(lw, 3900, $t1, 9, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 10/22
Memory at 2780 = 2320

Clock Cycle 1700:
 Current CPU Blocking $t4
(lw, 3900, $t1, 10, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 11/22

Clock Cycle 1701:
 Current CPU Blocking $t4
(lw, 3900, $t1, 11, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 12/22

Clock Cycle 1702:
 Current CPU Blocking $t4
(lw, 3900, $t1, 12, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 13/22

Clock Cycle 1703:
 Current CPU Blocking $t4
(lw, 3900, $t1, 13, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 14/22

Clock Cycle 1704:
 Current CPU Blocking $t4
(lw, 3900, $t1, 14, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 15/22

Clock Cycle 1705:
 Current CPU Blocking $t4
(lw, 3900, $t1, 15, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 16/22

Clock Cycle 1706:
 Current CPU Blocking $t4
(lw, 3900, $t1, 16, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 17/22

Clock Cycle 1707:
 Current CPU Blocking $t4
(lw, 3900, $t1, 17, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 18/22

Clock Cycle 1708:
 Current CPU Blocking $t4
(lw, 3900, $t1, 18, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 19/22

Clock Cycle 1709:
 Current CPU Blocking $t4
(lw, 3900, $t1, 19, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 20/22

Clock Cycle 1710:
 Current CPU Blocking $t4
(lw, 3900, $t1, 20, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 21/22

Clock Cycle 1711:
 Current CPU Blocking $t4
(lw, 3900, $t1, 21, 22, 248, )(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3900 $t1 on Line 248

Clock Cycle 1712:
 Current CPU Blocking $t4
(lw, 3360, $t4, 0, 0, 251, )(sw, 256, 0, 0, 0, 250, )
Started lw 3360 $t4 on Line 251
Completed 1/2

Clock Cycle 1713:
 Current CPU Blocking $t4
(lw, 3360, $t4, 1, 2, 251, )(sw, 256, 0, 0, 0, 250, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 251

Clock Cycle 1714:
 Current CPU Blocking $t4
(sw, 256, 0, 0, 0, 250, )
Started sw 256 0 on Line 250
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,2936
$t4 = 6620

Clock Cycle 1715:
 Current CPU Blocking 
(sw, 256, 0, 1, 12, 250, )
Completed 2/12
DRAM Request(Read) Issued for lw 1504 $t3 on Line 253

Clock Cycle 1716:
 Current CPU Blocking 
(sw, 256, 0, 2, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 3/12
addi$t1,$t0,2956
$t1 = 5276

Clock Cycle 1717:
 Current CPU Blocking 
(sw, 256, 0, 3, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 4/12
addi$t0,$t4,2388
$t0 = 9008

Clock Cycle 1718:
 Current CPU Blocking 
(sw, 256, 0, 4, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 5/12

Clock Cycle 1719:
 Current CPU Blocking $t3
(sw, 256, 0, 5, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 6/12

Clock Cycle 1720:
 Current CPU Blocking $t3
(sw, 256, 0, 6, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 7/12

Clock Cycle 1721:
 Current CPU Blocking $t3
(sw, 256, 0, 7, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 8/12

Clock Cycle 1722:
 Current CPU Blocking $t3
(sw, 256, 0, 8, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 9/12

Clock Cycle 1723:
 Current CPU Blocking $t3
(sw, 256, 0, 9, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 10/12

Clock Cycle 1724:
 Current CPU Blocking $t3
(sw, 256, 0, 10, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 11/12

Clock Cycle 1725:
 Current CPU Blocking $t3
(sw, 256, 0, 11, 12, 250, )(lw, 1504, $t3, 0, 0, 253, )
Completed 12/12
Finished Instruction sw 256 0 on Line 250

Clock Cycle 1726:
 Current CPU Blocking $t3
(lw, 1504, $t3, 0, 0, 253, )
Started lw 1504 $t3 on Line 253
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1727:
 Current CPU Blocking $t3
(lw, 1504, $t3, 1, 22, 253, )
Completed 2/22

Clock Cycle 1728:
 Current CPU Blocking $t3
(lw, 1504, $t3, 2, 22, 253, )
Completed 3/22

Clock Cycle 1729:
 Current CPU Blocking $t3
(lw, 1504, $t3, 3, 22, 253, )
Completed 4/22

Clock Cycle 1730:
 Current CPU Blocking $t3
(lw, 1504, $t3, 4, 22, 253, )
Completed 5/22

Clock Cycle 1731:
 Current CPU Blocking $t3
(lw, 1504, $t3, 5, 22, 253, )
Completed 6/22

Clock Cycle 1732:
 Current CPU Blocking $t3
(lw, 1504, $t3, 6, 22, 253, )
Completed 7/22

Clock Cycle 1733:
 Current CPU Blocking $t3
(lw, 1504, $t3, 7, 22, 253, )
Completed 8/22

Clock Cycle 1734:
 Current CPU Blocking $t3
(lw, 1504, $t3, 8, 22, 253, )
Completed 9/22

Clock Cycle 1735:
 Current CPU Blocking $t3
(lw, 1504, $t3, 9, 22, 253, )
Completed 10/22

Clock Cycle 1736:
 Current CPU Blocking $t3
(lw, 1504, $t3, 10, 22, 253, )
Completed 11/22

Clock Cycle 1737:
 Current CPU Blocking $t3
(lw, 1504, $t3, 11, 22, 253, )
Completed 12/22

Clock Cycle 1738:
 Current CPU Blocking $t3
(lw, 1504, $t3, 12, 22, 253, )
Completed 13/22

Clock Cycle 1739:
 Current CPU Blocking $t3
(lw, 1504, $t3, 13, 22, 253, )
Completed 14/22

Clock Cycle 1740:
 Current CPU Blocking $t3
(lw, 1504, $t3, 14, 22, 253, )
Completed 15/22

Clock Cycle 1741:
 Current CPU Blocking $t3
(lw, 1504, $t3, 15, 22, 253, )
Completed 16/22

Clock Cycle 1742:
 Current CPU Blocking $t3
(lw, 1504, $t3, 16, 22, 253, )
Completed 17/22

Clock Cycle 1743:
 Current CPU Blocking $t3
(lw, 1504, $t3, 17, 22, 253, )
Completed 18/22

Clock Cycle 1744:
 Current CPU Blocking $t3
(lw, 1504, $t3, 18, 22, 253, )
Completed 19/22

Clock Cycle 1745:
 Current CPU Blocking $t3
(lw, 1504, $t3, 19, 22, 253, )
Completed 20/22

Clock Cycle 1746:
 Current CPU Blocking $t3
(lw, 1504, $t3, 20, 22, 253, )
Completed 21/22

Clock Cycle 1747:
 Current CPU Blocking $t3
(lw, 1504, $t3, 21, 22, 253, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1504 $t3 on Line 253

Clock Cycle 1748:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 1704 0 on Line 256

Clock Cycle 1749:
 Current CPU Blocking 
(sw, 1704, 0, 0, 0, 256, )
Started sw 1704 0 on Line 256
Completed 1/2
DRAM Request(Write) Issued for sw 3344 5276 on Line 257

Clock Cycle 1750:
 Current CPU Blocking 
(sw, 1704, 0, 1, 2, 256, )(sw, 3344, 5276, 0, 0, 257, )
Completed 2/2
Finished Instruction sw 1704 0 on Line 256
DRAM Request(Write) Issued for sw 1980 5276 on Line 258

Clock Cycle 1751:
 Current CPU Blocking 
(sw, 3344, 5276, 0, 0, 257, )(sw, 1980, 5276, 0, 0, 258, )
Started sw 3344 5276 on Line 257
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1428 5276 on Line 259

Clock Cycle 1752:
 Current CPU Blocking 
(sw, 3344, 5276, 1, 22, 257, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 2/22
DRAM Request(Read) Issued for lw 3640 $t3 on Line 260

Clock Cycle 1753:
 Current CPU Blocking 
(sw, 3344, 5276, 2, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 3/22
addi$t0,$t0,3372
$t0 = 12380

Clock Cycle 1754:
 Current CPU Blocking 
(sw, 3344, 5276, 3, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 4/22
DRAM Request(Write) Issued for sw 3600 6620 on Line 262

Clock Cycle 1755:
 Current CPU Blocking 
(sw, 3344, 5276, 4, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 5/22
DRAM Request(Read) Issued for lw 3360 $t0 on Line 263

Clock Cycle 1756:
 Current CPU Blocking 
(sw, 3344, 5276, 5, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 6/22
addi$t2,$t4,812
$t2 = 7432

Clock Cycle 1757:
 Current CPU Blocking 
(sw, 3344, 5276, 6, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 7/22
DRAM Request(Read) Issued for lw 3228 $t1 on Line 265

Clock Cycle 1758:
 Current CPU Blocking 
(sw, 3344, 5276, 7, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 8/22

Clock Cycle 1759:
 Current CPU Blocking $t3
(sw, 3344, 5276, 8, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 9/22

Clock Cycle 1760:
 Current CPU Blocking $t3
(sw, 3344, 5276, 9, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 10/22

Clock Cycle 1761:
 Current CPU Blocking $t3
(sw, 3344, 5276, 10, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 11/22

Clock Cycle 1762:
 Current CPU Blocking $t3
(sw, 3344, 5276, 11, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 12/22

Clock Cycle 1763:
 Current CPU Blocking $t3
(sw, 3344, 5276, 12, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 13/22

Clock Cycle 1764:
 Current CPU Blocking $t3
(sw, 3344, 5276, 13, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 14/22

Clock Cycle 1765:
 Current CPU Blocking $t3
(sw, 3344, 5276, 14, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 15/22

Clock Cycle 1766:
 Current CPU Blocking $t3
(sw, 3344, 5276, 15, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 16/22

Clock Cycle 1767:
 Current CPU Blocking $t3
(sw, 3344, 5276, 16, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 17/22

Clock Cycle 1768:
 Current CPU Blocking $t3
(sw, 3344, 5276, 17, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 18/22

Clock Cycle 1769:
 Current CPU Blocking $t3
(sw, 3344, 5276, 18, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 19/22

Clock Cycle 1770:
 Current CPU Blocking $t3
(sw, 3344, 5276, 19, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 20/22

Clock Cycle 1771:
 Current CPU Blocking $t3
(sw, 3344, 5276, 20, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 21/22

Clock Cycle 1772:
 Current CPU Blocking $t3
(sw, 3344, 5276, 21, 22, 257, )(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 22/22
Finished Instruction sw 3344 5276 on Line 257

Clock Cycle 1773:
 Current CPU Blocking $t3
(lw, 3640, $t3, 0, 0, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Started lw 3640 $t3 on Line 260
Completed 1/2

Clock Cycle 1774:
 Current CPU Blocking $t3
(lw, 3640, $t3, 1, 2, 260, )(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3640 $t3 on Line 260

Clock Cycle 1775:
 Current CPU Blocking $t3
(sw, 3600, 6620, 0, 0, 262, )(lw, 3360, $t0, 0, 0, 263, )(lw, 3228, $t1, 0, 0, 265, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Started sw 3600 6620 on Line 262
Completed 1/2

Clock Cycle 1776:
 Current CPU Blocking $t1
(sw, 3600, 6620, 1, 2, 262, )(lw, 3228, $t1, 0, 0, 265, )(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 2/2
Finished Instruction sw 3600 6620 on Line 262

Clock Cycle 1777:
 Current CPU Blocking $t1
(lw, 3228, $t1, 0, 0, 265, )(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Started lw 3228 $t1 on Line 265
Completed 1/2

Clock Cycle 1778:
 Current CPU Blocking $t1
(lw, 3228, $t1, 1, 2, 265, )(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3228 $t1 on Line 265

Clock Cycle 1779:
 Current CPU Blocking $t1
(lw, 3360, $t0, 0, 0, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Started lw 3360 $t0 on Line 263
Completed 1/2
addi$t3,$t1,3096
$t3 = 3096

Clock Cycle 1780:
 Current CPU Blocking 
(lw, 3360, $t0, 1, 2, 263, )(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3360 $t0 on Line 263
DRAM Request(Read) Issued for lw 544 $t2 on Line 267

Clock Cycle 1781:
 Current CPU Blocking 
(sw, 1980, 5276, 0, 0, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Started sw 1980 5276 on Line 258
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1782:
 Current CPU Blocking $t2
(sw, 1980, 5276, 1, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 2/22

Clock Cycle 1783:
 Current CPU Blocking $t2
(sw, 1980, 5276, 2, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 3/22

Clock Cycle 1784:
 Current CPU Blocking $t2
(sw, 1980, 5276, 3, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 4/22

Clock Cycle 1785:
 Current CPU Blocking $t2
(sw, 1980, 5276, 4, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 5/22

Clock Cycle 1786:
 Current CPU Blocking $t2
(sw, 1980, 5276, 5, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 6/22

Clock Cycle 1787:
 Current CPU Blocking $t2
(sw, 1980, 5276, 6, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 7/22

Clock Cycle 1788:
 Current CPU Blocking $t2
(sw, 1980, 5276, 7, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 8/22

Clock Cycle 1789:
 Current CPU Blocking $t2
(sw, 1980, 5276, 8, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 9/22

Clock Cycle 1790:
 Current CPU Blocking $t2
(sw, 1980, 5276, 9, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 10/22
Memory at 3344 = 5276
Memory at 3600 = 6620

Clock Cycle 1791:
 Current CPU Blocking $t2
(sw, 1980, 5276, 10, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 11/22

Clock Cycle 1792:
 Current CPU Blocking $t2
(sw, 1980, 5276, 11, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 12/22

Clock Cycle 1793:
 Current CPU Blocking $t2
(sw, 1980, 5276, 12, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 13/22

Clock Cycle 1794:
 Current CPU Blocking $t2
(sw, 1980, 5276, 13, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 14/22

Clock Cycle 1795:
 Current CPU Blocking $t2
(sw, 1980, 5276, 14, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 15/22

Clock Cycle 1796:
 Current CPU Blocking $t2
(sw, 1980, 5276, 15, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 16/22

Clock Cycle 1797:
 Current CPU Blocking $t2
(sw, 1980, 5276, 16, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 17/22

Clock Cycle 1798:
 Current CPU Blocking $t2
(sw, 1980, 5276, 17, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 18/22

Clock Cycle 1799:
 Current CPU Blocking $t2
(sw, 1980, 5276, 18, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 19/22

Clock Cycle 1800:
 Current CPU Blocking $t2
(sw, 1980, 5276, 19, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 20/22

Clock Cycle 1801:
 Current CPU Blocking $t2
(sw, 1980, 5276, 20, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 21/22

Clock Cycle 1802:
 Current CPU Blocking $t2
(sw, 1980, 5276, 21, 22, 258, )(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 22/22
Finished Instruction sw 1980 5276 on Line 258

Clock Cycle 1803:
 Current CPU Blocking $t2
(sw, 1428, 5276, 0, 0, 259, )(lw, 544, $t2, 0, 0, 267, )
Started sw 1428 5276 on Line 259
Completed 1/2

Clock Cycle 1804:
 Current CPU Blocking $t2
(sw, 1428, 5276, 1, 2, 259, )(lw, 544, $t2, 0, 0, 267, )
Completed 2/2
Finished Instruction sw 1428 5276 on Line 259

Clock Cycle 1805:
 Current CPU Blocking $t2
(lw, 544, $t2, 0, 0, 267, )
Started lw 544 $t2 on Line 267
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1806:
 Current CPU Blocking $t2
(lw, 544, $t2, 1, 22, 267, )
Completed 2/22

Clock Cycle 1807:
 Current CPU Blocking $t2
(lw, 544, $t2, 2, 22, 267, )
Completed 3/22

Clock Cycle 1808:
 Current CPU Blocking $t2
(lw, 544, $t2, 3, 22, 267, )
Completed 4/22

Clock Cycle 1809:
 Current CPU Blocking $t2
(lw, 544, $t2, 4, 22, 267, )
Completed 5/22

Clock Cycle 1810:
 Current CPU Blocking $t2
(lw, 544, $t2, 5, 22, 267, )
Completed 6/22

Clock Cycle 1811:
 Current CPU Blocking $t2
(lw, 544, $t2, 6, 22, 267, )
Completed 7/22

Clock Cycle 1812:
 Current CPU Blocking $t2
(lw, 544, $t2, 7, 22, 267, )
Completed 8/22

Clock Cycle 1813:
 Current CPU Blocking $t2
(lw, 544, $t2, 8, 22, 267, )
Completed 9/22

Clock Cycle 1814:
 Current CPU Blocking $t2
(lw, 544, $t2, 9, 22, 267, )
Completed 10/22
Memory at 1428 = 5276
Memory at 1980 = 5276

Clock Cycle 1815:
 Current CPU Blocking $t2
(lw, 544, $t2, 10, 22, 267, )
Completed 11/22

Clock Cycle 1816:
 Current CPU Blocking $t2
(lw, 544, $t2, 11, 22, 267, )
Completed 12/22

Clock Cycle 1817:
 Current CPU Blocking $t2
(lw, 544, $t2, 12, 22, 267, )
Completed 13/22

Clock Cycle 1818:
 Current CPU Blocking $t2
(lw, 544, $t2, 13, 22, 267, )
Completed 14/22

Clock Cycle 1819:
 Current CPU Blocking $t2
(lw, 544, $t2, 14, 22, 267, )
Completed 15/22

Clock Cycle 1820:
 Current CPU Blocking $t2
(lw, 544, $t2, 15, 22, 267, )
Completed 16/22

Clock Cycle 1821:
 Current CPU Blocking $t2
(lw, 544, $t2, 16, 22, 267, )
Completed 17/22

Clock Cycle 1822:
 Current CPU Blocking $t2
(lw, 544, $t2, 17, 22, 267, )
Completed 18/22

Clock Cycle 1823:
 Current CPU Blocking $t2
(lw, 544, $t2, 18, 22, 267, )
Completed 19/22

Clock Cycle 1824:
 Current CPU Blocking $t2
(lw, 544, $t2, 19, 22, 267, )
Completed 20/22

Clock Cycle 1825:
 Current CPU Blocking $t2
(lw, 544, $t2, 20, 22, 267, )
Completed 21/22

Clock Cycle 1826:
 Current CPU Blocking $t2
(lw, 544, $t2, 21, 22, 267, )
Completed 22/22
$t2 = 0
Finished Instruction lw 544 $t2 on Line 267

Clock Cycle 1827:
 Current CPU Blocking $t2

addi$t0,$t2,232
$t0 = 232

Clock Cycle 1828:
 Current CPU Blocking 

addi$t3,$t3,3812
$t3 = 6908

Clock Cycle 1829:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3388 $t0 on Line 270

Clock Cycle 1830:
 Current CPU Blocking 
(lw, 3388, $t0, 0, 0, 270, )
Started lw 3388 $t0 on Line 270
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1831:
 Current CPU Blocking $t0
(lw, 3388, $t0, 1, 12, 270, )
Completed 2/12

Clock Cycle 1832:
 Current CPU Blocking $t0
(lw, 3388, $t0, 2, 12, 270, )
Completed 3/12

Clock Cycle 1833:
 Current CPU Blocking $t0
(lw, 3388, $t0, 3, 12, 270, )
Completed 4/12

Clock Cycle 1834:
 Current CPU Blocking $t0
(lw, 3388, $t0, 4, 12, 270, )
Completed 5/12

Clock Cycle 1835:
 Current CPU Blocking $t0
(lw, 3388, $t0, 5, 12, 270, )
Completed 6/12

Clock Cycle 1836:
 Current CPU Blocking $t0
(lw, 3388, $t0, 6, 12, 270, )
Completed 7/12

Clock Cycle 1837:
 Current CPU Blocking $t0
(lw, 3388, $t0, 7, 12, 270, )
Completed 8/12

Clock Cycle 1838:
 Current CPU Blocking $t0
(lw, 3388, $t0, 8, 12, 270, )
Completed 9/12

Clock Cycle 1839:
 Current CPU Blocking $t0
(lw, 3388, $t0, 9, 12, 270, )
Completed 10/12

Clock Cycle 1840:
 Current CPU Blocking $t0
(lw, 3388, $t0, 10, 12, 270, )
Completed 11/12

Clock Cycle 1841:
 Current CPU Blocking $t0
(lw, 3388, $t0, 11, 12, 270, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3388 $t0 on Line 270

Clock Cycle 1842:
 Current CPU Blocking $t0

addi$t4,$t0,1668
$t4 = 1668

Clock Cycle 1843:
 Current CPU Blocking 

addi$t4,$t3,512
$t4 = 7420

Clock Cycle 1844:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2236 $t4 on Line 273

Clock Cycle 1845:
 Current CPU Blocking 
(lw, 2236, $t4, 0, 0, 273, )
Started lw 2236 $t4 on Line 273
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 508 $t2 on Line 274

Clock Cycle 1846:
 Current CPU Blocking 
(lw, 2236, $t4, 1, 12, 273, )(lw, 508, $t2, 0, 0, 274, )
Completed 2/12
DRAM Request(Write) Issued for sw 3056 6908 on Line 275

Clock Cycle 1847:
 Current CPU Blocking 
(lw, 2236, $t4, 2, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )
Completed 3/12
DRAM Request(Read) Issued for lw 756 $t0 on Line 276

Clock Cycle 1848:
 Current CPU Blocking 
(lw, 2236, $t4, 3, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 4/12

Clock Cycle 1849:
 Current CPU Blocking $t0
(lw, 2236, $t4, 4, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 5/12

Clock Cycle 1850:
 Current CPU Blocking $t0
(lw, 2236, $t4, 5, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 6/12

Clock Cycle 1851:
 Current CPU Blocking $t0
(lw, 2236, $t4, 6, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 7/12

Clock Cycle 1852:
 Current CPU Blocking $t0
(lw, 2236, $t4, 7, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 8/12

Clock Cycle 1853:
 Current CPU Blocking $t0
(lw, 2236, $t4, 8, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 9/12

Clock Cycle 1854:
 Current CPU Blocking $t0
(lw, 2236, $t4, 9, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 10/12

Clock Cycle 1855:
 Current CPU Blocking $t0
(lw, 2236, $t4, 10, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 11/12

Clock Cycle 1856:
 Current CPU Blocking $t0
(lw, 2236, $t4, 11, 12, 273, )(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2236 $t4 on Line 273

Clock Cycle 1857:
 Current CPU Blocking $t0
(sw, 3056, 6908, 0, 0, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Started sw 3056 6908 on Line 275
Completed 1/2

Clock Cycle 1858:
 Current CPU Blocking $t0
(sw, 3056, 6908, 1, 2, 275, )(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 2/2
Finished Instruction sw 3056 6908 on Line 275

Clock Cycle 1859:
 Current CPU Blocking $t0
(lw, 508, $t2, 0, 0, 274, )(lw, 756, $t0, 0, 0, 276, )
Started lw 508 $t2 on Line 274
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1860:
 Current CPU Blocking $t0
(lw, 508, $t2, 1, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 2/22

Clock Cycle 1861:
 Current CPU Blocking $t0
(lw, 508, $t2, 2, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 3/22

Clock Cycle 1862:
 Current CPU Blocking $t0
(lw, 508, $t2, 3, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 4/22

Clock Cycle 1863:
 Current CPU Blocking $t0
(lw, 508, $t2, 4, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 5/22

Clock Cycle 1864:
 Current CPU Blocking $t0
(lw, 508, $t2, 5, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 6/22

Clock Cycle 1865:
 Current CPU Blocking $t0
(lw, 508, $t2, 6, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 7/22

Clock Cycle 1866:
 Current CPU Blocking $t0
(lw, 508, $t2, 7, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 8/22

Clock Cycle 1867:
 Current CPU Blocking $t0
(lw, 508, $t2, 8, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 9/22

Clock Cycle 1868:
 Current CPU Blocking $t0
(lw, 508, $t2, 9, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 10/22
Memory at 3056 = 6908

Clock Cycle 1869:
 Current CPU Blocking $t0
(lw, 508, $t2, 10, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 11/22

Clock Cycle 1870:
 Current CPU Blocking $t0
(lw, 508, $t2, 11, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 12/22

Clock Cycle 1871:
 Current CPU Blocking $t0
(lw, 508, $t2, 12, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 13/22

Clock Cycle 1872:
 Current CPU Blocking $t0
(lw, 508, $t2, 13, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 14/22

Clock Cycle 1873:
 Current CPU Blocking $t0
(lw, 508, $t2, 14, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 15/22

Clock Cycle 1874:
 Current CPU Blocking $t0
(lw, 508, $t2, 15, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 16/22

Clock Cycle 1875:
 Current CPU Blocking $t0
(lw, 508, $t2, 16, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 17/22

Clock Cycle 1876:
 Current CPU Blocking $t0
(lw, 508, $t2, 17, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 18/22

Clock Cycle 1877:
 Current CPU Blocking $t0
(lw, 508, $t2, 18, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 19/22

Clock Cycle 1878:
 Current CPU Blocking $t0
(lw, 508, $t2, 19, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 20/22

Clock Cycle 1879:
 Current CPU Blocking $t0
(lw, 508, $t2, 20, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 21/22

Clock Cycle 1880:
 Current CPU Blocking $t0
(lw, 508, $t2, 21, 22, 274, )(lw, 756, $t0, 0, 0, 276, )
Completed 22/22
$t2 = 0
Finished Instruction lw 508 $t2 on Line 274

Clock Cycle 1881:
 Current CPU Blocking $t0
(lw, 756, $t0, 0, 0, 276, )
Started lw 756 $t0 on Line 276
Completed 1/2

Clock Cycle 1882:
 Current CPU Blocking $t0
(lw, 756, $t0, 1, 2, 276, )
Completed 2/2
$t0 = 0
Finished Instruction lw 756 $t0 on Line 276

Clock Cycle 1883:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3128 $t0 on Line 277

Clock Cycle 1884:
 Current CPU Blocking 
(lw, 3128, $t0, 0, 0, 277, )
Started lw 3128 $t0 on Line 277
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1885:
 Current CPU Blocking $t0
(lw, 3128, $t0, 1, 12, 277, )
Completed 2/12

Clock Cycle 1886:
 Current CPU Blocking $t0
(lw, 3128, $t0, 2, 12, 277, )
Completed 3/12

Clock Cycle 1887:
 Current CPU Blocking $t0
(lw, 3128, $t0, 3, 12, 277, )
Completed 4/12

Clock Cycle 1888:
 Current CPU Blocking $t0
(lw, 3128, $t0, 4, 12, 277, )
Completed 5/12

Clock Cycle 1889:
 Current CPU Blocking $t0
(lw, 3128, $t0, 5, 12, 277, )
Completed 6/12

Clock Cycle 1890:
 Current CPU Blocking $t0
(lw, 3128, $t0, 6, 12, 277, )
Completed 7/12

Clock Cycle 1891:
 Current CPU Blocking $t0
(lw, 3128, $t0, 7, 12, 277, )
Completed 8/12

Clock Cycle 1892:
 Current CPU Blocking $t0
(lw, 3128, $t0, 8, 12, 277, )
Completed 9/12

Clock Cycle 1893:
 Current CPU Blocking $t0
(lw, 3128, $t0, 9, 12, 277, )
Completed 10/12

Clock Cycle 1894:
 Current CPU Blocking $t0
(lw, 3128, $t0, 10, 12, 277, )
Completed 11/12

Clock Cycle 1895:
 Current CPU Blocking $t0
(lw, 3128, $t0, 11, 12, 277, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3128 $t0 on Line 277

Clock Cycle 1896:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1088 0 on Line 278

Clock Cycle 1897:
 Current CPU Blocking 
(sw, 1088, 0, 0, 0, 278, )
Started sw 1088 0 on Line 278
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3128 0 on Line 279

Clock Cycle 1898:
 Current CPU Blocking 
(sw, 1088, 0, 1, 12, 278, )(sw, 3128, 0, 0, 0, 279, )
Completed 2/12
DRAM Request(Read) Issued for lw 560 $t0 on Line 280

Clock Cycle 1899:
 Current CPU Blocking 
(sw, 1088, 0, 2, 12, 278, )(sw, 3128, 0, 0, 0, 279, )(lw, 560, $t0, 0, 0, 280, )
Completed 3/12

Clock Cycle 1900:
 Current CPU Blocking $t0
(sw, 1088, 0, 3, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 4/12

Clock Cycle 1901:
 Current CPU Blocking $t0
(sw, 1088, 0, 4, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 5/12

Clock Cycle 1902:
 Current CPU Blocking $t0
(sw, 1088, 0, 5, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 6/12

Clock Cycle 1903:
 Current CPU Blocking $t0
(sw, 1088, 0, 6, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 7/12

Clock Cycle 1904:
 Current CPU Blocking $t0
(sw, 1088, 0, 7, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 8/12

Clock Cycle 1905:
 Current CPU Blocking $t0
(sw, 1088, 0, 8, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 9/12

Clock Cycle 1906:
 Current CPU Blocking $t0
(sw, 1088, 0, 9, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 10/12

Clock Cycle 1907:
 Current CPU Blocking $t0
(sw, 1088, 0, 10, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 11/12

Clock Cycle 1908:
 Current CPU Blocking $t0
(sw, 1088, 0, 11, 12, 278, )(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 12/12
Finished Instruction sw 1088 0 on Line 278

Clock Cycle 1909:
 Current CPU Blocking $t0
(lw, 560, $t0, 0, 0, 280, )(sw, 3128, 0, 0, 0, 279, )
Started lw 560 $t0 on Line 280
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1910:
 Current CPU Blocking $t0
(lw, 560, $t0, 1, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 2/22

Clock Cycle 1911:
 Current CPU Blocking $t0
(lw, 560, $t0, 2, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 3/22

Clock Cycle 1912:
 Current CPU Blocking $t0
(lw, 560, $t0, 3, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 4/22

Clock Cycle 1913:
 Current CPU Blocking $t0
(lw, 560, $t0, 4, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 5/22

Clock Cycle 1914:
 Current CPU Blocking $t0
(lw, 560, $t0, 5, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 6/22

Clock Cycle 1915:
 Current CPU Blocking $t0
(lw, 560, $t0, 6, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 7/22

Clock Cycle 1916:
 Current CPU Blocking $t0
(lw, 560, $t0, 7, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 8/22

Clock Cycle 1917:
 Current CPU Blocking $t0
(lw, 560, $t0, 8, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 9/22

Clock Cycle 1918:
 Current CPU Blocking $t0
(lw, 560, $t0, 9, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 10/22

Clock Cycle 1919:
 Current CPU Blocking $t0
(lw, 560, $t0, 10, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 11/22

Clock Cycle 1920:
 Current CPU Blocking $t0
(lw, 560, $t0, 11, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 12/22

Clock Cycle 1921:
 Current CPU Blocking $t0
(lw, 560, $t0, 12, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 13/22

Clock Cycle 1922:
 Current CPU Blocking $t0
(lw, 560, $t0, 13, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 14/22

Clock Cycle 1923:
 Current CPU Blocking $t0
(lw, 560, $t0, 14, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 15/22

Clock Cycle 1924:
 Current CPU Blocking $t0
(lw, 560, $t0, 15, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 16/22

Clock Cycle 1925:
 Current CPU Blocking $t0
(lw, 560, $t0, 16, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 17/22

Clock Cycle 1926:
 Current CPU Blocking $t0
(lw, 560, $t0, 17, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 18/22

Clock Cycle 1927:
 Current CPU Blocking $t0
(lw, 560, $t0, 18, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 19/22

Clock Cycle 1928:
 Current CPU Blocking $t0
(lw, 560, $t0, 19, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 20/22

Clock Cycle 1929:
 Current CPU Blocking $t0
(lw, 560, $t0, 20, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 21/22

Clock Cycle 1930:
 Current CPU Blocking $t0
(lw, 560, $t0, 21, 22, 280, )(sw, 3128, 0, 0, 0, 279, )
Completed 22/22
$t0 = 0
Finished Instruction lw 560 $t0 on Line 280

Clock Cycle 1931:
 Current CPU Blocking $t0
(sw, 3128, 0, 0, 0, 279, )
Started sw 3128 0 on Line 279
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t0,404
$t3 = 404

Clock Cycle 1932:
 Current CPU Blocking 
(sw, 3128, 0, 1, 12, 279, )
Completed 2/12
addi$t2,$t0,3620
$t2 = 3620

Clock Cycle 1933:
 Current CPU Blocking 
(sw, 3128, 0, 2, 12, 279, )
Completed 3/12
DRAM Request(Write) Issued for sw 660 0 on Line 283

Clock Cycle 1934:
 Current CPU Blocking 
(sw, 3128, 0, 3, 12, 279, )(sw, 660, 0, 0, 0, 283, )
Completed 4/12
addi$t3,$t3,3460
$t3 = 3864

Clock Cycle 1935:
 Current CPU Blocking 
(sw, 3128, 0, 4, 12, 279, )(sw, 660, 0, 0, 0, 283, )
Completed 5/12
DRAM Request(Read) Issued for lw 3424 $t4 on Line 285

Clock Cycle 1936:
 Current CPU Blocking 
(sw, 3128, 0, 5, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 6/12
addi$t3,$t2,2392
$t3 = 6012

Clock Cycle 1937:
 Current CPU Blocking 
(sw, 3128, 0, 6, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 7/12

Clock Cycle 1938:
 Current CPU Blocking $t4
(sw, 3128, 0, 7, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 8/12

Clock Cycle 1939:
 Current CPU Blocking $t4
(sw, 3128, 0, 8, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 9/12

Clock Cycle 1940:
 Current CPU Blocking $t4
(sw, 3128, 0, 9, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 10/12

Clock Cycle 1941:
 Current CPU Blocking $t4
(sw, 3128, 0, 10, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 11/12

Clock Cycle 1942:
 Current CPU Blocking $t4
(sw, 3128, 0, 11, 12, 279, )(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 12/12
Finished Instruction sw 3128 0 on Line 279

Clock Cycle 1943:
 Current CPU Blocking $t4
(lw, 3424, $t4, 0, 0, 285, )(sw, 660, 0, 0, 0, 283, )
Started lw 3424 $t4 on Line 285
Completed 1/2

Clock Cycle 1944:
 Current CPU Blocking $t4
(lw, 3424, $t4, 1, 2, 285, )(sw, 660, 0, 0, 0, 283, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3424 $t4 on Line 285

Clock Cycle 1945:
 Current CPU Blocking $t4
(sw, 660, 0, 0, 0, 283, )
Started sw 660 0 on Line 283
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3812 $t4 on Line 287

Clock Cycle 1946:
 Current CPU Blocking 
(sw, 660, 0, 1, 22, 283, )(lw, 3812, $t4, 0, 0, 287, )
Completed 2/22
DRAM Request(Read) Issued for lw 1324 $t3 on Line 288

Clock Cycle 1947:
 Current CPU Blocking 
(sw, 660, 0, 2, 22, 283, )(lw, 3812, $t4, 0, 0, 287, )(lw, 1324, $t3, 0, 0, 288, )
Completed 3/22

Clock Cycle 1948:
 Current CPU Blocking $t3
(sw, 660, 0, 3, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 4/22

Clock Cycle 1949:
 Current CPU Blocking $t3
(sw, 660, 0, 4, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 5/22

Clock Cycle 1950:
 Current CPU Blocking $t3
(sw, 660, 0, 5, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 6/22

Clock Cycle 1951:
 Current CPU Blocking $t3
(sw, 660, 0, 6, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 7/22

Clock Cycle 1952:
 Current CPU Blocking $t3
(sw, 660, 0, 7, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 8/22

Clock Cycle 1953:
 Current CPU Blocking $t3
(sw, 660, 0, 8, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 9/22

Clock Cycle 1954:
 Current CPU Blocking $t3
(sw, 660, 0, 9, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 10/22

Clock Cycle 1955:
 Current CPU Blocking $t3
(sw, 660, 0, 10, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 11/22

Clock Cycle 1956:
 Current CPU Blocking $t3
(sw, 660, 0, 11, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 12/22

Clock Cycle 1957:
 Current CPU Blocking $t3
(sw, 660, 0, 12, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 13/22

Clock Cycle 1958:
 Current CPU Blocking $t3
(sw, 660, 0, 13, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 14/22

Clock Cycle 1959:
 Current CPU Blocking $t3
(sw, 660, 0, 14, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 15/22

Clock Cycle 1960:
 Current CPU Blocking $t3
(sw, 660, 0, 15, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 16/22

Clock Cycle 1961:
 Current CPU Blocking $t3
(sw, 660, 0, 16, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 17/22

Clock Cycle 1962:
 Current CPU Blocking $t3
(sw, 660, 0, 17, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 18/22

Clock Cycle 1963:
 Current CPU Blocking $t3
(sw, 660, 0, 18, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 19/22

Clock Cycle 1964:
 Current CPU Blocking $t3
(sw, 660, 0, 19, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 20/22

Clock Cycle 1965:
 Current CPU Blocking $t3
(sw, 660, 0, 20, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 21/22

Clock Cycle 1966:
 Current CPU Blocking $t3
(sw, 660, 0, 21, 22, 283, )(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 22/22
Finished Instruction sw 660 0 on Line 283

Clock Cycle 1967:
 Current CPU Blocking $t3
(lw, 1324, $t3, 0, 0, 288, )(lw, 3812, $t4, 0, 0, 287, )
Started lw 1324 $t3 on Line 288
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1968:
 Current CPU Blocking $t3
(lw, 1324, $t3, 1, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 2/22

Clock Cycle 1969:
 Current CPU Blocking $t3
(lw, 1324, $t3, 2, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 3/22

Clock Cycle 1970:
 Current CPU Blocking $t3
(lw, 1324, $t3, 3, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 4/22

Clock Cycle 1971:
 Current CPU Blocking $t3
(lw, 1324, $t3, 4, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 5/22

Clock Cycle 1972:
 Current CPU Blocking $t3
(lw, 1324, $t3, 5, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 6/22

Clock Cycle 1973:
 Current CPU Blocking $t3
(lw, 1324, $t3, 6, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 7/22

Clock Cycle 1974:
 Current CPU Blocking $t3
(lw, 1324, $t3, 7, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 8/22

Clock Cycle 1975:
 Current CPU Blocking $t3
(lw, 1324, $t3, 8, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 9/22

Clock Cycle 1976:
 Current CPU Blocking $t3
(lw, 1324, $t3, 9, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 10/22
Memory at 660 = 0

Clock Cycle 1977:
 Current CPU Blocking $t3
(lw, 1324, $t3, 10, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 11/22

Clock Cycle 1978:
 Current CPU Blocking $t3
(lw, 1324, $t3, 11, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 12/22

Clock Cycle 1979:
 Current CPU Blocking $t3
(lw, 1324, $t3, 12, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 13/22

Clock Cycle 1980:
 Current CPU Blocking $t3
(lw, 1324, $t3, 13, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 14/22

Clock Cycle 1981:
 Current CPU Blocking $t3
(lw, 1324, $t3, 14, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 15/22

Clock Cycle 1982:
 Current CPU Blocking $t3
(lw, 1324, $t3, 15, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 16/22

Clock Cycle 1983:
 Current CPU Blocking $t3
(lw, 1324, $t3, 16, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 17/22

Clock Cycle 1984:
 Current CPU Blocking $t3
(lw, 1324, $t3, 17, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 18/22

Clock Cycle 1985:
 Current CPU Blocking $t3
(lw, 1324, $t3, 18, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 19/22

Clock Cycle 1986:
 Current CPU Blocking $t3
(lw, 1324, $t3, 19, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 20/22

Clock Cycle 1987:
 Current CPU Blocking $t3
(lw, 1324, $t3, 20, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 21/22

Clock Cycle 1988:
 Current CPU Blocking $t3
(lw, 1324, $t3, 21, 22, 288, )(lw, 3812, $t4, 0, 0, 287, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1324 $t3 on Line 288

Clock Cycle 1989:
 Current CPU Blocking $t3
(lw, 3812, $t4, 0, 0, 287, )
Started lw 3812 $t4 on Line 287
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t3,1680
$t2 = 1680

Clock Cycle 1990:
 Current CPU Blocking 
(lw, 3812, $t4, 1, 12, 287, )
Completed 2/12
DRAM Request(Read) Issued for lw 324 $t1 on Line 290

Clock Cycle 1991:
 Current CPU Blocking 
(lw, 3812, $t4, 2, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 3/12

Clock Cycle 1992:
 Current CPU Blocking $t4
(lw, 3812, $t4, 3, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 4/12

Clock Cycle 1993:
 Current CPU Blocking $t4
(lw, 3812, $t4, 4, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 5/12

Clock Cycle 1994:
 Current CPU Blocking $t4
(lw, 3812, $t4, 5, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 6/12

Clock Cycle 1995:
 Current CPU Blocking $t4
(lw, 3812, $t4, 6, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 7/12

Clock Cycle 1996:
 Current CPU Blocking $t4
(lw, 3812, $t4, 7, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 8/12

Clock Cycle 1997:
 Current CPU Blocking $t4
(lw, 3812, $t4, 8, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 9/12

Clock Cycle 1998:
 Current CPU Blocking $t4
(lw, 3812, $t4, 9, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 10/12

Clock Cycle 1999:
 Current CPU Blocking $t4
(lw, 3812, $t4, 10, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 11/12

Clock Cycle 2000:
 Current CPU Blocking $t4
(lw, 3812, $t4, 11, 12, 287, )(lw, 324, $t1, 0, 0, 290, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3812 $t4 on Line 287

Clock Cycle 2001:
 Current CPU Blocking $t4
(lw, 324, $t1, 0, 0, 290, )
Started lw 324 $t1 on Line 290
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t3,1636
$t4 = 1636

Clock Cycle 2002:
 Current CPU Blocking 
(lw, 324, $t1, 1, 12, 290, )
Completed 2/12
addi$t4,$t0,764
$t4 = 764

Clock Cycle 2003:
 Current CPU Blocking 
(lw, 324, $t1, 2, 12, 290, )
Completed 3/12
DRAM Request(Write) Issued for sw 1304 764 on Line 293

Clock Cycle 2004:
 Current CPU Blocking 
(lw, 324, $t1, 3, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 4/12

Clock Cycle 2005:
 Current CPU Blocking $t1
(lw, 324, $t1, 4, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 5/12

Clock Cycle 2006:
 Current CPU Blocking $t1
(lw, 324, $t1, 5, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 6/12

Clock Cycle 2007:
 Current CPU Blocking $t1
(lw, 324, $t1, 6, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 7/12

Clock Cycle 2008:
 Current CPU Blocking $t1
(lw, 324, $t1, 7, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 8/12

Clock Cycle 2009:
 Current CPU Blocking $t1
(lw, 324, $t1, 8, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 9/12

Clock Cycle 2010:
 Current CPU Blocking $t1
(lw, 324, $t1, 9, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 10/12

Clock Cycle 2011:
 Current CPU Blocking $t1
(lw, 324, $t1, 10, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 11/12

Clock Cycle 2012:
 Current CPU Blocking $t1
(lw, 324, $t1, 11, 12, 290, )(sw, 1304, 764, 0, 0, 293, )
Completed 12/12
$t1 = 0
Finished Instruction lw 324 $t1 on Line 290

Clock Cycle 2013:
 Current CPU Blocking $t1
(sw, 1304, 764, 0, 0, 293, )
Started sw 1304 764 on Line 293
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3492 0 on Line 294

Clock Cycle 2014:
 Current CPU Blocking 
(sw, 1304, 764, 1, 12, 293, )(sw, 3492, 0, 0, 0, 294, )
Completed 2/12
DRAM Request(Read) Issued for lw 1384 $t0 on Line 295

Clock Cycle 2015:
 Current CPU Blocking 
(sw, 1304, 764, 2, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )
Completed 3/12
DRAM Request(Write) Issued for sw 684 1680 on Line 296

Clock Cycle 2016:
 Current CPU Blocking 
(sw, 1304, 764, 3, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 4/12

Clock Cycle 2017:
 Current CPU Blocking $t0
(sw, 1304, 764, 4, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 5/12

Clock Cycle 2018:
 Current CPU Blocking $t0
(sw, 1304, 764, 5, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 6/12

Clock Cycle 2019:
 Current CPU Blocking $t0
(sw, 1304, 764, 6, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 7/12

Clock Cycle 2020:
 Current CPU Blocking $t0
(sw, 1304, 764, 7, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 8/12

Clock Cycle 2021:
 Current CPU Blocking $t0
(sw, 1304, 764, 8, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 9/12

Clock Cycle 2022:
 Current CPU Blocking $t0
(sw, 1304, 764, 9, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 10/12

Clock Cycle 2023:
 Current CPU Blocking $t0
(sw, 1304, 764, 10, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 11/12

Clock Cycle 2024:
 Current CPU Blocking $t0
(sw, 1304, 764, 11, 12, 293, )(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 12/12
Finished Instruction sw 1304 764 on Line 293

Clock Cycle 2025:
 Current CPU Blocking $t0
(lw, 1384, $t0, 0, 0, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Started lw 1384 $t0 on Line 295
Completed 1/2

Clock Cycle 2026:
 Current CPU Blocking $t0
(lw, 1384, $t0, 1, 2, 295, )(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1384 $t0 on Line 295

Clock Cycle 2027:
 Current CPU Blocking $t0
(sw, 3492, 0, 0, 0, 294, )(sw, 684, 1680, 0, 0, 296, )
Started sw 3492 0 on Line 294
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3528 $t0 on Line 297

Clock Cycle 2028:
 Current CPU Blocking 
(sw, 3492, 0, 1, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )
Completed 2/22
DRAM Request(Read) Issued for lw 232 $t2 on Line 298

Clock Cycle 2029:
 Current CPU Blocking 
(sw, 3492, 0, 2, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 3/22

Clock Cycle 2030:
 Current CPU Blocking $t2
(sw, 3492, 0, 3, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 4/22

Clock Cycle 2031:
 Current CPU Blocking $t2
(sw, 3492, 0, 4, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 5/22

Clock Cycle 2032:
 Current CPU Blocking $t2
(sw, 3492, 0, 5, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 6/22

Clock Cycle 2033:
 Current CPU Blocking $t2
(sw, 3492, 0, 6, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 7/22

Clock Cycle 2034:
 Current CPU Blocking $t2
(sw, 3492, 0, 7, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 8/22

Clock Cycle 2035:
 Current CPU Blocking $t2
(sw, 3492, 0, 8, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 9/22

Clock Cycle 2036:
 Current CPU Blocking $t2
(sw, 3492, 0, 9, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 10/22
Memory at 1304 = 764

Clock Cycle 2037:
 Current CPU Blocking $t2
(sw, 3492, 0, 10, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 11/22

Clock Cycle 2038:
 Current CPU Blocking $t2
(sw, 3492, 0, 11, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 12/22

Clock Cycle 2039:
 Current CPU Blocking $t2
(sw, 3492, 0, 12, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 13/22

Clock Cycle 2040:
 Current CPU Blocking $t2
(sw, 3492, 0, 13, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 14/22

Clock Cycle 2041:
 Current CPU Blocking $t2
(sw, 3492, 0, 14, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 15/22

Clock Cycle 2042:
 Current CPU Blocking $t2
(sw, 3492, 0, 15, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 16/22

Clock Cycle 2043:
 Current CPU Blocking $t2
(sw, 3492, 0, 16, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 17/22

Clock Cycle 2044:
 Current CPU Blocking $t2
(sw, 3492, 0, 17, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 18/22

Clock Cycle 2045:
 Current CPU Blocking $t2
(sw, 3492, 0, 18, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 19/22

Clock Cycle 2046:
 Current CPU Blocking $t2
(sw, 3492, 0, 19, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 20/22

Clock Cycle 2047:
 Current CPU Blocking $t2
(sw, 3492, 0, 20, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 21/22

Clock Cycle 2048:
 Current CPU Blocking $t2
(sw, 3492, 0, 21, 22, 294, )(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 22/22
Finished Instruction sw 3492 0 on Line 294

Clock Cycle 2049:
 Current CPU Blocking $t2
(lw, 3528, $t0, 0, 0, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Started lw 3528 $t0 on Line 297
Completed 1/2

Clock Cycle 2050:
 Current CPU Blocking $t2
(lw, 3528, $t0, 1, 2, 297, )(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3528 $t0 on Line 297

Clock Cycle 2051:
 Current CPU Blocking $t2
(sw, 684, 1680, 0, 0, 296, )(lw, 232, $t2, 0, 0, 298, )
Started sw 684 1680 on Line 296
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2052:
 Current CPU Blocking $t2
(sw, 684, 1680, 1, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 2/22

Clock Cycle 2053:
 Current CPU Blocking $t2
(sw, 684, 1680, 2, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 3/22

Clock Cycle 2054:
 Current CPU Blocking $t2
(sw, 684, 1680, 3, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 4/22

Clock Cycle 2055:
 Current CPU Blocking $t2
(sw, 684, 1680, 4, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 5/22

Clock Cycle 2056:
 Current CPU Blocking $t2
(sw, 684, 1680, 5, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 6/22

Clock Cycle 2057:
 Current CPU Blocking $t2
(sw, 684, 1680, 6, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 7/22

Clock Cycle 2058:
 Current CPU Blocking $t2
(sw, 684, 1680, 7, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 8/22

Clock Cycle 2059:
 Current CPU Blocking $t2
(sw, 684, 1680, 8, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 9/22

Clock Cycle 2060:
 Current CPU Blocking $t2
(sw, 684, 1680, 9, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 10/22

Clock Cycle 2061:
 Current CPU Blocking $t2
(sw, 684, 1680, 10, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 11/22

Clock Cycle 2062:
 Current CPU Blocking $t2
(sw, 684, 1680, 11, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 12/22

Clock Cycle 2063:
 Current CPU Blocking $t2
(sw, 684, 1680, 12, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 13/22

Clock Cycle 2064:
 Current CPU Blocking $t2
(sw, 684, 1680, 13, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 14/22

Clock Cycle 2065:
 Current CPU Blocking $t2
(sw, 684, 1680, 14, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 15/22

Clock Cycle 2066:
 Current CPU Blocking $t2
(sw, 684, 1680, 15, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 16/22

Clock Cycle 2067:
 Current CPU Blocking $t2
(sw, 684, 1680, 16, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 17/22

Clock Cycle 2068:
 Current CPU Blocking $t2
(sw, 684, 1680, 17, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 18/22

Clock Cycle 2069:
 Current CPU Blocking $t2
(sw, 684, 1680, 18, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 19/22

Clock Cycle 2070:
 Current CPU Blocking $t2
(sw, 684, 1680, 19, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 20/22

Clock Cycle 2071:
 Current CPU Blocking $t2
(sw, 684, 1680, 20, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 21/22

Clock Cycle 2072:
 Current CPU Blocking $t2
(sw, 684, 1680, 21, 22, 296, )(lw, 232, $t2, 0, 0, 298, )
Completed 22/22
Finished Instruction sw 684 1680 on Line 296

Clock Cycle 2073:
 Current CPU Blocking $t2
(lw, 232, $t2, 0, 0, 298, )
Started lw 232 $t2 on Line 298
Completed 1/2

Clock Cycle 2074:
 Current CPU Blocking $t2
(lw, 232, $t2, 1, 2, 298, )
Completed 2/2
$t2 = 0
Finished Instruction lw 232 $t2 on Line 298

Clock Cycle 2075:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 2888 $t2 on Line 299

Clock Cycle 2076:
 Current CPU Blocking 
(lw, 2888, $t2, 0, 0, 299, )
Started lw 2888 $t2 on Line 299
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t4,$t1,3504
$t4 = 3504

Clock Cycle 2077:
 Current CPU Blocking 
(lw, 2888, $t2, 1, 22, 299, )
Completed 2/22
DRAM Request(Read) Issued for lw 3744 $t4 on Line 301

Clock Cycle 2078:
 Current CPU Blocking 
(lw, 2888, $t2, 2, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )
Completed 3/22
DRAM Request(Write) Issued for sw 808 0 on Line 302

Clock Cycle 2079:
 Current CPU Blocking 
(lw, 2888, $t2, 3, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )
Completed 4/22
DRAM Request(Write) Issued for sw 1224 0 on Line 303

Clock Cycle 2080:
 Current CPU Blocking 
(lw, 2888, $t2, 4, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 5/22

Clock Cycle 2081:
 Current CPU Blocking $t4
(lw, 2888, $t2, 5, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 6/22

Clock Cycle 2082:
 Current CPU Blocking $t4
(lw, 2888, $t2, 6, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 7/22

Clock Cycle 2083:
 Current CPU Blocking $t4
(lw, 2888, $t2, 7, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 8/22

Clock Cycle 2084:
 Current CPU Blocking $t4
(lw, 2888, $t2, 8, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 9/22

Clock Cycle 2085:
 Current CPU Blocking $t4
(lw, 2888, $t2, 9, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 10/22
Memory at 684 = 1680

Clock Cycle 2086:
 Current CPU Blocking $t4
(lw, 2888, $t2, 10, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 11/22

Clock Cycle 2087:
 Current CPU Blocking $t4
(lw, 2888, $t2, 11, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 12/22

Clock Cycle 2088:
 Current CPU Blocking $t4
(lw, 2888, $t2, 12, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 13/22

Clock Cycle 2089:
 Current CPU Blocking $t4
(lw, 2888, $t2, 13, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 14/22

Clock Cycle 2090:
 Current CPU Blocking $t4
(lw, 2888, $t2, 14, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 15/22

Clock Cycle 2091:
 Current CPU Blocking $t4
(lw, 2888, $t2, 15, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 16/22

Clock Cycle 2092:
 Current CPU Blocking $t4
(lw, 2888, $t2, 16, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 17/22

Clock Cycle 2093:
 Current CPU Blocking $t4
(lw, 2888, $t2, 17, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 18/22

Clock Cycle 2094:
 Current CPU Blocking $t4
(lw, 2888, $t2, 18, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 19/22

Clock Cycle 2095:
 Current CPU Blocking $t4
(lw, 2888, $t2, 19, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 20/22

Clock Cycle 2096:
 Current CPU Blocking $t4
(lw, 2888, $t2, 20, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 21/22

Clock Cycle 2097:
 Current CPU Blocking $t4
(lw, 2888, $t2, 21, 22, 299, )(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2888 $t2 on Line 299

Clock Cycle 2098:
 Current CPU Blocking $t4
(lw, 3744, $t4, 0, 0, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Started lw 3744 $t4 on Line 301
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2099:
 Current CPU Blocking $t4
(lw, 3744, $t4, 1, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 2/12

Clock Cycle 2100:
 Current CPU Blocking $t4
(lw, 3744, $t4, 2, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 3/12

Clock Cycle 2101:
 Current CPU Blocking $t4
(lw, 3744, $t4, 3, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 4/12

Clock Cycle 2102:
 Current CPU Blocking $t4
(lw, 3744, $t4, 4, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 5/12

Clock Cycle 2103:
 Current CPU Blocking $t4
(lw, 3744, $t4, 5, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 6/12

Clock Cycle 2104:
 Current CPU Blocking $t4
(lw, 3744, $t4, 6, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 7/12

Clock Cycle 2105:
 Current CPU Blocking $t4
(lw, 3744, $t4, 7, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 8/12

Clock Cycle 2106:
 Current CPU Blocking $t4
(lw, 3744, $t4, 8, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 9/12

Clock Cycle 2107:
 Current CPU Blocking $t4
(lw, 3744, $t4, 9, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 10/12

Clock Cycle 2108:
 Current CPU Blocking $t4
(lw, 3744, $t4, 10, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 11/12

Clock Cycle 2109:
 Current CPU Blocking $t4
(lw, 3744, $t4, 11, 12, 301, )(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3744 $t4 on Line 301

Clock Cycle 2110:
 Current CPU Blocking $t4
(sw, 808, 0, 0, 0, 302, )(sw, 1224, 0, 0, 0, 303, )
Started sw 808 0 on Line 302
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1648 0 on Line 304

Clock Cycle 2111:
 Current CPU Blocking 
(sw, 808, 0, 1, 12, 302, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )
Completed 2/12
addi$t2,$t0,2136
$t2 = 2136

Clock Cycle 2112:
 Current CPU Blocking 
(sw, 808, 0, 2, 12, 302, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )
Completed 3/12
DRAM Request(Read) Issued for lw 1696 $t1 on Line 306

Clock Cycle 2113:
 Current CPU Blocking 
(sw, 808, 0, 3, 12, 302, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 4/12
DRAM Request(Read) Issued for lw 3400 $t0 on Line 307

Clock Cycle 2114:
 Current CPU Blocking 
(sw, 808, 0, 4, 12, 302, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 3400, $t0, 0, 0, 307, )
Completed 5/12

Clock Cycle 2115:
 Current CPU Blocking $t0
(sw, 808, 0, 5, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 6/12

Clock Cycle 2116:
 Current CPU Blocking $t0
(sw, 808, 0, 6, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 7/12

Clock Cycle 2117:
 Current CPU Blocking $t0
(sw, 808, 0, 7, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 8/12

Clock Cycle 2118:
 Current CPU Blocking $t0
(sw, 808, 0, 8, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 9/12

Clock Cycle 2119:
 Current CPU Blocking $t0
(sw, 808, 0, 9, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 10/12

Clock Cycle 2120:
 Current CPU Blocking $t0
(sw, 808, 0, 10, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 11/12

Clock Cycle 2121:
 Current CPU Blocking $t0
(sw, 808, 0, 11, 12, 302, )(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 12/12
Finished Instruction sw 808 0 on Line 302

Clock Cycle 2122:
 Current CPU Blocking $t0
(lw, 3400, $t0, 0, 0, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Started lw 3400 $t0 on Line 307
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2123:
 Current CPU Blocking $t0
(lw, 3400, $t0, 1, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 2/22

Clock Cycle 2124:
 Current CPU Blocking $t0
(lw, 3400, $t0, 2, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 3/22

Clock Cycle 2125:
 Current CPU Blocking $t0
(lw, 3400, $t0, 3, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 4/22

Clock Cycle 2126:
 Current CPU Blocking $t0
(lw, 3400, $t0, 4, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 5/22

Clock Cycle 2127:
 Current CPU Blocking $t0
(lw, 3400, $t0, 5, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 6/22

Clock Cycle 2128:
 Current CPU Blocking $t0
(lw, 3400, $t0, 6, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 7/22

Clock Cycle 2129:
 Current CPU Blocking $t0
(lw, 3400, $t0, 7, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 8/22

Clock Cycle 2130:
 Current CPU Blocking $t0
(lw, 3400, $t0, 8, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 9/22

Clock Cycle 2131:
 Current CPU Blocking $t0
(lw, 3400, $t0, 9, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 10/22

Clock Cycle 2132:
 Current CPU Blocking $t0
(lw, 3400, $t0, 10, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 11/22

Clock Cycle 2133:
 Current CPU Blocking $t0
(lw, 3400, $t0, 11, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 12/22

Clock Cycle 2134:
 Current CPU Blocking $t0
(lw, 3400, $t0, 12, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 13/22

Clock Cycle 2135:
 Current CPU Blocking $t0
(lw, 3400, $t0, 13, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 14/22

Clock Cycle 2136:
 Current CPU Blocking $t0
(lw, 3400, $t0, 14, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 15/22

Clock Cycle 2137:
 Current CPU Blocking $t0
(lw, 3400, $t0, 15, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 16/22

Clock Cycle 2138:
 Current CPU Blocking $t0
(lw, 3400, $t0, 16, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 17/22

Clock Cycle 2139:
 Current CPU Blocking $t0
(lw, 3400, $t0, 17, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 18/22

Clock Cycle 2140:
 Current CPU Blocking $t0
(lw, 3400, $t0, 18, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 19/22

Clock Cycle 2141:
 Current CPU Blocking $t0
(lw, 3400, $t0, 19, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 20/22

Clock Cycle 2142:
 Current CPU Blocking $t0
(lw, 3400, $t0, 20, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 21/22

Clock Cycle 2143:
 Current CPU Blocking $t0
(lw, 3400, $t0, 21, 22, 307, )(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3400 $t0 on Line 307

Clock Cycle 2144:
 Current CPU Blocking $t0
(sw, 1224, 0, 0, 0, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )
Started sw 1224 0 on Line 303
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2100 $t0 on Line 308

Clock Cycle 2145:
 Current CPU Blocking 
(sw, 1224, 0, 1, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 2/12

Clock Cycle 2146:
 Current CPU Blocking $t0
(sw, 1224, 0, 2, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 3/12

Clock Cycle 2147:
 Current CPU Blocking $t0
(sw, 1224, 0, 3, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 4/12

Clock Cycle 2148:
 Current CPU Blocking $t0
(sw, 1224, 0, 4, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 5/12

Clock Cycle 2149:
 Current CPU Blocking $t0
(sw, 1224, 0, 5, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 6/12

Clock Cycle 2150:
 Current CPU Blocking $t0
(sw, 1224, 0, 6, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 7/12

Clock Cycle 2151:
 Current CPU Blocking $t0
(sw, 1224, 0, 7, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 8/12

Clock Cycle 2152:
 Current CPU Blocking $t0
(sw, 1224, 0, 8, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 9/12

Clock Cycle 2153:
 Current CPU Blocking $t0
(sw, 1224, 0, 9, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 10/12

Clock Cycle 2154:
 Current CPU Blocking $t0
(sw, 1224, 0, 10, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 11/12

Clock Cycle 2155:
 Current CPU Blocking $t0
(sw, 1224, 0, 11, 12, 303, )(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 12/12
Finished Instruction sw 1224 0 on Line 303

Clock Cycle 2156:
 Current CPU Blocking $t0
(sw, 1648, 0, 0, 0, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Started sw 1648 0 on Line 304
Completed 1/2

Clock Cycle 2157:
 Current CPU Blocking $t0
(sw, 1648, 0, 1, 2, 304, )(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 2/2
Finished Instruction sw 1648 0 on Line 304

Clock Cycle 2158:
 Current CPU Blocking $t0
(lw, 1696, $t1, 0, 0, 306, )(lw, 2100, $t0, 0, 0, 308, )
Started lw 1696 $t1 on Line 306
Completed 1/2

Clock Cycle 2159:
 Current CPU Blocking $t0
(lw, 1696, $t1, 1, 2, 306, )(lw, 2100, $t0, 0, 0, 308, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1696 $t1 on Line 306

Clock Cycle 2160:
 Current CPU Blocking $t0
(lw, 2100, $t0, 0, 0, 308, )
Started lw 2100 $t0 on Line 308
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2161:
 Current CPU Blocking $t0
(lw, 2100, $t0, 1, 22, 308, )
Completed 2/22

Clock Cycle 2162:
 Current CPU Blocking $t0
(lw, 2100, $t0, 2, 22, 308, )
Completed 3/22

Clock Cycle 2163:
 Current CPU Blocking $t0
(lw, 2100, $t0, 3, 22, 308, )
Completed 4/22

Clock Cycle 2164:
 Current CPU Blocking $t0
(lw, 2100, $t0, 4, 22, 308, )
Completed 5/22

Clock Cycle 2165:
 Current CPU Blocking $t0
(lw, 2100, $t0, 5, 22, 308, )
Completed 6/22

Clock Cycle 2166:
 Current CPU Blocking $t0
(lw, 2100, $t0, 6, 22, 308, )
Completed 7/22

Clock Cycle 2167:
 Current CPU Blocking $t0
(lw, 2100, $t0, 7, 22, 308, )
Completed 8/22

Clock Cycle 2168:
 Current CPU Blocking $t0
(lw, 2100, $t0, 8, 22, 308, )
Completed 9/22

Clock Cycle 2169:
 Current CPU Blocking $t0
(lw, 2100, $t0, 9, 22, 308, )
Completed 10/22

Clock Cycle 2170:
 Current CPU Blocking $t0
(lw, 2100, $t0, 10, 22, 308, )
Completed 11/22

Clock Cycle 2171:
 Current CPU Blocking $t0
(lw, 2100, $t0, 11, 22, 308, )
Completed 12/22

Clock Cycle 2172:
 Current CPU Blocking $t0
(lw, 2100, $t0, 12, 22, 308, )
Completed 13/22

Clock Cycle 2173:
 Current CPU Blocking $t0
(lw, 2100, $t0, 13, 22, 308, )
Completed 14/22

Clock Cycle 2174:
 Current CPU Blocking $t0
(lw, 2100, $t0, 14, 22, 308, )
Completed 15/22

Clock Cycle 2175:
 Current CPU Blocking $t0
(lw, 2100, $t0, 15, 22, 308, )
Completed 16/22

Clock Cycle 2176:
 Current CPU Blocking $t0
(lw, 2100, $t0, 16, 22, 308, )
Completed 17/22

Clock Cycle 2177:
 Current CPU Blocking $t0
(lw, 2100, $t0, 17, 22, 308, )
Completed 18/22

Clock Cycle 2178:
 Current CPU Blocking $t0
(lw, 2100, $t0, 18, 22, 308, )
Completed 19/22

Clock Cycle 2179:
 Current CPU Blocking $t0
(lw, 2100, $t0, 19, 22, 308, )
Completed 20/22

Clock Cycle 2180:
 Current CPU Blocking $t0
(lw, 2100, $t0, 20, 22, 308, )
Completed 21/22

Clock Cycle 2181:
 Current CPU Blocking $t0
(lw, 2100, $t0, 21, 22, 308, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2100 $t0 on Line 308

Clock Cycle 2182:
 Current CPU Blocking $t0

addi$t0,$t4,1300
$t0 = 1300

Clock Cycle 2183:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1176 1300 on Line 310

Clock Cycle 2184:
 Current CPU Blocking 
(sw, 1176, 1300, 0, 0, 310, )
Started sw 1176 1300 on Line 310
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t0,3076
$t2 = 4376

Clock Cycle 2185:
 Current CPU Blocking 
(sw, 1176, 1300, 1, 12, 310, )
Completed 2/12
DRAM Request(Write) Issued for sw 260 0 on Line 312

Clock Cycle 2186:
 Current CPU Blocking 
(sw, 1176, 1300, 2, 12, 310, )(sw, 260, 0, 0, 0, 312, )
Completed 3/12
addi$t4,$t1,880
$t4 = 880

Clock Cycle 2187:
 Current CPU Blocking 
(sw, 1176, 1300, 3, 12, 310, )(sw, 260, 0, 0, 0, 312, )
Completed 4/12
DRAM Request(Write) Issued for sw 3588 0 on Line 314

Clock Cycle 2188:
 Current CPU Blocking 
(sw, 1176, 1300, 4, 12, 310, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )
Completed 5/12
DRAM Request(Read) Issued for lw 852 $t2 on Line 315

Clock Cycle 2189:
 Current CPU Blocking 
(sw, 1176, 1300, 5, 12, 310, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 6/12
DRAM Request(Write) Issued for sw 1812 0 on Line 316

Clock Cycle 2190:
 Current CPU Blocking 
(sw, 1176, 1300, 6, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 7/12

Clock Cycle 2191:
 Current CPU Blocking $t2
(sw, 1176, 1300, 7, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 8/12

Clock Cycle 2192:
 Current CPU Blocking $t2
(sw, 1176, 1300, 8, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 9/12

Clock Cycle 2193:
 Current CPU Blocking $t2
(sw, 1176, 1300, 9, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 10/12

Clock Cycle 2194:
 Current CPU Blocking $t2
(sw, 1176, 1300, 10, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 11/12

Clock Cycle 2195:
 Current CPU Blocking $t2
(sw, 1176, 1300, 11, 12, 310, )(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 12/12
Finished Instruction sw 1176 1300 on Line 310

Clock Cycle 2196:
 Current CPU Blocking $t2
(sw, 1812, 0, 0, 0, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Started sw 1812 0 on Line 316
Completed 1/2

Clock Cycle 2197:
 Current CPU Blocking $t2
(sw, 1812, 0, 1, 2, 316, )(sw, 260, 0, 0, 0, 312, )(sw, 3588, 0, 0, 0, 314, )(lw, 852, $t2, 0, 0, 315, )
Completed 2/2
Finished Instruction sw 1812 0 on Line 316

Clock Cycle 2198:
 Current CPU Blocking $t2
(sw, 260, 0, 0, 0, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Started sw 260 0 on Line 312
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2199:
 Current CPU Blocking $t2
(sw, 260, 0, 1, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 2/22

Clock Cycle 2200:
 Current CPU Blocking $t2
(sw, 260, 0, 2, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 3/22

Clock Cycle 2201:
 Current CPU Blocking $t2
(sw, 260, 0, 3, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 4/22

Clock Cycle 2202:
 Current CPU Blocking $t2
(sw, 260, 0, 4, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 5/22

Clock Cycle 2203:
 Current CPU Blocking $t2
(sw, 260, 0, 5, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 6/22

Clock Cycle 2204:
 Current CPU Blocking $t2
(sw, 260, 0, 6, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 7/22

Clock Cycle 2205:
 Current CPU Blocking $t2
(sw, 260, 0, 7, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 8/22

Clock Cycle 2206:
 Current CPU Blocking $t2
(sw, 260, 0, 8, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 9/22

Clock Cycle 2207:
 Current CPU Blocking $t2
(sw, 260, 0, 9, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 10/22
Memory at 1176 = 1300

Clock Cycle 2208:
 Current CPU Blocking $t2
(sw, 260, 0, 10, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 11/22

Clock Cycle 2209:
 Current CPU Blocking $t2
(sw, 260, 0, 11, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 12/22

Clock Cycle 2210:
 Current CPU Blocking $t2
(sw, 260, 0, 12, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 13/22

Clock Cycle 2211:
 Current CPU Blocking $t2
(sw, 260, 0, 13, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 14/22

Clock Cycle 2212:
 Current CPU Blocking $t2
(sw, 260, 0, 14, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 15/22

Clock Cycle 2213:
 Current CPU Blocking $t2
(sw, 260, 0, 15, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 16/22

Clock Cycle 2214:
 Current CPU Blocking $t2
(sw, 260, 0, 16, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 17/22

Clock Cycle 2215:
 Current CPU Blocking $t2
(sw, 260, 0, 17, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 18/22

Clock Cycle 2216:
 Current CPU Blocking $t2
(sw, 260, 0, 18, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 19/22

Clock Cycle 2217:
 Current CPU Blocking $t2
(sw, 260, 0, 19, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 20/22

Clock Cycle 2218:
 Current CPU Blocking $t2
(sw, 260, 0, 20, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 21/22

Clock Cycle 2219:
 Current CPU Blocking $t2
(sw, 260, 0, 21, 22, 312, )(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 22/22
Finished Instruction sw 260 0 on Line 312

Clock Cycle 2220:
 Current CPU Blocking $t2
(lw, 852, $t2, 0, 0, 315, )(sw, 3588, 0, 0, 0, 314, )
Started lw 852 $t2 on Line 315
Completed 1/2

Clock Cycle 2221:
 Current CPU Blocking $t2
(lw, 852, $t2, 1, 2, 315, )(sw, 3588, 0, 0, 0, 314, )
Completed 2/2
$t2 = 0
Finished Instruction lw 852 $t2 on Line 315

Clock Cycle 2222:
 Current CPU Blocking $t2
(sw, 3588, 0, 0, 0, 314, )
Started sw 3588 0 on Line 314
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3420 $t2 on Line 317

Clock Cycle 2223:
 Current CPU Blocking 
(sw, 3588, 0, 1, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 2/22

Clock Cycle 2224:
 Current CPU Blocking $t2
(sw, 3588, 0, 2, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 3/22

Clock Cycle 2225:
 Current CPU Blocking $t2
(sw, 3588, 0, 3, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 4/22

Clock Cycle 2226:
 Current CPU Blocking $t2
(sw, 3588, 0, 4, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 5/22

Clock Cycle 2227:
 Current CPU Blocking $t2
(sw, 3588, 0, 5, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 6/22

Clock Cycle 2228:
 Current CPU Blocking $t2
(sw, 3588, 0, 6, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 7/22

Clock Cycle 2229:
 Current CPU Blocking $t2
(sw, 3588, 0, 7, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 8/22

Clock Cycle 2230:
 Current CPU Blocking $t2
(sw, 3588, 0, 8, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 9/22

Clock Cycle 2231:
 Current CPU Blocking $t2
(sw, 3588, 0, 9, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 10/22

Clock Cycle 2232:
 Current CPU Blocking $t2
(sw, 3588, 0, 10, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 11/22

Clock Cycle 2233:
 Current CPU Blocking $t2
(sw, 3588, 0, 11, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 12/22

Clock Cycle 2234:
 Current CPU Blocking $t2
(sw, 3588, 0, 12, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 13/22

Clock Cycle 2235:
 Current CPU Blocking $t2
(sw, 3588, 0, 13, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 14/22

Clock Cycle 2236:
 Current CPU Blocking $t2
(sw, 3588, 0, 14, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 15/22

Clock Cycle 2237:
 Current CPU Blocking $t2
(sw, 3588, 0, 15, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 16/22

Clock Cycle 2238:
 Current CPU Blocking $t2
(sw, 3588, 0, 16, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 17/22

Clock Cycle 2239:
 Current CPU Blocking $t2
(sw, 3588, 0, 17, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 18/22

Clock Cycle 2240:
 Current CPU Blocking $t2
(sw, 3588, 0, 18, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 19/22

Clock Cycle 2241:
 Current CPU Blocking $t2
(sw, 3588, 0, 19, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 20/22

Clock Cycle 2242:
 Current CPU Blocking $t2
(sw, 3588, 0, 20, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 21/22

Clock Cycle 2243:
 Current CPU Blocking $t2
(sw, 3588, 0, 21, 22, 314, )(lw, 3420, $t2, 0, 0, 317, )
Completed 22/22
Finished Instruction sw 3588 0 on Line 314

Clock Cycle 2244:
 Current CPU Blocking $t2
(lw, 3420, $t2, 0, 0, 317, )
Started lw 3420 $t2 on Line 317
Completed 1/2

Clock Cycle 2245:
 Current CPU Blocking $t2
(lw, 3420, $t2, 1, 2, 317, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3420 $t2 on Line 317

Clock Cycle 2246:
 Current CPU Blocking $t2

addi$t2,$t2,808
$t2 = 808

Clock Cycle 2247:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 248 $t4 on Line 319

Clock Cycle 2248:
 Current CPU Blocking 
(lw, 248, $t4, 0, 0, 319, )
Started lw 248 $t4 on Line 319
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3596 $t2 on Line 320

Clock Cycle 2249:
 Current CPU Blocking 
(lw, 248, $t4, 1, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )
Completed 2/22
DRAM Request(Write) Issued for sw 2420 0 on Line 321

Clock Cycle 2250:
 Current CPU Blocking 
(lw, 248, $t4, 2, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 3/22

Clock Cycle 2251:
 Current CPU Blocking $t2
(lw, 248, $t4, 3, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 4/22

Clock Cycle 2252:
 Current CPU Blocking $t2
(lw, 248, $t4, 4, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 5/22

Clock Cycle 2253:
 Current CPU Blocking $t2
(lw, 248, $t4, 5, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 6/22

Clock Cycle 2254:
 Current CPU Blocking $t2
(lw, 248, $t4, 6, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 7/22

Clock Cycle 2255:
 Current CPU Blocking $t2
(lw, 248, $t4, 7, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 8/22

Clock Cycle 2256:
 Current CPU Blocking $t2
(lw, 248, $t4, 8, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 9/22

Clock Cycle 2257:
 Current CPU Blocking $t2
(lw, 248, $t4, 9, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 10/22

Clock Cycle 2258:
 Current CPU Blocking $t2
(lw, 248, $t4, 10, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 11/22

Clock Cycle 2259:
 Current CPU Blocking $t2
(lw, 248, $t4, 11, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 12/22

Clock Cycle 2260:
 Current CPU Blocking $t2
(lw, 248, $t4, 12, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 13/22

Clock Cycle 2261:
 Current CPU Blocking $t2
(lw, 248, $t4, 13, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 14/22

Clock Cycle 2262:
 Current CPU Blocking $t2
(lw, 248, $t4, 14, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 15/22

Clock Cycle 2263:
 Current CPU Blocking $t2
(lw, 248, $t4, 15, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 16/22

Clock Cycle 2264:
 Current CPU Blocking $t2
(lw, 248, $t4, 16, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 17/22

Clock Cycle 2265:
 Current CPU Blocking $t2
(lw, 248, $t4, 17, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 18/22

Clock Cycle 2266:
 Current CPU Blocking $t2
(lw, 248, $t4, 18, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 19/22

Clock Cycle 2267:
 Current CPU Blocking $t2
(lw, 248, $t4, 19, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 20/22

Clock Cycle 2268:
 Current CPU Blocking $t2
(lw, 248, $t4, 20, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 21/22

Clock Cycle 2269:
 Current CPU Blocking $t2
(lw, 248, $t4, 21, 22, 319, )(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 22/22
$t4 = 0
Finished Instruction lw 248 $t4 on Line 319

Clock Cycle 2270:
 Current CPU Blocking $t2
(lw, 3596, $t2, 0, 0, 320, )(sw, 2420, 0, 0, 0, 321, )
Started lw 3596 $t2 on Line 320
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2271:
 Current CPU Blocking $t2
(lw, 3596, $t2, 1, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 2/12

Clock Cycle 2272:
 Current CPU Blocking $t2
(lw, 3596, $t2, 2, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 3/12

Clock Cycle 2273:
 Current CPU Blocking $t2
(lw, 3596, $t2, 3, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 4/12

Clock Cycle 2274:
 Current CPU Blocking $t2
(lw, 3596, $t2, 4, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 5/12

Clock Cycle 2275:
 Current CPU Blocking $t2
(lw, 3596, $t2, 5, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 6/12

Clock Cycle 2276:
 Current CPU Blocking $t2
(lw, 3596, $t2, 6, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 7/12

Clock Cycle 2277:
 Current CPU Blocking $t2
(lw, 3596, $t2, 7, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 8/12

Clock Cycle 2278:
 Current CPU Blocking $t2
(lw, 3596, $t2, 8, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 9/12

Clock Cycle 2279:
 Current CPU Blocking $t2
(lw, 3596, $t2, 9, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 10/12

Clock Cycle 2280:
 Current CPU Blocking $t2
(lw, 3596, $t2, 10, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 11/12

Clock Cycle 2281:
 Current CPU Blocking $t2
(lw, 3596, $t2, 11, 12, 320, )(sw, 2420, 0, 0, 0, 321, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3596 $t2 on Line 320

Clock Cycle 2282:
 Current CPU Blocking $t2
(sw, 2420, 0, 0, 0, 321, )
Started sw 2420 0 on Line 321
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t4,84
$t2 = 84

Clock Cycle 2283:
 Current CPU Blocking 
(sw, 2420, 0, 1, 12, 321, )
Completed 2/12
DRAM Request(Write) Issued for sw 2692 0 on Line 323

Clock Cycle 2284:
 Current CPU Blocking 
(sw, 2420, 0, 2, 12, 321, )(sw, 2692, 0, 0, 0, 323, )
Completed 3/12
addi$t1,$t3,2392
$t1 = 2392

Clock Cycle 2285:
 Current CPU Blocking 
(sw, 2420, 0, 3, 12, 321, )(sw, 2692, 0, 0, 0, 323, )
Completed 4/12
addi$t3,$t2,2176
$t3 = 2260

Clock Cycle 2286:
 Current CPU Blocking 
(sw, 2420, 0, 4, 12, 321, )(sw, 2692, 0, 0, 0, 323, )
Completed 5/12
addi$t4,$t3,3028
$t4 = 5288

Clock Cycle 2287:
 Current CPU Blocking 
(sw, 2420, 0, 5, 12, 321, )(sw, 2692, 0, 0, 0, 323, )
Completed 6/12
DRAM Request(Write) Issued for sw 2240 5288 on Line 327

Clock Cycle 2288:
 Current CPU Blocking 
(sw, 2420, 0, 6, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )
Completed 7/12
addi$t0,$t4,1280
$t0 = 6568

Clock Cycle 2289:
 Current CPU Blocking 
(sw, 2420, 0, 7, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )
Completed 8/12
DRAM Request(Read) Issued for lw 2104 $t0 on Line 329

Clock Cycle 2290:
 Current CPU Blocking 
(sw, 2420, 0, 8, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )
Completed 9/12
DRAM Request(Read) Issued for lw 264 $t2 on Line 330

Clock Cycle 2291:
 Current CPU Blocking 
(sw, 2420, 0, 9, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 264, $t2, 0, 0, 330, )
Completed 10/12
DRAM Request(Read) Issued for lw 2484 $t4 on Line 331

Clock Cycle 2292:
 Current CPU Blocking 
(sw, 2420, 0, 10, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 11/12

Clock Cycle 2293:
 Current CPU Blocking $t2
(sw, 2420, 0, 11, 12, 321, )(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 12/12
Finished Instruction sw 2420 0 on Line 321

Clock Cycle 2294:
 Current CPU Blocking $t2
(sw, 2692, 0, 0, 0, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Started sw 2692 0 on Line 323
Completed 1/2

Clock Cycle 2295:
 Current CPU Blocking $t2
(sw, 2692, 0, 1, 2, 323, )(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 2/2
Finished Instruction sw 2692 0 on Line 323

Clock Cycle 2296:
 Current CPU Blocking $t2
(sw, 2240, 5288, 0, 0, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Started sw 2240 5288 on Line 327
Completed 1/2

Clock Cycle 2297:
 Current CPU Blocking $t2
(sw, 2240, 5288, 1, 2, 327, )(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 2/2
Finished Instruction sw 2240 5288 on Line 327

Clock Cycle 2298:
 Current CPU Blocking $t2
(lw, 2104, $t0, 0, 0, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Started lw 2104 $t0 on Line 329
Completed 1/2

Clock Cycle 2299:
 Current CPU Blocking $t2
(lw, 2104, $t0, 1, 2, 329, )(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2104 $t0 on Line 329

Clock Cycle 2300:
 Current CPU Blocking $t2
(lw, 2484, $t4, 0, 0, 331, )(lw, 264, $t2, 0, 0, 330, )
Started lw 2484 $t4 on Line 331
Completed 1/2

Clock Cycle 2301:
 Current CPU Blocking $t2
(lw, 2484, $t4, 1, 2, 331, )(lw, 264, $t2, 0, 0, 330, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2484 $t4 on Line 331

Clock Cycle 2302:
 Current CPU Blocking $t2
(lw, 264, $t2, 0, 0, 330, )
Started lw 264 $t2 on Line 330
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2303:
 Current CPU Blocking $t2
(lw, 264, $t2, 1, 22, 330, )
Completed 2/22

Clock Cycle 2304:
 Current CPU Blocking $t2
(lw, 264, $t2, 2, 22, 330, )
Completed 3/22

Clock Cycle 2305:
 Current CPU Blocking $t2
(lw, 264, $t2, 3, 22, 330, )
Completed 4/22

Clock Cycle 2306:
 Current CPU Blocking $t2
(lw, 264, $t2, 4, 22, 330, )
Completed 5/22

Clock Cycle 2307:
 Current CPU Blocking $t2
(lw, 264, $t2, 5, 22, 330, )
Completed 6/22

Clock Cycle 2308:
 Current CPU Blocking $t2
(lw, 264, $t2, 6, 22, 330, )
Completed 7/22

Clock Cycle 2309:
 Current CPU Blocking $t2
(lw, 264, $t2, 7, 22, 330, )
Completed 8/22

Clock Cycle 2310:
 Current CPU Blocking $t2
(lw, 264, $t2, 8, 22, 330, )
Completed 9/22

Clock Cycle 2311:
 Current CPU Blocking $t2
(lw, 264, $t2, 9, 22, 330, )
Completed 10/22
Memory at 2240 = 5288

Clock Cycle 2312:
 Current CPU Blocking $t2
(lw, 264, $t2, 10, 22, 330, )
Completed 11/22

Clock Cycle 2313:
 Current CPU Blocking $t2
(lw, 264, $t2, 11, 22, 330, )
Completed 12/22

Clock Cycle 2314:
 Current CPU Blocking $t2
(lw, 264, $t2, 12, 22, 330, )
Completed 13/22

Clock Cycle 2315:
 Current CPU Blocking $t2
(lw, 264, $t2, 13, 22, 330, )
Completed 14/22

Clock Cycle 2316:
 Current CPU Blocking $t2
(lw, 264, $t2, 14, 22, 330, )
Completed 15/22

Clock Cycle 2317:
 Current CPU Blocking $t2
(lw, 264, $t2, 15, 22, 330, )
Completed 16/22

Clock Cycle 2318:
 Current CPU Blocking $t2
(lw, 264, $t2, 16, 22, 330, )
Completed 17/22

Clock Cycle 2319:
 Current CPU Blocking $t2
(lw, 264, $t2, 17, 22, 330, )
Completed 18/22

Clock Cycle 2320:
 Current CPU Blocking $t2
(lw, 264, $t2, 18, 22, 330, )
Completed 19/22

Clock Cycle 2321:
 Current CPU Blocking $t2
(lw, 264, $t2, 19, 22, 330, )
Completed 20/22

Clock Cycle 2322:
 Current CPU Blocking $t2
(lw, 264, $t2, 20, 22, 330, )
Completed 21/22

Clock Cycle 2323:
 Current CPU Blocking $t2
(lw, 264, $t2, 21, 22, 330, )
Completed 22/22
$t2 = 0
Finished Instruction lw 264 $t2 on Line 330

Clock Cycle 2324:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 1716 0 on Line 332

Clock Cycle 2325:
 Current CPU Blocking 
(sw, 1716, 0, 0, 0, 332, )
Started sw 1716 0 on Line 332
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2152 $t0 on Line 333

Clock Cycle 2326:
 Current CPU Blocking 
(sw, 1716, 0, 1, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 2/12
addi$t3,$t4,316
$t3 = 316

Clock Cycle 2327:
 Current CPU Blocking 
(sw, 1716, 0, 2, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 3/12

Clock Cycle 2328:
 Current CPU Blocking $t0
(sw, 1716, 0, 3, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 4/12

Clock Cycle 2329:
 Current CPU Blocking $t0
(sw, 1716, 0, 4, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 5/12

Clock Cycle 2330:
 Current CPU Blocking $t0
(sw, 1716, 0, 5, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 6/12

Clock Cycle 2331:
 Current CPU Blocking $t0
(sw, 1716, 0, 6, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 7/12

Clock Cycle 2332:
 Current CPU Blocking $t0
(sw, 1716, 0, 7, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 8/12

Clock Cycle 2333:
 Current CPU Blocking $t0
(sw, 1716, 0, 8, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 9/12

Clock Cycle 2334:
 Current CPU Blocking $t0
(sw, 1716, 0, 9, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 10/12

Clock Cycle 2335:
 Current CPU Blocking $t0
(sw, 1716, 0, 10, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 11/12

Clock Cycle 2336:
 Current CPU Blocking $t0
(sw, 1716, 0, 11, 12, 332, )(lw, 2152, $t0, 0, 0, 333, )
Completed 12/12
Finished Instruction sw 1716 0 on Line 332

Clock Cycle 2337:
 Current CPU Blocking $t0
(lw, 2152, $t0, 0, 0, 333, )
Started lw 2152 $t0 on Line 333
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2338:
 Current CPU Blocking $t0
(lw, 2152, $t0, 1, 22, 333, )
Completed 2/22

Clock Cycle 2339:
 Current CPU Blocking $t0
(lw, 2152, $t0, 2, 22, 333, )
Completed 3/22

Clock Cycle 2340:
 Current CPU Blocking $t0
(lw, 2152, $t0, 3, 22, 333, )
Completed 4/22

Clock Cycle 2341:
 Current CPU Blocking $t0
(lw, 2152, $t0, 4, 22, 333, )
Completed 5/22

Clock Cycle 2342:
 Current CPU Blocking $t0
(lw, 2152, $t0, 5, 22, 333, )
Completed 6/22

Clock Cycle 2343:
 Current CPU Blocking $t0
(lw, 2152, $t0, 6, 22, 333, )
Completed 7/22

Clock Cycle 2344:
 Current CPU Blocking $t0
(lw, 2152, $t0, 7, 22, 333, )
Completed 8/22

Clock Cycle 2345:
 Current CPU Blocking $t0
(lw, 2152, $t0, 8, 22, 333, )
Completed 9/22

Clock Cycle 2346:
 Current CPU Blocking $t0
(lw, 2152, $t0, 9, 22, 333, )
Completed 10/22

Clock Cycle 2347:
 Current CPU Blocking $t0
(lw, 2152, $t0, 10, 22, 333, )
Completed 11/22

Clock Cycle 2348:
 Current CPU Blocking $t0
(lw, 2152, $t0, 11, 22, 333, )
Completed 12/22

Clock Cycle 2349:
 Current CPU Blocking $t0
(lw, 2152, $t0, 12, 22, 333, )
Completed 13/22

Clock Cycle 2350:
 Current CPU Blocking $t0
(lw, 2152, $t0, 13, 22, 333, )
Completed 14/22

Clock Cycle 2351:
 Current CPU Blocking $t0
(lw, 2152, $t0, 14, 22, 333, )
Completed 15/22

Clock Cycle 2352:
 Current CPU Blocking $t0
(lw, 2152, $t0, 15, 22, 333, )
Completed 16/22

Clock Cycle 2353:
 Current CPU Blocking $t0
(lw, 2152, $t0, 16, 22, 333, )
Completed 17/22

Clock Cycle 2354:
 Current CPU Blocking $t0
(lw, 2152, $t0, 17, 22, 333, )
Completed 18/22

Clock Cycle 2355:
 Current CPU Blocking $t0
(lw, 2152, $t0, 18, 22, 333, )
Completed 19/22

Clock Cycle 2356:
 Current CPU Blocking $t0
(lw, 2152, $t0, 19, 22, 333, )
Completed 20/22

Clock Cycle 2357:
 Current CPU Blocking $t0
(lw, 2152, $t0, 20, 22, 333, )
Completed 21/22

Clock Cycle 2358:
 Current CPU Blocking $t0
(lw, 2152, $t0, 21, 22, 333, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2152 $t0 on Line 333

Clock Cycle 2359:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3156 $t0 on Line 335

Clock Cycle 2360:
 Current CPU Blocking 
(lw, 3156, $t0, 0, 0, 335, )
Started lw 3156 $t0 on Line 335
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 184 $t1 on Line 336

Clock Cycle 2361:
 Current CPU Blocking 
(lw, 3156, $t0, 1, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 2/12

Clock Cycle 2362:
 Current CPU Blocking $t1
(lw, 3156, $t0, 2, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 3/12

Clock Cycle 2363:
 Current CPU Blocking $t1
(lw, 3156, $t0, 3, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 4/12

Clock Cycle 2364:
 Current CPU Blocking $t1
(lw, 3156, $t0, 4, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 5/12

Clock Cycle 2365:
 Current CPU Blocking $t1
(lw, 3156, $t0, 5, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 6/12

Clock Cycle 2366:
 Current CPU Blocking $t1
(lw, 3156, $t0, 6, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 7/12

Clock Cycle 2367:
 Current CPU Blocking $t1
(lw, 3156, $t0, 7, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 8/12

Clock Cycle 2368:
 Current CPU Blocking $t1
(lw, 3156, $t0, 8, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 9/12

Clock Cycle 2369:
 Current CPU Blocking $t1
(lw, 3156, $t0, 9, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 10/12

Clock Cycle 2370:
 Current CPU Blocking $t1
(lw, 3156, $t0, 10, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 11/12

Clock Cycle 2371:
 Current CPU Blocking $t1
(lw, 3156, $t0, 11, 12, 335, )(lw, 184, $t1, 0, 0, 336, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3156 $t0 on Line 335

Clock Cycle 2372:
 Current CPU Blocking $t1
(lw, 184, $t1, 0, 0, 336, )
Started lw 184 $t1 on Line 336
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2373:
 Current CPU Blocking $t1
(lw, 184, $t1, 1, 12, 336, )
Completed 2/12

Clock Cycle 2374:
 Current CPU Blocking $t1
(lw, 184, $t1, 2, 12, 336, )
Completed 3/12

Clock Cycle 2375:
 Current CPU Blocking $t1
(lw, 184, $t1, 3, 12, 336, )
Completed 4/12

Clock Cycle 2376:
 Current CPU Blocking $t1
(lw, 184, $t1, 4, 12, 336, )
Completed 5/12

Clock Cycle 2377:
 Current CPU Blocking $t1
(lw, 184, $t1, 5, 12, 336, )
Completed 6/12

Clock Cycle 2378:
 Current CPU Blocking $t1
(lw, 184, $t1, 6, 12, 336, )
Completed 7/12

Clock Cycle 2379:
 Current CPU Blocking $t1
(lw, 184, $t1, 7, 12, 336, )
Completed 8/12

Clock Cycle 2380:
 Current CPU Blocking $t1
(lw, 184, $t1, 8, 12, 336, )
Completed 9/12

Clock Cycle 2381:
 Current CPU Blocking $t1
(lw, 184, $t1, 9, 12, 336, )
Completed 10/12

Clock Cycle 2382:
 Current CPU Blocking $t1
(lw, 184, $t1, 10, 12, 336, )
Completed 11/12

Clock Cycle 2383:
 Current CPU Blocking $t1
(lw, 184, $t1, 11, 12, 336, )
Completed 12/12
$t1 = 0
Finished Instruction lw 184 $t1 on Line 336

Clock Cycle 2384:
 Current CPU Blocking $t1

addi$t3,$t1,2552
$t3 = 2552

Clock Cycle 2385:
 Current CPU Blocking 

addi$t1,$t4,936
$t1 = 936

Clock Cycle 2386:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3620 $t1 on Line 339

Clock Cycle 2387:
 Current CPU Blocking 
(lw, 3620, $t1, 0, 0, 339, )
Started lw 3620 $t1 on Line 339
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1124 $t0 on Line 340

Clock Cycle 2388:
 Current CPU Blocking 
(lw, 3620, $t1, 1, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )
Completed 2/12
DRAM Request(Read) Issued for lw 1336 $t2 on Line 341

Clock Cycle 2389:
 Current CPU Blocking 
(lw, 3620, $t1, 2, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 3/12

Clock Cycle 2390:
 Current CPU Blocking $t2
(lw, 3620, $t1, 3, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 4/12

Clock Cycle 2391:
 Current CPU Blocking $t2
(lw, 3620, $t1, 4, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 5/12

Clock Cycle 2392:
 Current CPU Blocking $t2
(lw, 3620, $t1, 5, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 6/12

Clock Cycle 2393:
 Current CPU Blocking $t2
(lw, 3620, $t1, 6, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 7/12

Clock Cycle 2394:
 Current CPU Blocking $t2
(lw, 3620, $t1, 7, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 8/12

Clock Cycle 2395:
 Current CPU Blocking $t2
(lw, 3620, $t1, 8, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 9/12

Clock Cycle 2396:
 Current CPU Blocking $t2
(lw, 3620, $t1, 9, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 10/12

Clock Cycle 2397:
 Current CPU Blocking $t2
(lw, 3620, $t1, 10, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 11/12

Clock Cycle 2398:
 Current CPU Blocking $t2
(lw, 3620, $t1, 11, 12, 339, )(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3620 $t1 on Line 339

Clock Cycle 2399:
 Current CPU Blocking $t2
(lw, 1124, $t0, 0, 0, 340, )(lw, 1336, $t2, 0, 0, 341, )
Started lw 1124 $t0 on Line 340
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2400:
 Current CPU Blocking $t2
(lw, 1124, $t0, 1, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 2/12

Clock Cycle 2401:
 Current CPU Blocking $t2
(lw, 1124, $t0, 2, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 3/12

Clock Cycle 2402:
 Current CPU Blocking $t2
(lw, 1124, $t0, 3, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 4/12

Clock Cycle 2403:
 Current CPU Blocking $t2
(lw, 1124, $t0, 4, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 5/12

Clock Cycle 2404:
 Current CPU Blocking $t2
(lw, 1124, $t0, 5, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 6/12

Clock Cycle 2405:
 Current CPU Blocking $t2
(lw, 1124, $t0, 6, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 7/12

Clock Cycle 2406:
 Current CPU Blocking $t2
(lw, 1124, $t0, 7, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 8/12

Clock Cycle 2407:
 Current CPU Blocking $t2
(lw, 1124, $t0, 8, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 9/12

Clock Cycle 2408:
 Current CPU Blocking $t2
(lw, 1124, $t0, 9, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 10/12

Clock Cycle 2409:
 Current CPU Blocking $t2
(lw, 1124, $t0, 10, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 11/12

Clock Cycle 2410:
 Current CPU Blocking $t2
(lw, 1124, $t0, 11, 12, 340, )(lw, 1336, $t2, 0, 0, 341, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1124 $t0 on Line 340

Clock Cycle 2411:
 Current CPU Blocking $t2
(lw, 1336, $t2, 0, 0, 341, )
Started lw 1336 $t2 on Line 341
Completed 1/2

Clock Cycle 2412:
 Current CPU Blocking $t2
(lw, 1336, $t2, 1, 2, 341, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1336 $t2 on Line 341

Clock Cycle 2413:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 1852 0 on Line 342

Clock Cycle 2414:
 Current CPU Blocking 
(sw, 1852, 0, 0, 0, 342, )
Started sw 1852 0 on Line 342
Completed 1/2
addi$t3,$t0,3660
$t3 = 3660

Clock Cycle 2415:
 Current CPU Blocking 
(sw, 1852, 0, 1, 2, 342, )
Completed 2/2
Finished Instruction sw 1852 0 on Line 342
addi$t3,$t1,1132
$t3 = 1132

Clock Cycle 2416:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3524 $t3 on Line 345

Clock Cycle 2417:
 Current CPU Blocking 
(lw, 3524, $t3, 0, 0, 345, )
Started lw 3524 $t3 on Line 345
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t0,3252
$t0 = 3252

Clock Cycle 2418:
 Current CPU Blocking 
(lw, 3524, $t3, 1, 22, 345, )
Completed 2/22
DRAM Request(Write) Issued for sw 3272 0 on Line 347

Clock Cycle 2419:
 Current CPU Blocking 
(lw, 3524, $t3, 2, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 3/22

Clock Cycle 2420:
 Current CPU Blocking $t3
(lw, 3524, $t3, 3, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 4/22

Clock Cycle 2421:
 Current CPU Blocking $t3
(lw, 3524, $t3, 4, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 5/22

Clock Cycle 2422:
 Current CPU Blocking $t3
(lw, 3524, $t3, 5, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 6/22

Clock Cycle 2423:
 Current CPU Blocking $t3
(lw, 3524, $t3, 6, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 7/22

Clock Cycle 2424:
 Current CPU Blocking $t3
(lw, 3524, $t3, 7, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 8/22

Clock Cycle 2425:
 Current CPU Blocking $t3
(lw, 3524, $t3, 8, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 9/22

Clock Cycle 2426:
 Current CPU Blocking $t3
(lw, 3524, $t3, 9, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 10/22

Clock Cycle 2427:
 Current CPU Blocking $t3
(lw, 3524, $t3, 10, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 11/22

Clock Cycle 2428:
 Current CPU Blocking $t3
(lw, 3524, $t3, 11, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 12/22

Clock Cycle 2429:
 Current CPU Blocking $t3
(lw, 3524, $t3, 12, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 13/22

Clock Cycle 2430:
 Current CPU Blocking $t3
(lw, 3524, $t3, 13, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 14/22

Clock Cycle 2431:
 Current CPU Blocking $t3
(lw, 3524, $t3, 14, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 15/22

Clock Cycle 2432:
 Current CPU Blocking $t3
(lw, 3524, $t3, 15, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 16/22

Clock Cycle 2433:
 Current CPU Blocking $t3
(lw, 3524, $t3, 16, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 17/22

Clock Cycle 2434:
 Current CPU Blocking $t3
(lw, 3524, $t3, 17, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 18/22

Clock Cycle 2435:
 Current CPU Blocking $t3
(lw, 3524, $t3, 18, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 19/22

Clock Cycle 2436:
 Current CPU Blocking $t3
(lw, 3524, $t3, 19, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 20/22

Clock Cycle 2437:
 Current CPU Blocking $t3
(lw, 3524, $t3, 20, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 21/22

Clock Cycle 2438:
 Current CPU Blocking $t3
(lw, 3524, $t3, 21, 22, 345, )(sw, 3272, 0, 0, 0, 347, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3524 $t3 on Line 345

Clock Cycle 2439:
 Current CPU Blocking $t3
(sw, 3272, 0, 0, 0, 347, )
Started sw 3272 0 on Line 347
Completed 1/2
DRAM Request(Read) Issued for lw 484 $t3 on Line 348

Clock Cycle 2440:
 Current CPU Blocking 
(sw, 3272, 0, 1, 2, 347, )(lw, 484, $t3, 0, 0, 348, )
Completed 2/2
Finished Instruction sw 3272 0 on Line 347
DRAM Request(Write) Issued for sw 3564 3252 on Line 349

Clock Cycle 2441:
 Current CPU Blocking 
(lw, 484, $t3, 0, 0, 348, )(sw, 3564, 3252, 0, 0, 349, )
Started lw 484 $t3 on Line 348
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3528 3252 on Line 350

Clock Cycle 2442:
 Current CPU Blocking 
(lw, 484, $t3, 1, 22, 348, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 2/22
DRAM Request(Write) Issued for sw 876 0 on Line 351

Clock Cycle 2443:
 Current CPU Blocking 
(lw, 484, $t3, 2, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 3/22

Clock Cycle 2444:
 Current CPU Blocking $t3
(lw, 484, $t3, 3, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 4/22

Clock Cycle 2445:
 Current CPU Blocking $t3
(lw, 484, $t3, 4, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 5/22

Clock Cycle 2446:
 Current CPU Blocking $t3
(lw, 484, $t3, 5, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 6/22

Clock Cycle 2447:
 Current CPU Blocking $t3
(lw, 484, $t3, 6, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 7/22

Clock Cycle 2448:
 Current CPU Blocking $t3
(lw, 484, $t3, 7, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 8/22

Clock Cycle 2449:
 Current CPU Blocking $t3
(lw, 484, $t3, 8, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 9/22

Clock Cycle 2450:
 Current CPU Blocking $t3
(lw, 484, $t3, 9, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 10/22

Clock Cycle 2451:
 Current CPU Blocking $t3
(lw, 484, $t3, 10, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 11/22

Clock Cycle 2452:
 Current CPU Blocking $t3
(lw, 484, $t3, 11, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 12/22

Clock Cycle 2453:
 Current CPU Blocking $t3
(lw, 484, $t3, 12, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 13/22

Clock Cycle 2454:
 Current CPU Blocking $t3
(lw, 484, $t3, 13, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 14/22

Clock Cycle 2455:
 Current CPU Blocking $t3
(lw, 484, $t3, 14, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 15/22

Clock Cycle 2456:
 Current CPU Blocking $t3
(lw, 484, $t3, 15, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 16/22

Clock Cycle 2457:
 Current CPU Blocking $t3
(lw, 484, $t3, 16, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 17/22

Clock Cycle 2458:
 Current CPU Blocking $t3
(lw, 484, $t3, 17, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 18/22

Clock Cycle 2459:
 Current CPU Blocking $t3
(lw, 484, $t3, 18, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 19/22

Clock Cycle 2460:
 Current CPU Blocking $t3
(lw, 484, $t3, 19, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 20/22

Clock Cycle 2461:
 Current CPU Blocking $t3
(lw, 484, $t3, 20, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 21/22

Clock Cycle 2462:
 Current CPU Blocking $t3
(lw, 484, $t3, 21, 22, 348, )(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 22/22
$t3 = 0
Finished Instruction lw 484 $t3 on Line 348

Clock Cycle 2463:
 Current CPU Blocking $t3
(sw, 876, 0, 0, 0, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Started sw 876 0 on Line 351
Completed 1/2
addi$t3,$t2,864
$t3 = 864

Clock Cycle 2464:
 Current CPU Blocking 
(sw, 876, 0, 1, 2, 351, )(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )
Completed 2/2
Finished Instruction sw 876 0 on Line 351
DRAM Request(Read) Issued for lw 3556 $t2 on Line 353

Clock Cycle 2465:
 Current CPU Blocking 
(sw, 3564, 3252, 0, 0, 349, )(sw, 3528, 3252, 0, 0, 350, )(lw, 3556, $t2, 0, 0, 353, )
Started sw 3564 3252 on Line 349
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2466:
 Current CPU Blocking $t2
(sw, 3564, 3252, 1, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 2/22

Clock Cycle 2467:
 Current CPU Blocking $t2
(sw, 3564, 3252, 2, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 3/22

Clock Cycle 2468:
 Current CPU Blocking $t2
(sw, 3564, 3252, 3, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 4/22

Clock Cycle 2469:
 Current CPU Blocking $t2
(sw, 3564, 3252, 4, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 5/22

Clock Cycle 2470:
 Current CPU Blocking $t2
(sw, 3564, 3252, 5, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 6/22

Clock Cycle 2471:
 Current CPU Blocking $t2
(sw, 3564, 3252, 6, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 7/22

Clock Cycle 2472:
 Current CPU Blocking $t2
(sw, 3564, 3252, 7, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 8/22

Clock Cycle 2473:
 Current CPU Blocking $t2
(sw, 3564, 3252, 8, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 9/22

Clock Cycle 2474:
 Current CPU Blocking $t2
(sw, 3564, 3252, 9, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 10/22

Clock Cycle 2475:
 Current CPU Blocking $t2
(sw, 3564, 3252, 10, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 11/22

Clock Cycle 2476:
 Current CPU Blocking $t2
(sw, 3564, 3252, 11, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 12/22

Clock Cycle 2477:
 Current CPU Blocking $t2
(sw, 3564, 3252, 12, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 13/22

Clock Cycle 2478:
 Current CPU Blocking $t2
(sw, 3564, 3252, 13, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 14/22

Clock Cycle 2479:
 Current CPU Blocking $t2
(sw, 3564, 3252, 14, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 15/22

Clock Cycle 2480:
 Current CPU Blocking $t2
(sw, 3564, 3252, 15, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 16/22

Clock Cycle 2481:
 Current CPU Blocking $t2
(sw, 3564, 3252, 16, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 17/22

Clock Cycle 2482:
 Current CPU Blocking $t2
(sw, 3564, 3252, 17, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 18/22

Clock Cycle 2483:
 Current CPU Blocking $t2
(sw, 3564, 3252, 18, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 19/22

Clock Cycle 2484:
 Current CPU Blocking $t2
(sw, 3564, 3252, 19, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 20/22

Clock Cycle 2485:
 Current CPU Blocking $t2
(sw, 3564, 3252, 20, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 21/22

Clock Cycle 2486:
 Current CPU Blocking $t2
(sw, 3564, 3252, 21, 22, 349, )(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 22/22
Finished Instruction sw 3564 3252 on Line 349

Clock Cycle 2487:
 Current CPU Blocking $t2
(lw, 3556, $t2, 0, 0, 353, )(sw, 3528, 3252, 0, 0, 350, )
Started lw 3556 $t2 on Line 353
Completed 1/2

Clock Cycle 2488:
 Current CPU Blocking $t2
(lw, 3556, $t2, 1, 2, 353, )(sw, 3528, 3252, 0, 0, 350, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3556 $t2 on Line 353

Clock Cycle 2489:
 Current CPU Blocking $t2
(sw, 3528, 3252, 0, 0, 350, )
Started sw 3528 3252 on Line 350
Completed 1/2
DRAM Request(Read) Issued for lw 3776 $t2 on Line 354

Clock Cycle 2490:
 Current CPU Blocking 
(sw, 3528, 3252, 1, 2, 350, )(lw, 3776, $t2, 0, 0, 354, )
Completed 2/2
Finished Instruction sw 3528 3252 on Line 350
addi$t3,$t0,72
$t3 = 3324

Clock Cycle 2491:
 Current CPU Blocking 
(lw, 3776, $t2, 0, 0, 354, )
Started lw 3776 $t2 on Line 354
Completed 1/2
addi$t4,$t3,2356
$t4 = 5680

Clock Cycle 2492:
 Current CPU Blocking 
(lw, 3776, $t2, 1, 2, 354, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3776 $t2 on Line 354

Clock Cycle 2493:
 Current CPU Blocking $t2

addi$t3,$t2,1016
$t3 = 1016

Clock Cycle 2494:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1280 $t4 on Line 358

Clock Cycle 2495:
 Current CPU Blocking 
(lw, 1280, $t4, 0, 0, 358, )
Started lw 1280 $t4 on Line 358
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,3056
$t2 = 3056

Clock Cycle 2496:
 Current CPU Blocking 
(lw, 1280, $t4, 1, 22, 358, )
Completed 2/22
addi$t1,$t0,3200
$t1 = 6452

Clock Cycle 2497:
 Current CPU Blocking 
(lw, 1280, $t4, 2, 22, 358, )
Completed 3/22
addi$t3,$t0,1856
$t3 = 5108

Clock Cycle 2498:
 Current CPU Blocking 
(lw, 1280, $t4, 3, 22, 358, )
Completed 4/22
DRAM Request(Read) Issued for lw 2500 $t3 on Line 362

Clock Cycle 2499:
 Current CPU Blocking 
(lw, 1280, $t4, 4, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 5/22

Clock Cycle 2500:
 Current CPU Blocking $t3
(lw, 1280, $t4, 5, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 6/22

Clock Cycle 2501:
 Current CPU Blocking $t3
(lw, 1280, $t4, 6, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 7/22

Clock Cycle 2502:
 Current CPU Blocking $t3
(lw, 1280, $t4, 7, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 8/22

Clock Cycle 2503:
 Current CPU Blocking $t3
(lw, 1280, $t4, 8, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 9/22

Clock Cycle 2504:
 Current CPU Blocking $t3
(lw, 1280, $t4, 9, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 10/22
Memory at 3528 = 3252
Memory at 3564 = 3252

Clock Cycle 2505:
 Current CPU Blocking $t3
(lw, 1280, $t4, 10, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 11/22

Clock Cycle 2506:
 Current CPU Blocking $t3
(lw, 1280, $t4, 11, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 12/22

Clock Cycle 2507:
 Current CPU Blocking $t3
(lw, 1280, $t4, 12, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 13/22

Clock Cycle 2508:
 Current CPU Blocking $t3
(lw, 1280, $t4, 13, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 14/22

Clock Cycle 2509:
 Current CPU Blocking $t3
(lw, 1280, $t4, 14, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 15/22

Clock Cycle 2510:
 Current CPU Blocking $t3
(lw, 1280, $t4, 15, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 16/22

Clock Cycle 2511:
 Current CPU Blocking $t3
(lw, 1280, $t4, 16, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 17/22

Clock Cycle 2512:
 Current CPU Blocking $t3
(lw, 1280, $t4, 17, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 18/22

Clock Cycle 2513:
 Current CPU Blocking $t3
(lw, 1280, $t4, 18, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 19/22

Clock Cycle 2514:
 Current CPU Blocking $t3
(lw, 1280, $t4, 19, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 20/22

Clock Cycle 2515:
 Current CPU Blocking $t3
(lw, 1280, $t4, 20, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 21/22

Clock Cycle 2516:
 Current CPU Blocking $t3
(lw, 1280, $t4, 21, 22, 358, )(lw, 2500, $t3, 0, 0, 362, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1280 $t4 on Line 358

Clock Cycle 2517:
 Current CPU Blocking $t3
(lw, 2500, $t3, 0, 0, 362, )
Started lw 2500 $t3 on Line 362
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2518:
 Current CPU Blocking $t3
(lw, 2500, $t3, 1, 12, 362, )
Completed 2/12

Clock Cycle 2519:
 Current CPU Blocking $t3
(lw, 2500, $t3, 2, 12, 362, )
Completed 3/12

Clock Cycle 2520:
 Current CPU Blocking $t3
(lw, 2500, $t3, 3, 12, 362, )
Completed 4/12

Clock Cycle 2521:
 Current CPU Blocking $t3
(lw, 2500, $t3, 4, 12, 362, )
Completed 5/12

Clock Cycle 2522:
 Current CPU Blocking $t3
(lw, 2500, $t3, 5, 12, 362, )
Completed 6/12

Clock Cycle 2523:
 Current CPU Blocking $t3
(lw, 2500, $t3, 6, 12, 362, )
Completed 7/12

Clock Cycle 2524:
 Current CPU Blocking $t3
(lw, 2500, $t3, 7, 12, 362, )
Completed 8/12

Clock Cycle 2525:
 Current CPU Blocking $t3
(lw, 2500, $t3, 8, 12, 362, )
Completed 9/12

Clock Cycle 2526:
 Current CPU Blocking $t3
(lw, 2500, $t3, 9, 12, 362, )
Completed 10/12

Clock Cycle 2527:
 Current CPU Blocking $t3
(lw, 2500, $t3, 10, 12, 362, )
Completed 11/12

Clock Cycle 2528:
 Current CPU Blocking $t3
(lw, 2500, $t3, 11, 12, 362, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2500 $t3 on Line 362

Clock Cycle 2529:
 Current CPU Blocking $t3

addi$t0,$t3,2544
$t0 = 2544

Clock Cycle 2530:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3816 3056 on Line 364

Clock Cycle 2531:
 Current CPU Blocking 
(sw, 3816, 3056, 0, 0, 364, )
Started sw 3816 3056 on Line 364
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3428 0 on Line 365

Clock Cycle 2532:
 Current CPU Blocking 
(sw, 3816, 3056, 1, 12, 364, )(sw, 3428, 0, 0, 0, 365, )
Completed 2/12
addi$t0,$t2,1952
$t0 = 5008

Clock Cycle 2533:
 Current CPU Blocking 
(sw, 3816, 3056, 2, 12, 364, )(sw, 3428, 0, 0, 0, 365, )
Completed 3/12
addi$t0,$t1,56
$t0 = 6508

Clock Cycle 2534:
 Current CPU Blocking 
(sw, 3816, 3056, 3, 12, 364, )(sw, 3428, 0, 0, 0, 365, )
Completed 4/12
DRAM Request(Write) Issued for sw 1104 6452 on Line 368

Clock Cycle 2535:
 Current CPU Blocking 
(sw, 3816, 3056, 4, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 1104, 6452, 0, 0, 368, )
Completed 5/12
addi$t2,$t0,3056
$t2 = 9564

Clock Cycle 2536:
 Current CPU Blocking 
(sw, 3816, 3056, 5, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 1104, 6452, 0, 0, 368, )
Completed 6/12
addi$t2,$t0,2116
$t2 = 8624

Clock Cycle 2537:
 Current CPU Blocking 
(sw, 3816, 3056, 6, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 1104, 6452, 0, 0, 368, )
Completed 7/12
DRAM Request(Write) Issued for sw 268 6452 on Line 371

Clock Cycle 2538:
 Current CPU Blocking 
(sw, 3816, 3056, 7, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )
Completed 8/12
DRAM Request(Write) Issued for sw 3432 0 on Line 372

Clock Cycle 2539:
 Current CPU Blocking 
(sw, 3816, 3056, 8, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )
Completed 9/12
DRAM Request(Read) Issued for lw 2532 $t3 on Line 373

Clock Cycle 2540:
 Current CPU Blocking 
(sw, 3816, 3056, 9, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )
Completed 10/12
DRAM Request(Write) Issued for sw 2572 0 on Line 374

Clock Cycle 2541:
 Current CPU Blocking 
(sw, 3816, 3056, 10, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )
Completed 11/12
DRAM Request(Write) Issued for sw 3040 6508 on Line 375

Clock Cycle 2542:
 Current CPU Blocking 
(sw, 3816, 3056, 11, 12, 364, )(sw, 3428, 0, 0, 0, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 12/12
Finished Instruction sw 3816 3056 on Line 364
DRAM Request(Read) Issued for lw 1988 $t0 on Line 376

Clock Cycle 2543:
 Current CPU Blocking 
(sw, 3428, 0, 0, 0, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(lw, 1988, $t0, 0, 0, 376, )
Started sw 3428 0 on Line 365
Completed 1/2

Clock Cycle 2544:
 Current CPU Blocking $t0
(sw, 3428, 0, 1, 2, 365, )(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(lw, 1988, $t0, 0, 0, 376, )
Completed 2/2
Finished Instruction sw 3428 0 on Line 365

Clock Cycle 2545:
 Current CPU Blocking $t0
(sw, 3432, 0, 0, 0, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(lw, 1988, $t0, 0, 0, 376, )
Started sw 3432 0 on Line 372
Completed 1/2

Clock Cycle 2546:
 Current CPU Blocking $t0
(sw, 3432, 0, 1, 2, 372, )(sw, 1104, 6452, 0, 0, 368, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(lw, 1988, $t0, 0, 0, 376, )
Completed 2/2
Finished Instruction sw 3432 0 on Line 372

Clock Cycle 2547:
 Current CPU Blocking $t0
(sw, 1104, 6452, 0, 0, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Started sw 1104 6452 on Line 368
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2548:
 Current CPU Blocking $t0
(sw, 1104, 6452, 1, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 2/22

Clock Cycle 2549:
 Current CPU Blocking $t0
(sw, 1104, 6452, 2, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 3/22

Clock Cycle 2550:
 Current CPU Blocking $t0
(sw, 1104, 6452, 3, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 4/22

Clock Cycle 2551:
 Current CPU Blocking $t0
(sw, 1104, 6452, 4, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 5/22

Clock Cycle 2552:
 Current CPU Blocking $t0
(sw, 1104, 6452, 5, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 6/22

Clock Cycle 2553:
 Current CPU Blocking $t0
(sw, 1104, 6452, 6, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 7/22

Clock Cycle 2554:
 Current CPU Blocking $t0
(sw, 1104, 6452, 7, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 8/22

Clock Cycle 2555:
 Current CPU Blocking $t0
(sw, 1104, 6452, 8, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 9/22

Clock Cycle 2556:
 Current CPU Blocking $t0
(sw, 1104, 6452, 9, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 10/22
Memory at 3816 = 3056

Clock Cycle 2557:
 Current CPU Blocking $t0
(sw, 1104, 6452, 10, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 11/22

Clock Cycle 2558:
 Current CPU Blocking $t0
(sw, 1104, 6452, 11, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 12/22

Clock Cycle 2559:
 Current CPU Blocking $t0
(sw, 1104, 6452, 12, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 13/22

Clock Cycle 2560:
 Current CPU Blocking $t0
(sw, 1104, 6452, 13, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 14/22

Clock Cycle 2561:
 Current CPU Blocking $t0
(sw, 1104, 6452, 14, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 15/22

Clock Cycle 2562:
 Current CPU Blocking $t0
(sw, 1104, 6452, 15, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 16/22

Clock Cycle 2563:
 Current CPU Blocking $t0
(sw, 1104, 6452, 16, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 17/22

Clock Cycle 2564:
 Current CPU Blocking $t0
(sw, 1104, 6452, 17, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 18/22

Clock Cycle 2565:
 Current CPU Blocking $t0
(sw, 1104, 6452, 18, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 19/22

Clock Cycle 2566:
 Current CPU Blocking $t0
(sw, 1104, 6452, 19, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 20/22

Clock Cycle 2567:
 Current CPU Blocking $t0
(sw, 1104, 6452, 20, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 21/22

Clock Cycle 2568:
 Current CPU Blocking $t0
(sw, 1104, 6452, 21, 22, 368, )(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 22/22
Finished Instruction sw 1104 6452 on Line 368

Clock Cycle 2569:
 Current CPU Blocking $t0
(lw, 1988, $t0, 0, 0, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Started lw 1988 $t0 on Line 376
Completed 1/2

Clock Cycle 2570:
 Current CPU Blocking $t0
(lw, 1988, $t0, 1, 2, 376, )(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1988 $t0 on Line 376

Clock Cycle 2571:
 Current CPU Blocking $t0
(sw, 268, 6452, 0, 0, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )
Started sw 268 6452 on Line 371
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3924 0 on Line 377

Clock Cycle 2572:
 Current CPU Blocking 
(sw, 268, 6452, 1, 22, 371, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )
Completed 2/22
DRAM Request(Write) Issued for sw 312 6452 on Line 378

Clock Cycle 2573:
 Current CPU Blocking 
(sw, 268, 6452, 2, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )
Completed 3/22
DRAM Request(Write) Issued for sw 2428 8624 on Line 379

Clock Cycle 2574:
 Current CPU Blocking 
(sw, 268, 6452, 3, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )(sw, 2428, 8624, 0, 0, 379, )
Completed 4/22
DRAM Request(Write) Issued for sw 3652 8624 on Line 380

Clock Cycle 2575:
 Current CPU Blocking 
(sw, 268, 6452, 4, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )
Completed 5/22
DRAM Request(Write) Issued for sw 1196 8624 on Line 381

Clock Cycle 2576:
 Current CPU Blocking 
(sw, 268, 6452, 5, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )
Completed 6/22
DRAM Request(Read) Issued for lw 3548 $t2 on Line 382

Clock Cycle 2577:
 Current CPU Blocking 
(sw, 268, 6452, 6, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 3924, 0, 0, 0, 377, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 7/22

Clock Cycle 2578:
 Current CPU Blocking $t2
(sw, 268, 6452, 7, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 8/22

Clock Cycle 2579:
 Current CPU Blocking $t2
(sw, 268, 6452, 8, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 9/22

Clock Cycle 2580:
 Current CPU Blocking $t2
(sw, 268, 6452, 9, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 10/22
Memory at 1104 = 6452

Clock Cycle 2581:
 Current CPU Blocking $t2
(sw, 268, 6452, 10, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 11/22

Clock Cycle 2582:
 Current CPU Blocking $t2
(sw, 268, 6452, 11, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 12/22

Clock Cycle 2583:
 Current CPU Blocking $t2
(sw, 268, 6452, 12, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 13/22

Clock Cycle 2584:
 Current CPU Blocking $t2
(sw, 268, 6452, 13, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 14/22

Clock Cycle 2585:
 Current CPU Blocking $t2
(sw, 268, 6452, 14, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 15/22

Clock Cycle 2586:
 Current CPU Blocking $t2
(sw, 268, 6452, 15, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 16/22

Clock Cycle 2587:
 Current CPU Blocking $t2
(sw, 268, 6452, 16, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 17/22

Clock Cycle 2588:
 Current CPU Blocking $t2
(sw, 268, 6452, 17, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 18/22

Clock Cycle 2589:
 Current CPU Blocking $t2
(sw, 268, 6452, 18, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 19/22

Clock Cycle 2590:
 Current CPU Blocking $t2
(sw, 268, 6452, 19, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 20/22

Clock Cycle 2591:
 Current CPU Blocking $t2
(sw, 268, 6452, 20, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 21/22

Clock Cycle 2592:
 Current CPU Blocking $t2
(sw, 268, 6452, 21, 22, 371, )(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 22/22
Finished Instruction sw 268 6452 on Line 371

Clock Cycle 2593:
 Current CPU Blocking $t2
(sw, 312, 6452, 0, 0, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Started sw 312 6452 on Line 378
Completed 1/2

Clock Cycle 2594:
 Current CPU Blocking $t2
(sw, 312, 6452, 1, 2, 378, )(sw, 3924, 0, 0, 0, 377, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 3652, 8624, 0, 0, 380, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3548, $t2, 0, 0, 382, )
Completed 2/2
Finished Instruction sw 312 6452 on Line 378

Clock Cycle 2595:
 Current CPU Blocking $t2
(sw, 3924, 0, 0, 0, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Started sw 3924 0 on Line 377
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2596:
 Current CPU Blocking $t2
(sw, 3924, 0, 1, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 2/22

Clock Cycle 2597:
 Current CPU Blocking $t2
(sw, 3924, 0, 2, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 3/22

Clock Cycle 2598:
 Current CPU Blocking $t2
(sw, 3924, 0, 3, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 4/22

Clock Cycle 2599:
 Current CPU Blocking $t2
(sw, 3924, 0, 4, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 5/22

Clock Cycle 2600:
 Current CPU Blocking $t2
(sw, 3924, 0, 5, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 6/22

Clock Cycle 2601:
 Current CPU Blocking $t2
(sw, 3924, 0, 6, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 7/22

Clock Cycle 2602:
 Current CPU Blocking $t2
(sw, 3924, 0, 7, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 8/22

Clock Cycle 2603:
 Current CPU Blocking $t2
(sw, 3924, 0, 8, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 9/22

Clock Cycle 2604:
 Current CPU Blocking $t2
(sw, 3924, 0, 9, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 10/22
Memory at 268 = 6452
Memory at 312 = 6452

Clock Cycle 2605:
 Current CPU Blocking $t2
(sw, 3924, 0, 10, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 11/22

Clock Cycle 2606:
 Current CPU Blocking $t2
(sw, 3924, 0, 11, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 12/22

Clock Cycle 2607:
 Current CPU Blocking $t2
(sw, 3924, 0, 12, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 13/22

Clock Cycle 2608:
 Current CPU Blocking $t2
(sw, 3924, 0, 13, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 14/22

Clock Cycle 2609:
 Current CPU Blocking $t2
(sw, 3924, 0, 14, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 15/22

Clock Cycle 2610:
 Current CPU Blocking $t2
(sw, 3924, 0, 15, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 16/22

Clock Cycle 2611:
 Current CPU Blocking $t2
(sw, 3924, 0, 16, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 17/22

Clock Cycle 2612:
 Current CPU Blocking $t2
(sw, 3924, 0, 17, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 18/22

Clock Cycle 2613:
 Current CPU Blocking $t2
(sw, 3924, 0, 18, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 19/22

Clock Cycle 2614:
 Current CPU Blocking $t2
(sw, 3924, 0, 19, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 20/22

Clock Cycle 2615:
 Current CPU Blocking $t2
(sw, 3924, 0, 20, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 21/22

Clock Cycle 2616:
 Current CPU Blocking $t2
(sw, 3924, 0, 21, 22, 377, )(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 22/22
Finished Instruction sw 3924 0 on Line 377

Clock Cycle 2617:
 Current CPU Blocking $t2
(lw, 3548, $t2, 0, 0, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Started lw 3548 $t2 on Line 382
Completed 1/2

Clock Cycle 2618:
 Current CPU Blocking $t2
(lw, 3548, $t2, 1, 2, 382, )(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3548 $t2 on Line 382

Clock Cycle 2619:
 Current CPU Blocking $t2
(sw, 3652, 8624, 0, 0, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )
Started sw 3652 8624 on Line 380
Completed 1/2
DRAM Request(Write) Issued for sw 2280 0 on Line 383

Clock Cycle 2620:
 Current CPU Blocking 
(sw, 3652, 8624, 1, 2, 380, )(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 1196, 8624, 0, 0, 381, )(sw, 2280, 0, 0, 0, 383, )
Completed 2/2
Finished Instruction sw 3652 8624 on Line 380
addi$t0,$t1,1660
$t0 = 8112

Clock Cycle 2621:
 Current CPU Blocking 
(lw, 2532, $t3, 0, 0, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Started lw 2532 $t3 on Line 373
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t4,$t0,2684
$t4 = 10796

Clock Cycle 2622:
 Current CPU Blocking 
(lw, 2532, $t3, 1, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 2/22

Clock Cycle 2623:
 Current CPU Blocking $t3
(lw, 2532, $t3, 2, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 3/22

Clock Cycle 2624:
 Current CPU Blocking $t3
(lw, 2532, $t3, 3, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 4/22

Clock Cycle 2625:
 Current CPU Blocking $t3
(lw, 2532, $t3, 4, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 5/22

Clock Cycle 2626:
 Current CPU Blocking $t3
(lw, 2532, $t3, 5, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 6/22

Clock Cycle 2627:
 Current CPU Blocking $t3
(lw, 2532, $t3, 6, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 7/22

Clock Cycle 2628:
 Current CPU Blocking $t3
(lw, 2532, $t3, 7, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 8/22

Clock Cycle 2629:
 Current CPU Blocking $t3
(lw, 2532, $t3, 8, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 9/22

Clock Cycle 2630:
 Current CPU Blocking $t3
(lw, 2532, $t3, 9, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 10/22
Memory at 3652 = 8624

Clock Cycle 2631:
 Current CPU Blocking $t3
(lw, 2532, $t3, 10, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 11/22

Clock Cycle 2632:
 Current CPU Blocking $t3
(lw, 2532, $t3, 11, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 12/22

Clock Cycle 2633:
 Current CPU Blocking $t3
(lw, 2532, $t3, 12, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 13/22

Clock Cycle 2634:
 Current CPU Blocking $t3
(lw, 2532, $t3, 13, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 14/22

Clock Cycle 2635:
 Current CPU Blocking $t3
(lw, 2532, $t3, 14, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 15/22

Clock Cycle 2636:
 Current CPU Blocking $t3
(lw, 2532, $t3, 15, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 16/22

Clock Cycle 2637:
 Current CPU Blocking $t3
(lw, 2532, $t3, 16, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 17/22

Clock Cycle 2638:
 Current CPU Blocking $t3
(lw, 2532, $t3, 17, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 18/22

Clock Cycle 2639:
 Current CPU Blocking $t3
(lw, 2532, $t3, 18, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 19/22

Clock Cycle 2640:
 Current CPU Blocking $t3
(lw, 2532, $t3, 19, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 20/22

Clock Cycle 2641:
 Current CPU Blocking $t3
(lw, 2532, $t3, 20, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 21/22

Clock Cycle 2642:
 Current CPU Blocking $t3
(lw, 2532, $t3, 21, 22, 373, )(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2532 $t3 on Line 373

Clock Cycle 2643:
 Current CPU Blocking $t3
(sw, 2572, 0, 0, 0, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )
Started sw 2572 0 on Line 374
Completed 1/2
DRAM Request(Read) Issued for lw 3720 $t3 on Line 386

Clock Cycle 2644:
 Current CPU Blocking 
(sw, 2572, 0, 1, 2, 374, )(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3720, $t3, 0, 0, 386, )
Completed 2/2
Finished Instruction sw 2572 0 on Line 374
addi$t0,$t4,2344
$t0 = 13140

Clock Cycle 2645:
 Current CPU Blocking 
(sw, 3040, 6508, 0, 0, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3720, $t3, 0, 0, 386, )
Started sw 3040 6508 on Line 375
Completed 1/2
addi$t4,$t1,432
$t4 = 6884

Clock Cycle 2646:
 Current CPU Blocking 
(sw, 3040, 6508, 1, 2, 375, )(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3720, $t3, 0, 0, 386, )
Completed 2/2
Finished Instruction sw 3040 6508 on Line 375
DRAM Request(Read) Issued for lw 228 $t1 on Line 389

Clock Cycle 2647:
 Current CPU Blocking 
(sw, 2428, 8624, 0, 0, 379, )(sw, 2280, 0, 0, 0, 383, )(sw, 1196, 8624, 0, 0, 381, )(lw, 3720, $t3, 0, 0, 386, )(lw, 228, $t1, 0, 0, 389, )
Started sw 2428 8624 on Line 379
Completed 1/2

Clock Cycle 2648:
 Current CPU Blocking $t3
(sw, 2428, 8624, 1, 2, 379, )(sw, 2280, 0, 0, 0, 383, )(lw, 3720, $t3, 0, 0, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 2/2
Finished Instruction sw 2428 8624 on Line 379

Clock Cycle 2649:
 Current CPU Blocking $t3
(sw, 2280, 0, 0, 0, 383, )(lw, 3720, $t3, 0, 0, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Started sw 2280 0 on Line 383
Completed 1/2

Clock Cycle 2650:
 Current CPU Blocking $t3
(sw, 2280, 0, 1, 2, 383, )(lw, 3720, $t3, 0, 0, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 2/2
Finished Instruction sw 2280 0 on Line 383

Clock Cycle 2651:
 Current CPU Blocking $t3
(lw, 3720, $t3, 0, 0, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Started lw 3720 $t3 on Line 386
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2652:
 Current CPU Blocking $t3
(lw, 3720, $t3, 1, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 2/22

Clock Cycle 2653:
 Current CPU Blocking $t3
(lw, 3720, $t3, 2, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 3/22

Clock Cycle 2654:
 Current CPU Blocking $t3
(lw, 3720, $t3, 3, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 4/22

Clock Cycle 2655:
 Current CPU Blocking $t3
(lw, 3720, $t3, 4, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 5/22

Clock Cycle 2656:
 Current CPU Blocking $t3
(lw, 3720, $t3, 5, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 6/22

Clock Cycle 2657:
 Current CPU Blocking $t3
(lw, 3720, $t3, 6, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 7/22

Clock Cycle 2658:
 Current CPU Blocking $t3
(lw, 3720, $t3, 7, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 8/22

Clock Cycle 2659:
 Current CPU Blocking $t3
(lw, 3720, $t3, 8, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 9/22

Clock Cycle 2660:
 Current CPU Blocking $t3
(lw, 3720, $t3, 9, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 10/22
Memory at 2428 = 8624
Memory at 3040 = 6508

Clock Cycle 2661:
 Current CPU Blocking $t3
(lw, 3720, $t3, 10, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 11/22

Clock Cycle 2662:
 Current CPU Blocking $t3
(lw, 3720, $t3, 11, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 12/22

Clock Cycle 2663:
 Current CPU Blocking $t3
(lw, 3720, $t3, 12, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 13/22

Clock Cycle 2664:
 Current CPU Blocking $t3
(lw, 3720, $t3, 13, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 14/22

Clock Cycle 2665:
 Current CPU Blocking $t3
(lw, 3720, $t3, 14, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 15/22

Clock Cycle 2666:
 Current CPU Blocking $t3
(lw, 3720, $t3, 15, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 16/22

Clock Cycle 2667:
 Current CPU Blocking $t3
(lw, 3720, $t3, 16, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 17/22

Clock Cycle 2668:
 Current CPU Blocking $t3
(lw, 3720, $t3, 17, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 18/22

Clock Cycle 2669:
 Current CPU Blocking $t3
(lw, 3720, $t3, 18, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 19/22

Clock Cycle 2670:
 Current CPU Blocking $t3
(lw, 3720, $t3, 19, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 20/22

Clock Cycle 2671:
 Current CPU Blocking $t3
(lw, 3720, $t3, 20, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 21/22

Clock Cycle 2672:
 Current CPU Blocking $t3
(lw, 3720, $t3, 21, 22, 386, )(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3720 $t3 on Line 386

Clock Cycle 2673:
 Current CPU Blocking $t3
(sw, 1196, 8624, 0, 0, 381, )(lw, 228, $t1, 0, 0, 389, )
Started sw 1196 8624 on Line 381
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1964 0 on Line 390

Clock Cycle 2674:
 Current CPU Blocking 
(sw, 1196, 8624, 1, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )
Completed 2/12
DRAM Request(Read) Issued for lw 32 $t0 on Line 391

Clock Cycle 2675:
 Current CPU Blocking 
(sw, 1196, 8624, 2, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 3/12

Clock Cycle 2676:
 Current CPU Blocking $t1
(sw, 1196, 8624, 3, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 4/12

Clock Cycle 2677:
 Current CPU Blocking $t1
(sw, 1196, 8624, 4, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 5/12

Clock Cycle 2678:
 Current CPU Blocking $t1
(sw, 1196, 8624, 5, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 6/12

Clock Cycle 2679:
 Current CPU Blocking $t1
(sw, 1196, 8624, 6, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 7/12

Clock Cycle 2680:
 Current CPU Blocking $t1
(sw, 1196, 8624, 7, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 8/12

Clock Cycle 2681:
 Current CPU Blocking $t1
(sw, 1196, 8624, 8, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 9/12

Clock Cycle 2682:
 Current CPU Blocking $t1
(sw, 1196, 8624, 9, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 10/12

Clock Cycle 2683:
 Current CPU Blocking $t1
(sw, 1196, 8624, 10, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 11/12

Clock Cycle 2684:
 Current CPU Blocking $t1
(sw, 1196, 8624, 11, 12, 381, )(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 12/12
Finished Instruction sw 1196 8624 on Line 381

Clock Cycle 2685:
 Current CPU Blocking $t1
(sw, 1964, 0, 0, 0, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Started sw 1964 0 on Line 390
Completed 1/2

Clock Cycle 2686:
 Current CPU Blocking $t1
(sw, 1964, 0, 1, 2, 390, )(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 2/2
Finished Instruction sw 1964 0 on Line 390

Clock Cycle 2687:
 Current CPU Blocking $t1
(lw, 228, $t1, 0, 0, 389, )(lw, 32, $t0, 0, 0, 391, )
Started lw 228 $t1 on Line 389
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2688:
 Current CPU Blocking $t1
(lw, 228, $t1, 1, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 2/22

Clock Cycle 2689:
 Current CPU Blocking $t1
(lw, 228, $t1, 2, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 3/22

Clock Cycle 2690:
 Current CPU Blocking $t1
(lw, 228, $t1, 3, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 4/22

Clock Cycle 2691:
 Current CPU Blocking $t1
(lw, 228, $t1, 4, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 5/22

Clock Cycle 2692:
 Current CPU Blocking $t1
(lw, 228, $t1, 5, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 6/22

Clock Cycle 2693:
 Current CPU Blocking $t1
(lw, 228, $t1, 6, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 7/22

Clock Cycle 2694:
 Current CPU Blocking $t1
(lw, 228, $t1, 7, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 8/22

Clock Cycle 2695:
 Current CPU Blocking $t1
(lw, 228, $t1, 8, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 9/22

Clock Cycle 2696:
 Current CPU Blocking $t1
(lw, 228, $t1, 9, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 10/22
Memory at 1196 = 8624

Clock Cycle 2697:
 Current CPU Blocking $t1
(lw, 228, $t1, 10, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 11/22

Clock Cycle 2698:
 Current CPU Blocking $t1
(lw, 228, $t1, 11, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 12/22

Clock Cycle 2699:
 Current CPU Blocking $t1
(lw, 228, $t1, 12, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 13/22

Clock Cycle 2700:
 Current CPU Blocking $t1
(lw, 228, $t1, 13, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 14/22

Clock Cycle 2701:
 Current CPU Blocking $t1
(lw, 228, $t1, 14, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 15/22

Clock Cycle 2702:
 Current CPU Blocking $t1
(lw, 228, $t1, 15, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 16/22

Clock Cycle 2703:
 Current CPU Blocking $t1
(lw, 228, $t1, 16, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 17/22

Clock Cycle 2704:
 Current CPU Blocking $t1
(lw, 228, $t1, 17, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 18/22

Clock Cycle 2705:
 Current CPU Blocking $t1
(lw, 228, $t1, 18, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 19/22

Clock Cycle 2706:
 Current CPU Blocking $t1
(lw, 228, $t1, 19, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 20/22

Clock Cycle 2707:
 Current CPU Blocking $t1
(lw, 228, $t1, 20, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 21/22

Clock Cycle 2708:
 Current CPU Blocking $t1
(lw, 228, $t1, 21, 22, 389, )(lw, 32, $t0, 0, 0, 391, )
Completed 22/22
$t1 = 0
Finished Instruction lw 228 $t1 on Line 389

Clock Cycle 2709:
 Current CPU Blocking $t1
(lw, 32, $t0, 0, 0, 391, )
Started lw 32 $t0 on Line 391
Completed 1/2
DRAM Request(Write) Issued for sw 2412 0 on Line 392

Clock Cycle 2710:
 Current CPU Blocking 
(lw, 32, $t0, 1, 2, 391, )(sw, 2412, 0, 0, 0, 392, )
Completed 2/2
$t0 = 0
Finished Instruction lw 32 $t0 on Line 391
addi$t2,$t4,2568
$t2 = 9452

Clock Cycle 2711:
 Current CPU Blocking 
(sw, 2412, 0, 0, 0, 392, )
Started sw 2412 0 on Line 392
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t1,2112
$t0 = 2112

Clock Cycle 2712:
 Current CPU Blocking 
(sw, 2412, 0, 1, 12, 392, )
Completed 2/12
DRAM Request(Write) Issued for sw 2400 0 on Line 395

Clock Cycle 2713:
 Current CPU Blocking 
(sw, 2412, 0, 2, 12, 392, )(sw, 2400, 0, 0, 0, 395, )
Completed 3/12
DRAM Request(Read) Issued for lw 840 $t3 on Line 396

Clock Cycle 2714:
 Current CPU Blocking 
(sw, 2412, 0, 3, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )
Completed 4/12
DRAM Request(Read) Issued for lw 1616 $t2 on Line 397

Clock Cycle 2715:
 Current CPU Blocking 
(sw, 2412, 0, 4, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )
Completed 5/12
DRAM Request(Read) Issued for lw 728 $t4 on Line 398

Clock Cycle 2716:
 Current CPU Blocking 
(sw, 2412, 0, 5, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 6/12

Clock Cycle 2717:
 Current CPU Blocking $t3
(sw, 2412, 0, 6, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 7/12

Clock Cycle 2718:
 Current CPU Blocking $t3
(sw, 2412, 0, 7, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 8/12

Clock Cycle 2719:
 Current CPU Blocking $t3
(sw, 2412, 0, 8, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 9/12

Clock Cycle 2720:
 Current CPU Blocking $t3
(sw, 2412, 0, 9, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 10/12

Clock Cycle 2721:
 Current CPU Blocking $t3
(sw, 2412, 0, 10, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 11/12

Clock Cycle 2722:
 Current CPU Blocking $t3
(sw, 2412, 0, 11, 12, 392, )(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 12/12
Finished Instruction sw 2412 0 on Line 392

Clock Cycle 2723:
 Current CPU Blocking $t3
(sw, 2400, 0, 0, 0, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Started sw 2400 0 on Line 395
Completed 1/2

Clock Cycle 2724:
 Current CPU Blocking $t3
(sw, 2400, 0, 1, 2, 395, )(lw, 840, $t3, 0, 0, 396, )(lw, 1616, $t2, 0, 0, 397, )(lw, 728, $t4, 0, 0, 398, )
Completed 2/2
Finished Instruction sw 2400 0 on Line 395

Clock Cycle 2725:
 Current CPU Blocking $t3
(lw, 840, $t3, 0, 0, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Started lw 840 $t3 on Line 396
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2726:
 Current CPU Blocking $t3
(lw, 840, $t3, 1, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 2/22

Clock Cycle 2727:
 Current CPU Blocking $t3
(lw, 840, $t3, 2, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 3/22

Clock Cycle 2728:
 Current CPU Blocking $t3
(lw, 840, $t3, 3, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 4/22

Clock Cycle 2729:
 Current CPU Blocking $t3
(lw, 840, $t3, 4, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 5/22

Clock Cycle 2730:
 Current CPU Blocking $t3
(lw, 840, $t3, 5, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 6/22

Clock Cycle 2731:
 Current CPU Blocking $t3
(lw, 840, $t3, 6, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 7/22

Clock Cycle 2732:
 Current CPU Blocking $t3
(lw, 840, $t3, 7, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 8/22

Clock Cycle 2733:
 Current CPU Blocking $t3
(lw, 840, $t3, 8, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 9/22

Clock Cycle 2734:
 Current CPU Blocking $t3
(lw, 840, $t3, 9, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 10/22

Clock Cycle 2735:
 Current CPU Blocking $t3
(lw, 840, $t3, 10, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 11/22

Clock Cycle 2736:
 Current CPU Blocking $t3
(lw, 840, $t3, 11, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 12/22

Clock Cycle 2737:
 Current CPU Blocking $t3
(lw, 840, $t3, 12, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 13/22

Clock Cycle 2738:
 Current CPU Blocking $t3
(lw, 840, $t3, 13, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 14/22

Clock Cycle 2739:
 Current CPU Blocking $t3
(lw, 840, $t3, 14, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 15/22

Clock Cycle 2740:
 Current CPU Blocking $t3
(lw, 840, $t3, 15, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 16/22

Clock Cycle 2741:
 Current CPU Blocking $t3
(lw, 840, $t3, 16, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 17/22

Clock Cycle 2742:
 Current CPU Blocking $t3
(lw, 840, $t3, 17, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 18/22

Clock Cycle 2743:
 Current CPU Blocking $t3
(lw, 840, $t3, 18, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 19/22

Clock Cycle 2744:
 Current CPU Blocking $t3
(lw, 840, $t3, 19, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 20/22

Clock Cycle 2745:
 Current CPU Blocking $t3
(lw, 840, $t3, 20, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 21/22

Clock Cycle 2746:
 Current CPU Blocking $t3
(lw, 840, $t3, 21, 22, 396, )(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 22/22
$t3 = 0
Finished Instruction lw 840 $t3 on Line 396

Clock Cycle 2747:
 Current CPU Blocking $t3
(lw, 728, $t4, 0, 0, 398, )(lw, 1616, $t2, 0, 0, 397, )
Started lw 728 $t4 on Line 398
Completed 1/2

Clock Cycle 2748:
 Current CPU Blocking $t4
(lw, 728, $t4, 1, 2, 398, )(lw, 1616, $t2, 0, 0, 397, )
Completed 2/2
$t4 = 0
Finished Instruction lw 728 $t4 on Line 398

Clock Cycle 2749:
 Current CPU Blocking $t4
(lw, 1616, $t2, 0, 0, 397, )
Started lw 1616 $t2 on Line 397
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t4,2764
$t3 = 2764

Clock Cycle 2750:
 Current CPU Blocking 
(lw, 1616, $t2, 1, 12, 397, )
Completed 2/12
DRAM Request(Read) Issued for lw 1072 $t0 on Line 400

Clock Cycle 2751:
 Current CPU Blocking 
(lw, 1616, $t2, 2, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 3/12

Clock Cycle 2752:
 Current CPU Blocking $t2
(lw, 1616, $t2, 3, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 4/12

Clock Cycle 2753:
 Current CPU Blocking $t2
(lw, 1616, $t2, 4, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 5/12

Clock Cycle 2754:
 Current CPU Blocking $t2
(lw, 1616, $t2, 5, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 6/12

Clock Cycle 2755:
 Current CPU Blocking $t2
(lw, 1616, $t2, 6, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 7/12

Clock Cycle 2756:
 Current CPU Blocking $t2
(lw, 1616, $t2, 7, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 8/12

Clock Cycle 2757:
 Current CPU Blocking $t2
(lw, 1616, $t2, 8, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 9/12

Clock Cycle 2758:
 Current CPU Blocking $t2
(lw, 1616, $t2, 9, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 10/12

Clock Cycle 2759:
 Current CPU Blocking $t2
(lw, 1616, $t2, 10, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 11/12

Clock Cycle 2760:
 Current CPU Blocking $t2
(lw, 1616, $t2, 11, 12, 397, )(lw, 1072, $t0, 0, 0, 400, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1616 $t2 on Line 397

Clock Cycle 2761:
 Current CPU Blocking $t2
(lw, 1072, $t0, 0, 0, 400, )
Started lw 1072 $t0 on Line 400
Completed 1/2
addi$t2,$t1,2688
$t2 = 2688

Clock Cycle 2762:
 Current CPU Blocking 
(lw, 1072, $t0, 1, 2, 400, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1072 $t0 on Line 400
DRAM Request(Write) Issued for sw 360 2764 on Line 402

Clock Cycle 2763:
 Current CPU Blocking 
(sw, 360, 2764, 0, 0, 402, )
Started sw 360 2764 on Line 402
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t2,3792
$t2 = 6480

Clock Cycle 2764:
 Current CPU Blocking 
(sw, 360, 2764, 1, 12, 402, )
Completed 2/12
DRAM Request(Write) Issued for sw 40 0 on Line 404

Clock Cycle 2765:
 Current CPU Blocking 
(sw, 360, 2764, 2, 12, 402, )(sw, 40, 0, 0, 0, 404, )
Completed 3/12
DRAM Request(Write) Issued for sw 2464 0 on Line 405

Clock Cycle 2766:
 Current CPU Blocking 
(sw, 360, 2764, 3, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 2464, 0, 0, 0, 405, )
Completed 4/12
addi$t2,$t3,3764
$t2 = 6528

Clock Cycle 2767:
 Current CPU Blocking 
(sw, 360, 2764, 4, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 2464, 0, 0, 0, 405, )
Completed 5/12
addi$t3,$t1,1656
$t3 = 1656

Clock Cycle 2768:
 Current CPU Blocking 
(sw, 360, 2764, 5, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 2464, 0, 0, 0, 405, )
Completed 6/12
DRAM Request(Read) Issued for lw 3892 $t4 on Line 408

Clock Cycle 2769:
 Current CPU Blocking 
(sw, 360, 2764, 6, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 2464, 0, 0, 0, 405, )(lw, 3892, $t4, 0, 0, 408, )
Completed 7/12
DRAM Request(Write) Issued for sw 532 0 on Line 409

Clock Cycle 2770:
 Current CPU Blocking 
(sw, 360, 2764, 7, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(sw, 2464, 0, 0, 0, 405, )(lw, 3892, $t4, 0, 0, 408, )
Completed 8/12

Clock Cycle 2771:
 Current CPU Blocking $t4
(sw, 360, 2764, 8, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 9/12

Clock Cycle 2772:
 Current CPU Blocking $t4
(sw, 360, 2764, 9, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 10/12

Clock Cycle 2773:
 Current CPU Blocking $t4
(sw, 360, 2764, 10, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 11/12

Clock Cycle 2774:
 Current CPU Blocking $t4
(sw, 360, 2764, 11, 12, 402, )(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 12/12
Finished Instruction sw 360 2764 on Line 402

Clock Cycle 2775:
 Current CPU Blocking $t4
(sw, 40, 0, 0, 0, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Started sw 40 0 on Line 404
Completed 1/2

Clock Cycle 2776:
 Current CPU Blocking $t4
(sw, 40, 0, 1, 2, 404, )(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 2/2
Finished Instruction sw 40 0 on Line 404

Clock Cycle 2777:
 Current CPU Blocking $t4
(sw, 532, 0, 0, 0, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Started sw 532 0 on Line 409
Completed 1/2

Clock Cycle 2778:
 Current CPU Blocking $t4
(sw, 532, 0, 1, 2, 409, )(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 2/2
Finished Instruction sw 532 0 on Line 409

Clock Cycle 2779:
 Current CPU Blocking $t4
(lw, 3892, $t4, 0, 0, 408, )(sw, 2464, 0, 0, 0, 405, )
Started lw 3892 $t4 on Line 408
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2780:
 Current CPU Blocking $t4
(lw, 3892, $t4, 1, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 2/22

Clock Cycle 2781:
 Current CPU Blocking $t4
(lw, 3892, $t4, 2, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 3/22

Clock Cycle 2782:
 Current CPU Blocking $t4
(lw, 3892, $t4, 3, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 4/22

Clock Cycle 2783:
 Current CPU Blocking $t4
(lw, 3892, $t4, 4, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 5/22

Clock Cycle 2784:
 Current CPU Blocking $t4
(lw, 3892, $t4, 5, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 6/22

Clock Cycle 2785:
 Current CPU Blocking $t4
(lw, 3892, $t4, 6, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 7/22

Clock Cycle 2786:
 Current CPU Blocking $t4
(lw, 3892, $t4, 7, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 8/22

Clock Cycle 2787:
 Current CPU Blocking $t4
(lw, 3892, $t4, 8, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 9/22

Clock Cycle 2788:
 Current CPU Blocking $t4
(lw, 3892, $t4, 9, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 10/22
Memory at 360 = 2764

Clock Cycle 2789:
 Current CPU Blocking $t4
(lw, 3892, $t4, 10, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 11/22

Clock Cycle 2790:
 Current CPU Blocking $t4
(lw, 3892, $t4, 11, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 12/22

Clock Cycle 2791:
 Current CPU Blocking $t4
(lw, 3892, $t4, 12, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 13/22

Clock Cycle 2792:
 Current CPU Blocking $t4
(lw, 3892, $t4, 13, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 14/22

Clock Cycle 2793:
 Current CPU Blocking $t4
(lw, 3892, $t4, 14, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 15/22

Clock Cycle 2794:
 Current CPU Blocking $t4
(lw, 3892, $t4, 15, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 16/22

Clock Cycle 2795:
 Current CPU Blocking $t4
(lw, 3892, $t4, 16, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 17/22

Clock Cycle 2796:
 Current CPU Blocking $t4
(lw, 3892, $t4, 17, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 18/22

Clock Cycle 2797:
 Current CPU Blocking $t4
(lw, 3892, $t4, 18, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 19/22

Clock Cycle 2798:
 Current CPU Blocking $t4
(lw, 3892, $t4, 19, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 20/22

Clock Cycle 2799:
 Current CPU Blocking $t4
(lw, 3892, $t4, 20, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 21/22

Clock Cycle 2800:
 Current CPU Blocking $t4
(lw, 3892, $t4, 21, 22, 408, )(sw, 2464, 0, 0, 0, 405, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3892 $t4 on Line 408

Clock Cycle 2801:
 Current CPU Blocking $t4
(sw, 2464, 0, 0, 0, 405, )
Started sw 2464 0 on Line 405
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3272 0 on Line 410

Clock Cycle 2802:
 Current CPU Blocking 
(sw, 2464, 0, 1, 12, 405, )(sw, 3272, 0, 0, 0, 410, )
Completed 2/12
DRAM Request(Write) Issued for sw 1968 0 on Line 411

Clock Cycle 2803:
 Current CPU Blocking 
(sw, 2464, 0, 2, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )
Completed 3/12
DRAM Request(Write) Issued for sw 3552 1656 on Line 412

Clock Cycle 2804:
 Current CPU Blocking 
(sw, 2464, 0, 3, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )
Completed 4/12
addi$t0,$t1,1996
$t0 = 1996

Clock Cycle 2805:
 Current CPU Blocking 
(sw, 2464, 0, 4, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )
Completed 5/12
DRAM Request(Write) Issued for sw 3708 0 on Line 414

Clock Cycle 2806:
 Current CPU Blocking 
(sw, 2464, 0, 5, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )
Completed 6/12
DRAM Request(Write) Issued for sw 1200 0 on Line 415

Clock Cycle 2807:
 Current CPU Blocking 
(sw, 2464, 0, 6, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )
Completed 7/12
DRAM Request(Read) Issued for lw 1548 $t2 on Line 416

Clock Cycle 2808:
 Current CPU Blocking 
(sw, 2464, 0, 7, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )
Completed 8/12
addi$t3,$t0,2860
$t3 = 4856

Clock Cycle 2809:
 Current CPU Blocking 
(sw, 2464, 0, 8, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )
Completed 9/12
DRAM Request(Write) Issued for sw 3104 1996 on Line 418

Clock Cycle 2810:
 Current CPU Blocking 
(sw, 2464, 0, 9, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 3104, 1996, 0, 0, 418, )
Completed 10/12
DRAM Request(Write) Issued for sw 1472 0 on Line 419

Clock Cycle 2811:
 Current CPU Blocking 
(sw, 2464, 0, 10, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1472, 0, 0, 0, 419, )
Completed 11/12
DRAM Request(Read) Issued for lw 3480 $t4 on Line 420

Clock Cycle 2812:
 Current CPU Blocking 
(sw, 2464, 0, 11, 12, 405, )(sw, 3272, 0, 0, 0, 410, )(sw, 1968, 0, 0, 0, 411, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1472, 0, 0, 0, 419, )(lw, 3480, $t4, 0, 0, 420, )
Completed 12/12
Finished Instruction sw 2464 0 on Line 405
DRAM Request(Read) Issued for lw 3220 $t3 on Line 421

Clock Cycle 2813:
 Current CPU Blocking 
(sw, 3272, 0, 0, 0, 410, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(lw, 3220, $t3, 0, 0, 421, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Started sw 3272 0 on Line 410
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2814:
 Current CPU Blocking $t3
(sw, 3272, 0, 1, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 2/22

Clock Cycle 2815:
 Current CPU Blocking $t3
(sw, 3272, 0, 2, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 3/22

Clock Cycle 2816:
 Current CPU Blocking $t3
(sw, 3272, 0, 3, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 4/22

Clock Cycle 2817:
 Current CPU Blocking $t3
(sw, 3272, 0, 4, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 5/22

Clock Cycle 2818:
 Current CPU Blocking $t3
(sw, 3272, 0, 5, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 6/22

Clock Cycle 2819:
 Current CPU Blocking $t3
(sw, 3272, 0, 6, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 7/22

Clock Cycle 2820:
 Current CPU Blocking $t3
(sw, 3272, 0, 7, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 8/22

Clock Cycle 2821:
 Current CPU Blocking $t3
(sw, 3272, 0, 8, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 9/22

Clock Cycle 2822:
 Current CPU Blocking $t3
(sw, 3272, 0, 9, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 10/22

Clock Cycle 2823:
 Current CPU Blocking $t3
(sw, 3272, 0, 10, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 11/22

Clock Cycle 2824:
 Current CPU Blocking $t3
(sw, 3272, 0, 11, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 12/22

Clock Cycle 2825:
 Current CPU Blocking $t3
(sw, 3272, 0, 12, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 13/22

Clock Cycle 2826:
 Current CPU Blocking $t3
(sw, 3272, 0, 13, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 14/22

Clock Cycle 2827:
 Current CPU Blocking $t3
(sw, 3272, 0, 14, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 15/22

Clock Cycle 2828:
 Current CPU Blocking $t3
(sw, 3272, 0, 15, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 16/22

Clock Cycle 2829:
 Current CPU Blocking $t3
(sw, 3272, 0, 16, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 17/22

Clock Cycle 2830:
 Current CPU Blocking $t3
(sw, 3272, 0, 17, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 18/22

Clock Cycle 2831:
 Current CPU Blocking $t3
(sw, 3272, 0, 18, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 19/22

Clock Cycle 2832:
 Current CPU Blocking $t3
(sw, 3272, 0, 19, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 20/22

Clock Cycle 2833:
 Current CPU Blocking $t3
(sw, 3272, 0, 20, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 21/22

Clock Cycle 2834:
 Current CPU Blocking $t3
(sw, 3272, 0, 21, 22, 410, )(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 22/22
Finished Instruction sw 3272 0 on Line 410

Clock Cycle 2835:
 Current CPU Blocking $t3
(lw, 3220, $t3, 0, 0, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Started lw 3220 $t3 on Line 421
Completed 1/2

Clock Cycle 2836:
 Current CPU Blocking $t3
(lw, 3220, $t3, 1, 2, 421, )(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3220 $t3 on Line 421

Clock Cycle 2837:
 Current CPU Blocking $t3
(sw, 3552, 1656, 0, 0, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )
Started sw 3552 1656 on Line 412
Completed 1/2
DRAM Request(Write) Issued for sw 2380 0 on Line 422

Clock Cycle 2838:
 Current CPU Blocking 
(sw, 3552, 1656, 1, 2, 412, )(sw, 3708, 0, 0, 0, 414, )(sw, 3104, 1996, 0, 0, 418, )(lw, 3480, $t4, 0, 0, 420, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Completed 2/2
Finished Instruction sw 3552 1656 on Line 412

Clock Cycle 2839:
 Current CPU Blocking $t4
(sw, 3708, 0, 0, 0, 414, )(lw, 3480, $t4, 0, 0, 420, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Started sw 3708 0 on Line 414
Completed 1/2

Clock Cycle 2840:
 Current CPU Blocking $t4
(sw, 3708, 0, 1, 2, 414, )(lw, 3480, $t4, 0, 0, 420, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Completed 2/2
Finished Instruction sw 3708 0 on Line 414

Clock Cycle 2841:
 Current CPU Blocking $t4
(lw, 3480, $t4, 0, 0, 420, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Started lw 3480 $t4 on Line 420
Completed 1/2

Clock Cycle 2842:
 Current CPU Blocking $t4
(lw, 3480, $t4, 1, 2, 420, )(sw, 3104, 1996, 0, 0, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3480 $t4 on Line 420

Clock Cycle 2843:
 Current CPU Blocking $t4
(sw, 3104, 1996, 0, 0, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Started sw 3104 1996 on Line 418
Completed 1/2
addi$t3,$t4,1964
$t3 = 1964

Clock Cycle 2844:
 Current CPU Blocking 
(sw, 3104, 1996, 1, 2, 418, )(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )
Completed 2/2
Finished Instruction sw 3104 1996 on Line 418
DRAM Request(Write) Issued for sw 3076 0 on Line 424

Clock Cycle 2845:
 Current CPU Blocking 
(sw, 1968, 0, 0, 0, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )
Started sw 1968 0 on Line 411
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t0,1084
$t0 = 3080

Clock Cycle 2846:
 Current CPU Blocking 
(sw, 1968, 0, 1, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )
Completed 2/22
DRAM Request(Read) Issued for lw 2568 $t1 on Line 426

Clock Cycle 2847:
 Current CPU Blocking 
(sw, 1968, 0, 2, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )
Completed 3/22
DRAM Request(Write) Issued for sw 2328 3080 on Line 427

Clock Cycle 2848:
 Current CPU Blocking 
(sw, 1968, 0, 3, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 4/22

Clock Cycle 2849:
 Current CPU Blocking $t1
(sw, 1968, 0, 4, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 5/22

Clock Cycle 2850:
 Current CPU Blocking $t1
(sw, 1968, 0, 5, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 6/22

Clock Cycle 2851:
 Current CPU Blocking $t1
(sw, 1968, 0, 6, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 7/22

Clock Cycle 2852:
 Current CPU Blocking $t1
(sw, 1968, 0, 7, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 8/22

Clock Cycle 2853:
 Current CPU Blocking $t1
(sw, 1968, 0, 8, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 9/22

Clock Cycle 2854:
 Current CPU Blocking $t1
(sw, 1968, 0, 9, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 10/22
Memory at 3104 = 1996
Memory at 3552 = 1656

Clock Cycle 2855:
 Current CPU Blocking $t1
(sw, 1968, 0, 10, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 11/22

Clock Cycle 2856:
 Current CPU Blocking $t1
(sw, 1968, 0, 11, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 12/22

Clock Cycle 2857:
 Current CPU Blocking $t1
(sw, 1968, 0, 12, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 13/22

Clock Cycle 2858:
 Current CPU Blocking $t1
(sw, 1968, 0, 13, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 14/22

Clock Cycle 2859:
 Current CPU Blocking $t1
(sw, 1968, 0, 14, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 15/22

Clock Cycle 2860:
 Current CPU Blocking $t1
(sw, 1968, 0, 15, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 16/22

Clock Cycle 2861:
 Current CPU Blocking $t1
(sw, 1968, 0, 16, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 17/22

Clock Cycle 2862:
 Current CPU Blocking $t1
(sw, 1968, 0, 17, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 18/22

Clock Cycle 2863:
 Current CPU Blocking $t1
(sw, 1968, 0, 18, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 19/22

Clock Cycle 2864:
 Current CPU Blocking $t1
(sw, 1968, 0, 19, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 20/22

Clock Cycle 2865:
 Current CPU Blocking $t1
(sw, 1968, 0, 20, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 21/22

Clock Cycle 2866:
 Current CPU Blocking $t1
(sw, 1968, 0, 21, 22, 411, )(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 22/22
Finished Instruction sw 1968 0 on Line 411

Clock Cycle 2867:
 Current CPU Blocking $t1
(sw, 1200, 0, 0, 0, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Started sw 1200 0 on Line 415
Completed 1/2

Clock Cycle 2868:
 Current CPU Blocking $t1
(sw, 1200, 0, 1, 2, 415, )(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 2/2
Finished Instruction sw 1200 0 on Line 415

Clock Cycle 2869:
 Current CPU Blocking $t1
(lw, 1548, $t2, 0, 0, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Started lw 1548 $t2 on Line 416
Completed 1/2

Clock Cycle 2870:
 Current CPU Blocking $t1
(lw, 1548, $t2, 1, 2, 416, )(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1548 $t2 on Line 416

Clock Cycle 2871:
 Current CPU Blocking $t1
(sw, 1472, 0, 0, 0, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Started sw 1472 0 on Line 419
Completed 1/2

Clock Cycle 2872:
 Current CPU Blocking $t1
(sw, 1472, 0, 1, 2, 419, )(sw, 2380, 0, 0, 0, 422, )(sw, 3076, 0, 0, 0, 424, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )
Completed 2/2
Finished Instruction sw 1472 0 on Line 419

Clock Cycle 2873:
 Current CPU Blocking $t1
(sw, 2380, 0, 0, 0, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Started sw 2380 0 on Line 422
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2874:
 Current CPU Blocking $t1
(sw, 2380, 0, 1, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 2/22

Clock Cycle 2875:
 Current CPU Blocking $t1
(sw, 2380, 0, 2, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 3/22

Clock Cycle 2876:
 Current CPU Blocking $t1
(sw, 2380, 0, 3, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 4/22

Clock Cycle 2877:
 Current CPU Blocking $t1
(sw, 2380, 0, 4, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 5/22

Clock Cycle 2878:
 Current CPU Blocking $t1
(sw, 2380, 0, 5, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 6/22

Clock Cycle 2879:
 Current CPU Blocking $t1
(sw, 2380, 0, 6, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 7/22

Clock Cycle 2880:
 Current CPU Blocking $t1
(sw, 2380, 0, 7, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 8/22

Clock Cycle 2881:
 Current CPU Blocking $t1
(sw, 2380, 0, 8, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 9/22

Clock Cycle 2882:
 Current CPU Blocking $t1
(sw, 2380, 0, 9, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 10/22

Clock Cycle 2883:
 Current CPU Blocking $t1
(sw, 2380, 0, 10, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 11/22

Clock Cycle 2884:
 Current CPU Blocking $t1
(sw, 2380, 0, 11, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 12/22

Clock Cycle 2885:
 Current CPU Blocking $t1
(sw, 2380, 0, 12, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 13/22

Clock Cycle 2886:
 Current CPU Blocking $t1
(sw, 2380, 0, 13, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 14/22

Clock Cycle 2887:
 Current CPU Blocking $t1
(sw, 2380, 0, 14, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 15/22

Clock Cycle 2888:
 Current CPU Blocking $t1
(sw, 2380, 0, 15, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 16/22

Clock Cycle 2889:
 Current CPU Blocking $t1
(sw, 2380, 0, 16, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 17/22

Clock Cycle 2890:
 Current CPU Blocking $t1
(sw, 2380, 0, 17, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 18/22

Clock Cycle 2891:
 Current CPU Blocking $t1
(sw, 2380, 0, 18, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 19/22

Clock Cycle 2892:
 Current CPU Blocking $t1
(sw, 2380, 0, 19, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 20/22

Clock Cycle 2893:
 Current CPU Blocking $t1
(sw, 2380, 0, 20, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 21/22

Clock Cycle 2894:
 Current CPU Blocking $t1
(sw, 2380, 0, 21, 22, 422, )(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 22/22
Finished Instruction sw 2380 0 on Line 422

Clock Cycle 2895:
 Current CPU Blocking $t1
(lw, 2568, $t1, 0, 0, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Started lw 2568 $t1 on Line 426
Completed 1/2

Clock Cycle 2896:
 Current CPU Blocking $t1
(lw, 2568, $t1, 1, 2, 426, )(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2568 $t1 on Line 426

Clock Cycle 2897:
 Current CPU Blocking $t1
(sw, 2328, 3080, 0, 0, 427, )(sw, 3076, 0, 0, 0, 424, )
Started sw 2328 3080 on Line 427
Completed 1/2
addi$t1,$t4,16
$t1 = 16

Clock Cycle 2898:
 Current CPU Blocking 
(sw, 2328, 3080, 1, 2, 427, )(sw, 3076, 0, 0, 0, 424, )
Completed 2/2
Finished Instruction sw 2328 3080 on Line 427
addi$t4,$t3,1208
$t4 = 3172

Clock Cycle 2899:
 Current CPU Blocking 
(sw, 3076, 0, 0, 0, 424, )
Started sw 3076 0 on Line 424
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t0,2088
$t2 = 5168

Clock Cycle 2900:
 Current CPU Blocking 
(sw, 3076, 0, 1, 22, 424, )
Completed 2/22
DRAM Request(Write) Issued for sw 2576 3172 on Line 431

Clock Cycle 2901:
 Current CPU Blocking 
(sw, 3076, 0, 2, 22, 424, )(sw, 2576, 3172, 0, 0, 431, )
Completed 3/22
DRAM Request(Write) Issued for sw 3128 5168 on Line 432

Clock Cycle 2902:
 Current CPU Blocking 
(sw, 3076, 0, 3, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )
Completed 4/22
addi$t4,$t4,3824
$t4 = 6996

Clock Cycle 2903:
 Current CPU Blocking 
(sw, 3076, 0, 4, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )
Completed 5/22
DRAM Request(Write) Issued for sw 1764 3080 on Line 434

Clock Cycle 2904:
 Current CPU Blocking 
(sw, 3076, 0, 5, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 6/22
addi$t3,$t3,2900
$t3 = 4864

Clock Cycle 2905:
 Current CPU Blocking 
(sw, 3076, 0, 6, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 7/22
addi$t4,$t0,3796
$t4 = 6876

Clock Cycle 2906:
 Current CPU Blocking 
(sw, 3076, 0, 7, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 8/22
addi$t3,$t4,2900
$t3 = 9776

Clock Cycle 2907:
 Current CPU Blocking 
(sw, 3076, 0, 8, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 9/22
addi$t4,$t2,2372
$t4 = 7540

Clock Cycle 2908:
 Current CPU Blocking 
(sw, 3076, 0, 9, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 10/22
Memory at 2328 = 3080
DRAM Request(Read) Issued for lw 788 $t2 on Line 439

Clock Cycle 2909:
 Current CPU Blocking 
(sw, 3076, 0, 10, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )(lw, 788, $t2, 0, 0, 439, )
Completed 11/22
DRAM Request(Read) Issued for lw 3472 $t4 on Line 440

Clock Cycle 2910:
 Current CPU Blocking 
(sw, 3076, 0, 11, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )(lw, 788, $t2, 0, 0, 439, )
Completed 12/22

Clock Cycle 2911:
 Current CPU Blocking $t2
(sw, 3076, 0, 12, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 13/22

Clock Cycle 2912:
 Current CPU Blocking $t2
(sw, 3076, 0, 13, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 14/22

Clock Cycle 2913:
 Current CPU Blocking $t2
(sw, 3076, 0, 14, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 15/22

Clock Cycle 2914:
 Current CPU Blocking $t2
(sw, 3076, 0, 15, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 16/22

Clock Cycle 2915:
 Current CPU Blocking $t2
(sw, 3076, 0, 16, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 17/22

Clock Cycle 2916:
 Current CPU Blocking $t2
(sw, 3076, 0, 17, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 18/22

Clock Cycle 2917:
 Current CPU Blocking $t2
(sw, 3076, 0, 18, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 19/22

Clock Cycle 2918:
 Current CPU Blocking $t2
(sw, 3076, 0, 19, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 20/22

Clock Cycle 2919:
 Current CPU Blocking $t2
(sw, 3076, 0, 20, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 21/22

Clock Cycle 2920:
 Current CPU Blocking $t2
(sw, 3076, 0, 21, 22, 424, )(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 22/22
Finished Instruction sw 3076 0 on Line 424

Clock Cycle 2921:
 Current CPU Blocking $t2
(sw, 3128, 5168, 0, 0, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Started sw 3128 5168 on Line 432
Completed 1/2

Clock Cycle 2922:
 Current CPU Blocking $t2
(sw, 3128, 5168, 1, 2, 432, )(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 2/2
Finished Instruction sw 3128 5168 on Line 432

Clock Cycle 2923:
 Current CPU Blocking $t2
(lw, 3472, $t4, 0, 0, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Started lw 3472 $t4 on Line 440
Completed 1/2

Clock Cycle 2924:
 Current CPU Blocking $t2
(lw, 3472, $t4, 1, 2, 440, )(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3472 $t4 on Line 440

Clock Cycle 2925:
 Current CPU Blocking $t2
(lw, 788, $t2, 0, 0, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Started lw 788 $t2 on Line 439
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2926:
 Current CPU Blocking $t2
(lw, 788, $t2, 1, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 2/22

Clock Cycle 2927:
 Current CPU Blocking $t2
(lw, 788, $t2, 2, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 3/22

Clock Cycle 2928:
 Current CPU Blocking $t2
(lw, 788, $t2, 3, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 4/22

Clock Cycle 2929:
 Current CPU Blocking $t2
(lw, 788, $t2, 4, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 5/22

Clock Cycle 2930:
 Current CPU Blocking $t2
(lw, 788, $t2, 5, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 6/22

Clock Cycle 2931:
 Current CPU Blocking $t2
(lw, 788, $t2, 6, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 7/22

Clock Cycle 2932:
 Current CPU Blocking $t2
(lw, 788, $t2, 7, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 8/22

Clock Cycle 2933:
 Current CPU Blocking $t2
(lw, 788, $t2, 8, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 9/22

Clock Cycle 2934:
 Current CPU Blocking $t2
(lw, 788, $t2, 9, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 10/22
Memory at 3128 = 5168

Clock Cycle 2935:
 Current CPU Blocking $t2
(lw, 788, $t2, 10, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 11/22

Clock Cycle 2936:
 Current CPU Blocking $t2
(lw, 788, $t2, 11, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 12/22

Clock Cycle 2937:
 Current CPU Blocking $t2
(lw, 788, $t2, 12, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 13/22

Clock Cycle 2938:
 Current CPU Blocking $t2
(lw, 788, $t2, 13, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 14/22

Clock Cycle 2939:
 Current CPU Blocking $t2
(lw, 788, $t2, 14, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 15/22

Clock Cycle 2940:
 Current CPU Blocking $t2
(lw, 788, $t2, 15, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 16/22

Clock Cycle 2941:
 Current CPU Blocking $t2
(lw, 788, $t2, 16, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 17/22

Clock Cycle 2942:
 Current CPU Blocking $t2
(lw, 788, $t2, 17, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 18/22

Clock Cycle 2943:
 Current CPU Blocking $t2
(lw, 788, $t2, 18, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 19/22

Clock Cycle 2944:
 Current CPU Blocking $t2
(lw, 788, $t2, 19, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 20/22

Clock Cycle 2945:
 Current CPU Blocking $t2
(lw, 788, $t2, 20, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 21/22

Clock Cycle 2946:
 Current CPU Blocking $t2
(lw, 788, $t2, 21, 22, 439, )(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Completed 22/22
$t2 = 0
Finished Instruction lw 788 $t2 on Line 439

Clock Cycle 2947:
 Current CPU Blocking $t2
(sw, 2576, 3172, 0, 0, 431, )(sw, 1764, 3080, 0, 0, 434, )
Started sw 2576 3172 on Line 431
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 180 $t2 on Line 441

Clock Cycle 2948:
 Current CPU Blocking 
(sw, 2576, 3172, 1, 12, 431, )(sw, 1764, 3080, 0, 0, 434, )(lw, 180, $t2, 0, 0, 441, )
Completed 2/12
DRAM Request(Read) Issued for lw 2300 $t4 on Line 442

Clock Cycle 2949:
 Current CPU Blocking 
(sw, 2576, 3172, 2, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(sw, 1764, 3080, 0, 0, 434, )(lw, 180, $t2, 0, 0, 441, )
Completed 3/12

Clock Cycle 2950:
 Current CPU Blocking $t2
(sw, 2576, 3172, 3, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 4/12

Clock Cycle 2951:
 Current CPU Blocking $t2
(sw, 2576, 3172, 4, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 5/12

Clock Cycle 2952:
 Current CPU Blocking $t2
(sw, 2576, 3172, 5, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 6/12

Clock Cycle 2953:
 Current CPU Blocking $t2
(sw, 2576, 3172, 6, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 7/12

Clock Cycle 2954:
 Current CPU Blocking $t2
(sw, 2576, 3172, 7, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 8/12

Clock Cycle 2955:
 Current CPU Blocking $t2
(sw, 2576, 3172, 8, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 9/12

Clock Cycle 2956:
 Current CPU Blocking $t2
(sw, 2576, 3172, 9, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 10/12

Clock Cycle 2957:
 Current CPU Blocking $t2
(sw, 2576, 3172, 10, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 11/12

Clock Cycle 2958:
 Current CPU Blocking $t2
(sw, 2576, 3172, 11, 12, 431, )(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 12/12
Finished Instruction sw 2576 3172 on Line 431

Clock Cycle 2959:
 Current CPU Blocking $t2
(lw, 2300, $t4, 0, 0, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Started lw 2300 $t4 on Line 442
Completed 1/2

Clock Cycle 2960:
 Current CPU Blocking $t2
(lw, 2300, $t4, 1, 2, 442, )(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2300 $t4 on Line 442

Clock Cycle 2961:
 Current CPU Blocking $t2
(lw, 180, $t2, 0, 0, 441, )(sw, 1764, 3080, 0, 0, 434, )
Started lw 180 $t2 on Line 441
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2962:
 Current CPU Blocking $t2
(lw, 180, $t2, 1, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 2/22

Clock Cycle 2963:
 Current CPU Blocking $t2
(lw, 180, $t2, 2, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 3/22

Clock Cycle 2964:
 Current CPU Blocking $t2
(lw, 180, $t2, 3, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 4/22

Clock Cycle 2965:
 Current CPU Blocking $t2
(lw, 180, $t2, 4, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 5/22

Clock Cycle 2966:
 Current CPU Blocking $t2
(lw, 180, $t2, 5, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 6/22

Clock Cycle 2967:
 Current CPU Blocking $t2
(lw, 180, $t2, 6, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 7/22

Clock Cycle 2968:
 Current CPU Blocking $t2
(lw, 180, $t2, 7, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 8/22

Clock Cycle 2969:
 Current CPU Blocking $t2
(lw, 180, $t2, 8, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 9/22

Clock Cycle 2970:
 Current CPU Blocking $t2
(lw, 180, $t2, 9, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 10/22
Memory at 2576 = 3172

Clock Cycle 2971:
 Current CPU Blocking $t2
(lw, 180, $t2, 10, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 11/22

Clock Cycle 2972:
 Current CPU Blocking $t2
(lw, 180, $t2, 11, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 12/22

Clock Cycle 2973:
 Current CPU Blocking $t2
(lw, 180, $t2, 12, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 13/22

Clock Cycle 2974:
 Current CPU Blocking $t2
(lw, 180, $t2, 13, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 14/22

Clock Cycle 2975:
 Current CPU Blocking $t2
(lw, 180, $t2, 14, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 15/22

Clock Cycle 2976:
 Current CPU Blocking $t2
(lw, 180, $t2, 15, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 16/22

Clock Cycle 2977:
 Current CPU Blocking $t2
(lw, 180, $t2, 16, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 17/22

Clock Cycle 2978:
 Current CPU Blocking $t2
(lw, 180, $t2, 17, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 18/22

Clock Cycle 2979:
 Current CPU Blocking $t2
(lw, 180, $t2, 18, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 19/22

Clock Cycle 2980:
 Current CPU Blocking $t2
(lw, 180, $t2, 19, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 20/22

Clock Cycle 2981:
 Current CPU Blocking $t2
(lw, 180, $t2, 20, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 21/22

Clock Cycle 2982:
 Current CPU Blocking $t2
(lw, 180, $t2, 21, 22, 441, )(sw, 1764, 3080, 0, 0, 434, )
Completed 22/22
$t2 = 0
Finished Instruction lw 180 $t2 on Line 441

Clock Cycle 2983:
 Current CPU Blocking $t2
(sw, 1764, 3080, 0, 0, 434, )
Started sw 1764 3080 on Line 434
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t4,3016
$t2 = 3016

Clock Cycle 2984:
 Current CPU Blocking 
(sw, 1764, 3080, 1, 12, 434, )
Completed 2/12
addi$t3,$t0,1604
$t3 = 4684

Clock Cycle 2985:
 Current CPU Blocking 
(sw, 1764, 3080, 2, 12, 434, )
Completed 3/12
DRAM Request(Read) Issued for lw 4 $t0 on Line 445

Clock Cycle 2986:
 Current CPU Blocking 
(sw, 1764, 3080, 3, 12, 434, )(lw, 4, $t0, 0, 0, 445, )
Completed 4/12
addi$t1,$t3,2556
$t1 = 7240

Clock Cycle 2987:
 Current CPU Blocking 
(sw, 1764, 3080, 4, 12, 434, )(lw, 4, $t0, 0, 0, 445, )
Completed 5/12
DRAM Request(Write) Issued for sw 1016 0 on Line 447

Clock Cycle 2988:
 Current CPU Blocking 
(sw, 1764, 3080, 5, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 6/12
addi$t1,$t3,1380
$t1 = 6064

Clock Cycle 2989:
 Current CPU Blocking 
(sw, 1764, 3080, 6, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 7/12
addi$t1,$t4,2284
$t1 = 2284

Clock Cycle 2990:
 Current CPU Blocking 
(sw, 1764, 3080, 7, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 8/12

Clock Cycle 2991:
 Current CPU Blocking $t0
(sw, 1764, 3080, 8, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 9/12

Clock Cycle 2992:
 Current CPU Blocking $t0
(sw, 1764, 3080, 9, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 10/12

Clock Cycle 2993:
 Current CPU Blocking $t0
(sw, 1764, 3080, 10, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 11/12

Clock Cycle 2994:
 Current CPU Blocking $t0
(sw, 1764, 3080, 11, 12, 434, )(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 12/12
Finished Instruction sw 1764 3080 on Line 434

Clock Cycle 2995:
 Current CPU Blocking $t0
(lw, 4, $t0, 0, 0, 445, )(sw, 1016, 0, 0, 0, 447, )
Started lw 4 $t0 on Line 445
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2996:
 Current CPU Blocking $t0
(lw, 4, $t0, 1, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 2/22

Clock Cycle 2997:
 Current CPU Blocking $t0
(lw, 4, $t0, 2, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 3/22

Clock Cycle 2998:
 Current CPU Blocking $t0
(lw, 4, $t0, 3, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 4/22

Clock Cycle 2999:
 Current CPU Blocking $t0
(lw, 4, $t0, 4, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 5/22

Clock Cycle 3000:
 Current CPU Blocking $t0
(lw, 4, $t0, 5, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 6/22

Clock Cycle 3001:
 Current CPU Blocking $t0
(lw, 4, $t0, 6, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 7/22

Clock Cycle 3002:
 Current CPU Blocking $t0
(lw, 4, $t0, 7, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 8/22

Clock Cycle 3003:
 Current CPU Blocking $t0
(lw, 4, $t0, 8, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 9/22

Clock Cycle 3004:
 Current CPU Blocking $t0
(lw, 4, $t0, 9, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 10/22
Memory at 1764 = 3080

Clock Cycle 3005:
 Current CPU Blocking $t0
(lw, 4, $t0, 10, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 11/22

Clock Cycle 3006:
 Current CPU Blocking $t0
(lw, 4, $t0, 11, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 12/22

Clock Cycle 3007:
 Current CPU Blocking $t0
(lw, 4, $t0, 12, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 13/22

Clock Cycle 3008:
 Current CPU Blocking $t0
(lw, 4, $t0, 13, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 14/22

Clock Cycle 3009:
 Current CPU Blocking $t0
(lw, 4, $t0, 14, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 15/22

Clock Cycle 3010:
 Current CPU Blocking $t0
(lw, 4, $t0, 15, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 16/22

Clock Cycle 3011:
 Current CPU Blocking $t0
(lw, 4, $t0, 16, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 17/22

Clock Cycle 3012:
 Current CPU Blocking $t0
(lw, 4, $t0, 17, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 18/22

Clock Cycle 3013:
 Current CPU Blocking $t0
(lw, 4, $t0, 18, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 19/22

Clock Cycle 3014:
 Current CPU Blocking $t0
(lw, 4, $t0, 19, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 20/22

Clock Cycle 3015:
 Current CPU Blocking $t0
(lw, 4, $t0, 20, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 21/22

Clock Cycle 3016:
 Current CPU Blocking $t0
(lw, 4, $t0, 21, 22, 445, )(sw, 1016, 0, 0, 0, 447, )
Completed 22/22
$t0 = 3816
Finished Instruction lw 4 $t0 on Line 445

Clock Cycle 3017:
 Current CPU Blocking $t0
(sw, 1016, 0, 0, 0, 447, )
Started sw 1016 0 on Line 447
Completed 1/2
addi$t0,$t2,2572
$t0 = 5588

Clock Cycle 3018:
 Current CPU Blocking 
(sw, 1016, 0, 1, 2, 447, )
Completed 2/2
Finished Instruction sw 1016 0 on Line 447
addi$t0,$t1,3092
$t0 = 5376

Clock Cycle 3019:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1976 $t2 on Line 452

Clock Cycle 3020:
 Current CPU Blocking 
(lw, 1976, $t2, 0, 0, 452, )
Started lw 1976 $t2 on Line 452
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1772 4684 on Line 453

Clock Cycle 3021:
 Current CPU Blocking 
(lw, 1976, $t2, 1, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 2/22

Clock Cycle 3022:
 Current CPU Blocking $t2
(lw, 1976, $t2, 2, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 3/22

Clock Cycle 3023:
 Current CPU Blocking $t2
(lw, 1976, $t2, 3, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 4/22

Clock Cycle 3024:
 Current CPU Blocking $t2
(lw, 1976, $t2, 4, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 5/22

Clock Cycle 3025:
 Current CPU Blocking $t2
(lw, 1976, $t2, 5, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 6/22

Clock Cycle 3026:
 Current CPU Blocking $t2
(lw, 1976, $t2, 6, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 7/22

Clock Cycle 3027:
 Current CPU Blocking $t2
(lw, 1976, $t2, 7, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 8/22

Clock Cycle 3028:
 Current CPU Blocking $t2
(lw, 1976, $t2, 8, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 9/22

Clock Cycle 3029:
 Current CPU Blocking $t2
(lw, 1976, $t2, 9, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 10/22

Clock Cycle 3030:
 Current CPU Blocking $t2
(lw, 1976, $t2, 10, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 11/22

Clock Cycle 3031:
 Current CPU Blocking $t2
(lw, 1976, $t2, 11, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 12/22

Clock Cycle 3032:
 Current CPU Blocking $t2
(lw, 1976, $t2, 12, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 13/22

Clock Cycle 3033:
 Current CPU Blocking $t2
(lw, 1976, $t2, 13, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 14/22

Clock Cycle 3034:
 Current CPU Blocking $t2
(lw, 1976, $t2, 14, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 15/22

Clock Cycle 3035:
 Current CPU Blocking $t2
(lw, 1976, $t2, 15, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 16/22

Clock Cycle 3036:
 Current CPU Blocking $t2
(lw, 1976, $t2, 16, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 17/22

Clock Cycle 3037:
 Current CPU Blocking $t2
(lw, 1976, $t2, 17, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 18/22

Clock Cycle 3038:
 Current CPU Blocking $t2
(lw, 1976, $t2, 18, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 19/22

Clock Cycle 3039:
 Current CPU Blocking $t2
(lw, 1976, $t2, 19, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 20/22

Clock Cycle 3040:
 Current CPU Blocking $t2
(lw, 1976, $t2, 20, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 21/22

Clock Cycle 3041:
 Current CPU Blocking $t2
(lw, 1976, $t2, 21, 22, 452, )(sw, 1772, 4684, 0, 0, 453, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1976 $t2 on Line 452

Clock Cycle 3042:
 Current CPU Blocking $t2
(sw, 1772, 4684, 0, 0, 453, )
Started sw 1772 4684 on Line 453
Completed 1/2
DRAM Request(Write) Issued for sw 2996 0 on Line 454

Clock Cycle 3043:
 Current CPU Blocking 
(sw, 1772, 4684, 1, 2, 453, )(sw, 2996, 0, 0, 0, 454, )
Completed 2/2
Finished Instruction sw 1772 4684 on Line 453
DRAM Request(Read) Issued for lw 1892 $t3 on Line 455

Clock Cycle 3044:
 Current CPU Blocking 
(sw, 2996, 0, 0, 0, 454, )(lw, 1892, $t3, 0, 0, 455, )
Started sw 2996 0 on Line 454
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 12 0 on Line 456

Clock Cycle 3045:
 Current CPU Blocking 
(sw, 2996, 0, 1, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 2/22
addi$t0,$t4,3440
$t0 = 3440

Clock Cycle 3046:
 Current CPU Blocking 
(sw, 2996, 0, 2, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 3/22

Clock Cycle 3047:
 Current CPU Blocking $t3
(sw, 2996, 0, 3, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 4/22

Clock Cycle 3048:
 Current CPU Blocking $t3
(sw, 2996, 0, 4, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 5/22

Clock Cycle 3049:
 Current CPU Blocking $t3
(sw, 2996, 0, 5, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 6/22

Clock Cycle 3050:
 Current CPU Blocking $t3
(sw, 2996, 0, 6, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 7/22

Clock Cycle 3051:
 Current CPU Blocking $t3
(sw, 2996, 0, 7, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 8/22

Clock Cycle 3052:
 Current CPU Blocking $t3
(sw, 2996, 0, 8, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 9/22

Clock Cycle 3053:
 Current CPU Blocking $t3
(sw, 2996, 0, 9, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 10/22
Memory at 1772 = 4684

Clock Cycle 3054:
 Current CPU Blocking $t3
(sw, 2996, 0, 10, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 11/22

Clock Cycle 3055:
 Current CPU Blocking $t3
(sw, 2996, 0, 11, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 12/22

Clock Cycle 3056:
 Current CPU Blocking $t3
(sw, 2996, 0, 12, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 13/22

Clock Cycle 3057:
 Current CPU Blocking $t3
(sw, 2996, 0, 13, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 14/22

Clock Cycle 3058:
 Current CPU Blocking $t3
(sw, 2996, 0, 14, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 15/22

Clock Cycle 3059:
 Current CPU Blocking $t3
(sw, 2996, 0, 15, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 16/22

Clock Cycle 3060:
 Current CPU Blocking $t3
(sw, 2996, 0, 16, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 17/22

Clock Cycle 3061:
 Current CPU Blocking $t3
(sw, 2996, 0, 17, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 18/22

Clock Cycle 3062:
 Current CPU Blocking $t3
(sw, 2996, 0, 18, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 19/22

Clock Cycle 3063:
 Current CPU Blocking $t3
(sw, 2996, 0, 19, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 20/22

Clock Cycle 3064:
 Current CPU Blocking $t3
(sw, 2996, 0, 20, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 21/22

Clock Cycle 3065:
 Current CPU Blocking $t3
(sw, 2996, 0, 21, 22, 454, )(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 22/22
Finished Instruction sw 2996 0 on Line 454

Clock Cycle 3066:
 Current CPU Blocking $t3
(lw, 1892, $t3, 0, 0, 455, )(sw, 12, 0, 0, 0, 456, )
Started lw 1892 $t3 on Line 455
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3067:
 Current CPU Blocking $t3
(lw, 1892, $t3, 1, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 2/22

Clock Cycle 3068:
 Current CPU Blocking $t3
(lw, 1892, $t3, 2, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 3/22

Clock Cycle 3069:
 Current CPU Blocking $t3
(lw, 1892, $t3, 3, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 4/22

Clock Cycle 3070:
 Current CPU Blocking $t3
(lw, 1892, $t3, 4, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 5/22

Clock Cycle 3071:
 Current CPU Blocking $t3
(lw, 1892, $t3, 5, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 6/22

Clock Cycle 3072:
 Current CPU Blocking $t3
(lw, 1892, $t3, 6, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 7/22

Clock Cycle 3073:
 Current CPU Blocking $t3
(lw, 1892, $t3, 7, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 8/22

Clock Cycle 3074:
 Current CPU Blocking $t3
(lw, 1892, $t3, 8, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 9/22

Clock Cycle 3075:
 Current CPU Blocking $t3
(lw, 1892, $t3, 9, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 10/22

Clock Cycle 3076:
 Current CPU Blocking $t3
(lw, 1892, $t3, 10, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 11/22

Clock Cycle 3077:
 Current CPU Blocking $t3
(lw, 1892, $t3, 11, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 12/22

Clock Cycle 3078:
 Current CPU Blocking $t3
(lw, 1892, $t3, 12, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 13/22

Clock Cycle 3079:
 Current CPU Blocking $t3
(lw, 1892, $t3, 13, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 14/22

Clock Cycle 3080:
 Current CPU Blocking $t3
(lw, 1892, $t3, 14, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 15/22

Clock Cycle 3081:
 Current CPU Blocking $t3
(lw, 1892, $t3, 15, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 16/22

Clock Cycle 3082:
 Current CPU Blocking $t3
(lw, 1892, $t3, 16, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 17/22

Clock Cycle 3083:
 Current CPU Blocking $t3
(lw, 1892, $t3, 17, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 18/22

Clock Cycle 3084:
 Current CPU Blocking $t3
(lw, 1892, $t3, 18, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 19/22

Clock Cycle 3085:
 Current CPU Blocking $t3
(lw, 1892, $t3, 19, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 20/22

Clock Cycle 3086:
 Current CPU Blocking $t3
(lw, 1892, $t3, 20, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 21/22

Clock Cycle 3087:
 Current CPU Blocking $t3
(lw, 1892, $t3, 21, 22, 455, )(sw, 12, 0, 0, 0, 456, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1892 $t3 on Line 455

Clock Cycle 3088:
 Current CPU Blocking $t3
(sw, 12, 0, 0, 0, 456, )
Started sw 12 0 on Line 456
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t3,1616
$t3 = 1616

Clock Cycle 3089:
 Current CPU Blocking 
(sw, 12, 0, 1, 12, 456, )
Completed 2/12
DRAM Request(Read) Issued for lw 3788 $t3 on Line 459

Clock Cycle 3090:
 Current CPU Blocking 
(sw, 12, 0, 2, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 3/12

Clock Cycle 3091:
 Current CPU Blocking $t3
(sw, 12, 0, 3, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 4/12

Clock Cycle 3092:
 Current CPU Blocking $t3
(sw, 12, 0, 4, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 5/12

Clock Cycle 3093:
 Current CPU Blocking $t3
(sw, 12, 0, 5, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 6/12

Clock Cycle 3094:
 Current CPU Blocking $t3
(sw, 12, 0, 6, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 7/12

Clock Cycle 3095:
 Current CPU Blocking $t3
(sw, 12, 0, 7, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 8/12

Clock Cycle 3096:
 Current CPU Blocking $t3
(sw, 12, 0, 8, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 9/12

Clock Cycle 3097:
 Current CPU Blocking $t3
(sw, 12, 0, 9, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 10/12

Clock Cycle 3098:
 Current CPU Blocking $t3
(sw, 12, 0, 10, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 11/12

Clock Cycle 3099:
 Current CPU Blocking $t3
(sw, 12, 0, 11, 12, 456, )(lw, 3788, $t3, 0, 0, 459, )
Completed 12/12
Finished Instruction sw 12 0 on Line 456

Clock Cycle 3100:
 Current CPU Blocking $t3
(lw, 3788, $t3, 0, 0, 459, )
Started lw 3788 $t3 on Line 459
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3101:
 Current CPU Blocking $t3
(lw, 3788, $t3, 1, 22, 459, )
Completed 2/22

Clock Cycle 3102:
 Current CPU Blocking $t3
(lw, 3788, $t3, 2, 22, 459, )
Completed 3/22

Clock Cycle 3103:
 Current CPU Blocking $t3
(lw, 3788, $t3, 3, 22, 459, )
Completed 4/22

Clock Cycle 3104:
 Current CPU Blocking $t3
(lw, 3788, $t3, 4, 22, 459, )
Completed 5/22

Clock Cycle 3105:
 Current CPU Blocking $t3
(lw, 3788, $t3, 5, 22, 459, )
Completed 6/22

Clock Cycle 3106:
 Current CPU Blocking $t3
(lw, 3788, $t3, 6, 22, 459, )
Completed 7/22

Clock Cycle 3107:
 Current CPU Blocking $t3
(lw, 3788, $t3, 7, 22, 459, )
Completed 8/22

Clock Cycle 3108:
 Current CPU Blocking $t3
(lw, 3788, $t3, 8, 22, 459, )
Completed 9/22

Clock Cycle 3109:
 Current CPU Blocking $t3
(lw, 3788, $t3, 9, 22, 459, )
Completed 10/22

Clock Cycle 3110:
 Current CPU Blocking $t3
(lw, 3788, $t3, 10, 22, 459, )
Completed 11/22

Clock Cycle 3111:
 Current CPU Blocking $t3
(lw, 3788, $t3, 11, 22, 459, )
Completed 12/22

Clock Cycle 3112:
 Current CPU Blocking $t3
(lw, 3788, $t3, 12, 22, 459, )
Completed 13/22

Clock Cycle 3113:
 Current CPU Blocking $t3
(lw, 3788, $t3, 13, 22, 459, )
Completed 14/22

Clock Cycle 3114:
 Current CPU Blocking $t3
(lw, 3788, $t3, 14, 22, 459, )
Completed 15/22

Clock Cycle 3115:
 Current CPU Blocking $t3
(lw, 3788, $t3, 15, 22, 459, )
Completed 16/22

Clock Cycle 3116:
 Current CPU Blocking $t3
(lw, 3788, $t3, 16, 22, 459, )
Completed 17/22

Clock Cycle 3117:
 Current CPU Blocking $t3
(lw, 3788, $t3, 17, 22, 459, )
Completed 18/22

Clock Cycle 3118:
 Current CPU Blocking $t3
(lw, 3788, $t3, 18, 22, 459, )
Completed 19/22

Clock Cycle 3119:
 Current CPU Blocking $t3
(lw, 3788, $t3, 19, 22, 459, )
Completed 20/22

Clock Cycle 3120:
 Current CPU Blocking $t3
(lw, 3788, $t3, 20, 22, 459, )
Completed 21/22

Clock Cycle 3121:
 Current CPU Blocking $t3
(lw, 3788, $t3, 21, 22, 459, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3788 $t3 on Line 459

Clock Cycle 3122:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 744 $t3 on Line 460

Clock Cycle 3123:
 Current CPU Blocking 
(lw, 744, $t3, 0, 0, 460, )
Started lw 744 $t3 on Line 460
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 784 0 on Line 461

Clock Cycle 3124:
 Current CPU Blocking 
(lw, 744, $t3, 1, 12, 460, )(sw, 784, 0, 0, 0, 461, )
Completed 2/12
DRAM Request(Write) Issued for sw 2612 0 on Line 462

Clock Cycle 3125:
 Current CPU Blocking 
(lw, 744, $t3, 2, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 2612, 0, 0, 0, 462, )
Completed 3/12
DRAM Request(Write) Issued for sw 644 0 on Line 463

Clock Cycle 3126:
 Current CPU Blocking 
(lw, 744, $t3, 3, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )
Completed 4/12
DRAM Request(Read) Issued for lw 1852 $t1 on Line 464

Clock Cycle 3127:
 Current CPU Blocking 
(lw, 744, $t3, 4, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )
Completed 5/12
DRAM Request(Read) Issued for lw 3272 $t4 on Line 465

Clock Cycle 3128:
 Current CPU Blocking 
(lw, 744, $t3, 5, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )
Completed 6/12
DRAM Request(Write) Issued for sw 3420 3440 on Line 466

Clock Cycle 3129:
 Current CPU Blocking 
(lw, 744, $t3, 6, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 7/12

Clock Cycle 3130:
 Current CPU Blocking $t3
(lw, 744, $t3, 7, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 8/12

Clock Cycle 3131:
 Current CPU Blocking $t3
(lw, 744, $t3, 8, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 9/12

Clock Cycle 3132:
 Current CPU Blocking $t3
(lw, 744, $t3, 9, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 10/12

Clock Cycle 3133:
 Current CPU Blocking $t3
(lw, 744, $t3, 10, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 11/12

Clock Cycle 3134:
 Current CPU Blocking $t3
(lw, 744, $t3, 11, 12, 460, )(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 12/12
$t3 = 0
Finished Instruction lw 744 $t3 on Line 460

Clock Cycle 3135:
 Current CPU Blocking $t3
(sw, 784, 0, 0, 0, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Started sw 784 0 on Line 461
Completed 1/2
DRAM Request(Read) Issued for lw 2652 $t3 on Line 467

Clock Cycle 3136:
 Current CPU Blocking 
(sw, 784, 0, 1, 2, 461, )(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 2652, $t3, 0, 0, 467, )
Completed 2/2
Finished Instruction sw 784 0 on Line 461

Clock Cycle 3137:
 Current CPU Blocking $t3
(sw, 644, 0, 0, 0, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 2652, $t3, 0, 0, 467, )
Started sw 644 0 on Line 463
Completed 1/2

Clock Cycle 3138:
 Current CPU Blocking $t3
(sw, 644, 0, 1, 2, 463, )(sw, 2612, 0, 0, 0, 462, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 2652, $t3, 0, 0, 467, )
Completed 2/2
Finished Instruction sw 644 0 on Line 463

Clock Cycle 3139:
 Current CPU Blocking $t3
(sw, 2612, 0, 0, 0, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Started sw 2612 0 on Line 462
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3140:
 Current CPU Blocking $t3
(sw, 2612, 0, 1, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 2/22

Clock Cycle 3141:
 Current CPU Blocking $t3
(sw, 2612, 0, 2, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 3/22

Clock Cycle 3142:
 Current CPU Blocking $t3
(sw, 2612, 0, 3, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 4/22

Clock Cycle 3143:
 Current CPU Blocking $t3
(sw, 2612, 0, 4, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 5/22

Clock Cycle 3144:
 Current CPU Blocking $t3
(sw, 2612, 0, 5, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 6/22

Clock Cycle 3145:
 Current CPU Blocking $t3
(sw, 2612, 0, 6, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 7/22

Clock Cycle 3146:
 Current CPU Blocking $t3
(sw, 2612, 0, 7, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 8/22

Clock Cycle 3147:
 Current CPU Blocking $t3
(sw, 2612, 0, 8, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 9/22

Clock Cycle 3148:
 Current CPU Blocking $t3
(sw, 2612, 0, 9, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 10/22

Clock Cycle 3149:
 Current CPU Blocking $t3
(sw, 2612, 0, 10, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 11/22

Clock Cycle 3150:
 Current CPU Blocking $t3
(sw, 2612, 0, 11, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 12/22

Clock Cycle 3151:
 Current CPU Blocking $t3
(sw, 2612, 0, 12, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 13/22

Clock Cycle 3152:
 Current CPU Blocking $t3
(sw, 2612, 0, 13, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 14/22

Clock Cycle 3153:
 Current CPU Blocking $t3
(sw, 2612, 0, 14, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 15/22

Clock Cycle 3154:
 Current CPU Blocking $t3
(sw, 2612, 0, 15, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 16/22

Clock Cycle 3155:
 Current CPU Blocking $t3
(sw, 2612, 0, 16, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 17/22

Clock Cycle 3156:
 Current CPU Blocking $t3
(sw, 2612, 0, 17, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 18/22

Clock Cycle 3157:
 Current CPU Blocking $t3
(sw, 2612, 0, 18, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 19/22

Clock Cycle 3158:
 Current CPU Blocking $t3
(sw, 2612, 0, 19, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 20/22

Clock Cycle 3159:
 Current CPU Blocking $t3
(sw, 2612, 0, 20, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 21/22

Clock Cycle 3160:
 Current CPU Blocking $t3
(sw, 2612, 0, 21, 22, 462, )(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 22/22
Finished Instruction sw 2612 0 on Line 462

Clock Cycle 3161:
 Current CPU Blocking $t3
(lw, 2652, $t3, 0, 0, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Started lw 2652 $t3 on Line 467
Completed 1/2

Clock Cycle 3162:
 Current CPU Blocking $t3
(lw, 2652, $t3, 1, 2, 467, )(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2652 $t3 on Line 467

Clock Cycle 3163:
 Current CPU Blocking $t3
(lw, 1852, $t1, 0, 0, 464, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Started lw 1852 $t1 on Line 464
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1032 $t3 on Line 468

Clock Cycle 3164:
 Current CPU Blocking 
(lw, 1852, $t1, 1, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )
Completed 2/22
DRAM Request(Read) Issued for lw 208 $t2 on Line 469

Clock Cycle 3165:
 Current CPU Blocking 
(lw, 1852, $t1, 2, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 3/22

Clock Cycle 3166:
 Current CPU Blocking $t1
(lw, 1852, $t1, 3, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 4/22

Clock Cycle 3167:
 Current CPU Blocking $t1
(lw, 1852, $t1, 4, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 5/22

Clock Cycle 3168:
 Current CPU Blocking $t1
(lw, 1852, $t1, 5, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 6/22

Clock Cycle 3169:
 Current CPU Blocking $t1
(lw, 1852, $t1, 6, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 7/22

Clock Cycle 3170:
 Current CPU Blocking $t1
(lw, 1852, $t1, 7, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 8/22

Clock Cycle 3171:
 Current CPU Blocking $t1
(lw, 1852, $t1, 8, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 9/22

Clock Cycle 3172:
 Current CPU Blocking $t1
(lw, 1852, $t1, 9, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 10/22

Clock Cycle 3173:
 Current CPU Blocking $t1
(lw, 1852, $t1, 10, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 11/22

Clock Cycle 3174:
 Current CPU Blocking $t1
(lw, 1852, $t1, 11, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 12/22

Clock Cycle 3175:
 Current CPU Blocking $t1
(lw, 1852, $t1, 12, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 13/22

Clock Cycle 3176:
 Current CPU Blocking $t1
(lw, 1852, $t1, 13, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 14/22

Clock Cycle 3177:
 Current CPU Blocking $t1
(lw, 1852, $t1, 14, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 15/22

Clock Cycle 3178:
 Current CPU Blocking $t1
(lw, 1852, $t1, 15, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 16/22

Clock Cycle 3179:
 Current CPU Blocking $t1
(lw, 1852, $t1, 16, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 17/22

Clock Cycle 3180:
 Current CPU Blocking $t1
(lw, 1852, $t1, 17, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 18/22

Clock Cycle 3181:
 Current CPU Blocking $t1
(lw, 1852, $t1, 18, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 19/22

Clock Cycle 3182:
 Current CPU Blocking $t1
(lw, 1852, $t1, 19, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 20/22

Clock Cycle 3183:
 Current CPU Blocking $t1
(lw, 1852, $t1, 20, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 21/22

Clock Cycle 3184:
 Current CPU Blocking $t1
(lw, 1852, $t1, 21, 22, 464, )(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1852 $t1 on Line 464

Clock Cycle 3185:
 Current CPU Blocking $t1
(lw, 1032, $t3, 0, 0, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Started lw 1032 $t3 on Line 468
Completed 1/2
DRAM Request(Read) Issued for lw 3436 $t1 on Line 470

Clock Cycle 3186:
 Current CPU Blocking 
(lw, 1032, $t3, 1, 2, 468, )(lw, 3272, $t4, 0, 0, 465, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )(lw, 3436, $t1, 0, 0, 470, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1032 $t3 on Line 468

Clock Cycle 3187:
 Current CPU Blocking $t1
(lw, 3272, $t4, 0, 0, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Started lw 3272 $t4 on Line 465
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 3188:
 Current CPU Blocking $t1
(lw, 3272, $t4, 1, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 2/12

Clock Cycle 3189:
 Current CPU Blocking $t1
(lw, 3272, $t4, 2, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 3/12

Clock Cycle 3190:
 Current CPU Blocking $t1
(lw, 3272, $t4, 3, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 4/12

Clock Cycle 3191:
 Current CPU Blocking $t1
(lw, 3272, $t4, 4, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 5/12

Clock Cycle 3192:
 Current CPU Blocking $t1
(lw, 3272, $t4, 5, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 6/12

Clock Cycle 3193:
 Current CPU Blocking $t1
(lw, 3272, $t4, 6, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 7/12

Clock Cycle 3194:
 Current CPU Blocking $t1
(lw, 3272, $t4, 7, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 8/12

Clock Cycle 3195:
 Current CPU Blocking $t1
(lw, 3272, $t4, 8, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 9/12

Clock Cycle 3196:
 Current CPU Blocking $t1
(lw, 3272, $t4, 9, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 10/12

Clock Cycle 3197:
 Current CPU Blocking $t1
(lw, 3272, $t4, 10, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 11/12

Clock Cycle 3198:
 Current CPU Blocking $t1
(lw, 3272, $t4, 11, 12, 465, )(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3272 $t4 on Line 465

Clock Cycle 3199:
 Current CPU Blocking $t1
(lw, 3436, $t1, 0, 0, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Started lw 3436 $t1 on Line 470
Completed 1/2

Clock Cycle 3200:
 Current CPU Blocking $t1
(lw, 3436, $t1, 1, 2, 470, )(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3436 $t1 on Line 470

Clock Cycle 3201:
 Current CPU Blocking $t1
(sw, 3420, 3440, 0, 0, 466, )(lw, 208, $t2, 0, 0, 469, )
Started sw 3420 3440 on Line 466
Completed 1/2
DRAM Request(Write) Issued for sw 2012 0 on Line 471

Clock Cycle 3202:
 Current CPU Blocking 
(sw, 3420, 3440, 1, 2, 466, )(lw, 208, $t2, 0, 0, 469, )(sw, 2012, 0, 0, 0, 471, )
Completed 2/2
Finished Instruction sw 3420 3440 on Line 466
DRAM Request(Read) Issued for lw 724 $t3 on Line 472

Clock Cycle 3203:
 Current CPU Blocking 
(lw, 208, $t2, 0, 0, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Started lw 208 $t2 on Line 469
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t1,3340
$t0 = 3340

Clock Cycle 3204:
 Current CPU Blocking 
(lw, 208, $t2, 1, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 2/22

Clock Cycle 3205:
 Current CPU Blocking $t3
(lw, 208, $t2, 2, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 3/22

Clock Cycle 3206:
 Current CPU Blocking $t3
(lw, 208, $t2, 3, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 4/22

Clock Cycle 3207:
 Current CPU Blocking $t3
(lw, 208, $t2, 4, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 5/22

Clock Cycle 3208:
 Current CPU Blocking $t3
(lw, 208, $t2, 5, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 6/22

Clock Cycle 3209:
 Current CPU Blocking $t3
(lw, 208, $t2, 6, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 7/22

Clock Cycle 3210:
 Current CPU Blocking $t3
(lw, 208, $t2, 7, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 8/22

Clock Cycle 3211:
 Current CPU Blocking $t3
(lw, 208, $t2, 8, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 9/22

Clock Cycle 3212:
 Current CPU Blocking $t3
(lw, 208, $t2, 9, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 10/22
Memory at 3420 = 3440

Clock Cycle 3213:
 Current CPU Blocking $t3
(lw, 208, $t2, 10, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 11/22

Clock Cycle 3214:
 Current CPU Blocking $t3
(lw, 208, $t2, 11, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 12/22

Clock Cycle 3215:
 Current CPU Blocking $t3
(lw, 208, $t2, 12, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 13/22

Clock Cycle 3216:
 Current CPU Blocking $t3
(lw, 208, $t2, 13, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 14/22

Clock Cycle 3217:
 Current CPU Blocking $t3
(lw, 208, $t2, 14, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 15/22

Clock Cycle 3218:
 Current CPU Blocking $t3
(lw, 208, $t2, 15, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 16/22

Clock Cycle 3219:
 Current CPU Blocking $t3
(lw, 208, $t2, 16, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 17/22

Clock Cycle 3220:
 Current CPU Blocking $t3
(lw, 208, $t2, 17, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 18/22

Clock Cycle 3221:
 Current CPU Blocking $t3
(lw, 208, $t2, 18, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 19/22

Clock Cycle 3222:
 Current CPU Blocking $t3
(lw, 208, $t2, 19, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 20/22

Clock Cycle 3223:
 Current CPU Blocking $t3
(lw, 208, $t2, 20, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 21/22

Clock Cycle 3224:
 Current CPU Blocking $t3
(lw, 208, $t2, 21, 22, 469, )(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 22/22
$t2 = 0
Finished Instruction lw 208 $t2 on Line 469

Clock Cycle 3225:
 Current CPU Blocking $t3
(lw, 724, $t3, 0, 0, 472, )(sw, 2012, 0, 0, 0, 471, )
Started lw 724 $t3 on Line 472
Completed 1/2

Clock Cycle 3226:
 Current CPU Blocking $t3
(lw, 724, $t3, 1, 2, 472, )(sw, 2012, 0, 0, 0, 471, )
Completed 2/2
$t3 = 0
Finished Instruction lw 724 $t3 on Line 472

Clock Cycle 3227:
 Current CPU Blocking $t3
(sw, 2012, 0, 0, 0, 471, )
Started sw 2012 0 on Line 471
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1916 0 on Line 474

Clock Cycle 3228:
 Current CPU Blocking 
(sw, 2012, 0, 1, 12, 471, )(sw, 1916, 0, 0, 0, 474, )
Completed 2/12
addi$t2,$t0,1088
$t2 = 4428

Clock Cycle 3229:
 Current CPU Blocking 
(sw, 2012, 0, 2, 12, 471, )(sw, 1916, 0, 0, 0, 474, )
Completed 3/12
addi$t3,$t4,24
$t3 = 24

Clock Cycle 3230:
 Current CPU Blocking 
(sw, 2012, 0, 3, 12, 471, )(sw, 1916, 0, 0, 0, 474, )
Completed 4/12
DRAM Request(Write) Issued for sw 3664 4428 on Line 477

Clock Cycle 3231:
 Current CPU Blocking 
(sw, 2012, 0, 4, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 3664, 4428, 0, 0, 477, )
Completed 5/12
DRAM Request(Write) Issued for sw 3548 0 on Line 478

Clock Cycle 3232:
 Current CPU Blocking 
(sw, 2012, 0, 5, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )
Completed 6/12
DRAM Request(Write) Issued for sw 888 24 on Line 479

Clock Cycle 3233:
 Current CPU Blocking 
(sw, 2012, 0, 6, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 7/12
DRAM Request(Read) Issued for lw 2136 $t0 on Line 480

Clock Cycle 3234:
 Current CPU Blocking 
(sw, 2012, 0, 7, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(lw, 2136, $t0, 0, 0, 480, )
Completed 8/12
DRAM Request(Write) Issued for sw 1212 0 on Line 481

Clock Cycle 3235:
 Current CPU Blocking 
(sw, 2012, 0, 8, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 1212, 0, 0, 0, 481, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(lw, 2136, $t0, 0, 0, 480, )
Completed 9/12
DRAM Request(Write) Issued for sw 2524 24 on Line 482

Clock Cycle 3236:
 Current CPU Blocking 
(sw, 2012, 0, 9, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 1212, 0, 0, 0, 481, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(lw, 2136, $t0, 0, 0, 480, )(sw, 2524, 24, 0, 0, 482, )
Completed 10/12
addi$t3,$t1,688
$t3 = 688

Clock Cycle 3237:
 Current CPU Blocking 
(sw, 2012, 0, 10, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 1212, 0, 0, 0, 481, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(lw, 2136, $t0, 0, 0, 480, )(sw, 2524, 24, 0, 0, 482, )
Completed 11/12

Clock Cycle 3238:
 Current CPU Blocking $t0
(sw, 2012, 0, 11, 12, 471, )(sw, 1916, 0, 0, 0, 474, )(sw, 1212, 0, 0, 0, 481, )(lw, 2136, $t0, 0, 0, 480, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(sw, 2524, 24, 0, 0, 482, )
Completed 12/12
Finished Instruction sw 2012 0 on Line 471

Clock Cycle 3239:
 Current CPU Blocking $t0
(sw, 1916, 0, 0, 0, 474, )(sw, 1212, 0, 0, 0, 481, )(lw, 2136, $t0, 0, 0, 480, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(sw, 2524, 24, 0, 0, 482, )
Started sw 1916 0 on Line 474
Completed 1/2

Clock Cycle 3240:
 Current CPU Blocking $t0
(sw, 1916, 0, 1, 2, 474, )(sw, 1212, 0, 0, 0, 481, )(lw, 2136, $t0, 0, 0, 480, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(sw, 2524, 24, 0, 0, 482, )
Completed 2/2
Finished Instruction sw 1916 0 on Line 474

Clock Cycle 3241:
 Current CPU Blocking $t0
(sw, 1212, 0, 0, 0, 481, )(lw, 2136, $t0, 0, 0, 480, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(sw, 2524, 24, 0, 0, 482, )
Started sw 1212 0 on Line 481
Completed 1/2

Clock Cycle 3242:
 Current CPU Blocking $t0
(sw, 1212, 0, 1, 2, 481, )(lw, 2136, $t0, 0, 0, 480, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(sw, 2524, 24, 0, 0, 482, )
Completed 2/2
Finished Instruction sw 1212 0 on Line 481

Clock Cycle 3243:
 Current CPU Blocking $t0
(lw, 2136, $t0, 0, 0, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Started lw 2136 $t0 on Line 480
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3244:
 Current CPU Blocking $t0
(lw, 2136, $t0, 1, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 2/22

Clock Cycle 3245:
 Current CPU Blocking $t0
(lw, 2136, $t0, 2, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 3/22

Clock Cycle 3246:
 Current CPU Blocking $t0
(lw, 2136, $t0, 3, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 4/22

Clock Cycle 3247:
 Current CPU Blocking $t0
(lw, 2136, $t0, 4, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 5/22

Clock Cycle 3248:
 Current CPU Blocking $t0
(lw, 2136, $t0, 5, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 6/22

Clock Cycle 3249:
 Current CPU Blocking $t0
(lw, 2136, $t0, 6, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 7/22

Clock Cycle 3250:
 Current CPU Blocking $t0
(lw, 2136, $t0, 7, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 8/22

Clock Cycle 3251:
 Current CPU Blocking $t0
(lw, 2136, $t0, 8, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 9/22

Clock Cycle 3252:
 Current CPU Blocking $t0
(lw, 2136, $t0, 9, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 10/22
Memory at 1212 = 0

Clock Cycle 3253:
 Current CPU Blocking $t0
(lw, 2136, $t0, 10, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 11/22

Clock Cycle 3254:
 Current CPU Blocking $t0
(lw, 2136, $t0, 11, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 12/22

Clock Cycle 3255:
 Current CPU Blocking $t0
(lw, 2136, $t0, 12, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 13/22

Clock Cycle 3256:
 Current CPU Blocking $t0
(lw, 2136, $t0, 13, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 14/22

Clock Cycle 3257:
 Current CPU Blocking $t0
(lw, 2136, $t0, 14, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 15/22

Clock Cycle 3258:
 Current CPU Blocking $t0
(lw, 2136, $t0, 15, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 16/22

Clock Cycle 3259:
 Current CPU Blocking $t0
(lw, 2136, $t0, 16, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 17/22

Clock Cycle 3260:
 Current CPU Blocking $t0
(lw, 2136, $t0, 17, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 18/22

Clock Cycle 3261:
 Current CPU Blocking $t0
(lw, 2136, $t0, 18, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 19/22

Clock Cycle 3262:
 Current CPU Blocking $t0
(lw, 2136, $t0, 19, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 20/22

Clock Cycle 3263:
 Current CPU Blocking $t0
(lw, 2136, $t0, 20, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 21/22

Clock Cycle 3264:
 Current CPU Blocking $t0
(lw, 2136, $t0, 21, 22, 480, )(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2136 $t0 on Line 480

Clock Cycle 3265:
 Current CPU Blocking $t0
(sw, 2524, 24, 0, 0, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )
Started sw 2524 24 on Line 482
Completed 1/2
DRAM Request(Read) Issued for lw 1692 $t0 on Line 484

Clock Cycle 3266:
 Current CPU Blocking 
(sw, 2524, 24, 1, 2, 482, )(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(sw, 888, 24, 0, 0, 479, )(lw, 1692, $t0, 0, 0, 484, )
Completed 2/2
Finished Instruction sw 2524 24 on Line 482

Clock Cycle 3267:
 Current CPU Blocking $t0
(sw, 3664, 4428, 0, 0, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Started sw 3664 4428 on Line 477
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3268:
 Current CPU Blocking $t0
(sw, 3664, 4428, 1, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 2/22

Clock Cycle 3269:
 Current CPU Blocking $t0
(sw, 3664, 4428, 2, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 3/22

Clock Cycle 3270:
 Current CPU Blocking $t0
(sw, 3664, 4428, 3, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 4/22

Clock Cycle 3271:
 Current CPU Blocking $t0
(sw, 3664, 4428, 4, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 5/22

Clock Cycle 3272:
 Current CPU Blocking $t0
(sw, 3664, 4428, 5, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 6/22

Clock Cycle 3273:
 Current CPU Blocking $t0
(sw, 3664, 4428, 6, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 7/22

Clock Cycle 3274:
 Current CPU Blocking $t0
(sw, 3664, 4428, 7, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 8/22

Clock Cycle 3275:
 Current CPU Blocking $t0
(sw, 3664, 4428, 8, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 9/22

Clock Cycle 3276:
 Current CPU Blocking $t0
(sw, 3664, 4428, 9, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 10/22
Memory at 2524 = 24

Clock Cycle 3277:
 Current CPU Blocking $t0
(sw, 3664, 4428, 10, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 11/22

Clock Cycle 3278:
 Current CPU Blocking $t0
(sw, 3664, 4428, 11, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 12/22

Clock Cycle 3279:
 Current CPU Blocking $t0
(sw, 3664, 4428, 12, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 13/22

Clock Cycle 3280:
 Current CPU Blocking $t0
(sw, 3664, 4428, 13, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 14/22

Clock Cycle 3281:
 Current CPU Blocking $t0
(sw, 3664, 4428, 14, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 15/22

Clock Cycle 3282:
 Current CPU Blocking $t0
(sw, 3664, 4428, 15, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 16/22

Clock Cycle 3283:
 Current CPU Blocking $t0
(sw, 3664, 4428, 16, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 17/22

Clock Cycle 3284:
 Current CPU Blocking $t0
(sw, 3664, 4428, 17, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 18/22

Clock Cycle 3285:
 Current CPU Blocking $t0
(sw, 3664, 4428, 18, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 19/22

Clock Cycle 3286:
 Current CPU Blocking $t0
(sw, 3664, 4428, 19, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 20/22

Clock Cycle 3287:
 Current CPU Blocking $t0
(sw, 3664, 4428, 20, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 21/22

Clock Cycle 3288:
 Current CPU Blocking $t0
(sw, 3664, 4428, 21, 22, 477, )(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 22/22
Finished Instruction sw 3664 4428 on Line 477

Clock Cycle 3289:
 Current CPU Blocking $t0
(sw, 3548, 0, 0, 0, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Started sw 3548 0 on Line 478
Completed 1/2

Clock Cycle 3290:
 Current CPU Blocking $t0
(sw, 3548, 0, 1, 2, 478, )(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 2/2
Finished Instruction sw 3548 0 on Line 478

Clock Cycle 3291:
 Current CPU Blocking $t0
(lw, 1692, $t0, 0, 0, 484, )(sw, 888, 24, 0, 0, 479, )
Started lw 1692 $t0 on Line 484
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3292:
 Current CPU Blocking $t0
(lw, 1692, $t0, 1, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 2/22

Clock Cycle 3293:
 Current CPU Blocking $t0
(lw, 1692, $t0, 2, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 3/22

Clock Cycle 3294:
 Current CPU Blocking $t0
(lw, 1692, $t0, 3, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 4/22

Clock Cycle 3295:
 Current CPU Blocking $t0
(lw, 1692, $t0, 4, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 5/22

Clock Cycle 3296:
 Current CPU Blocking $t0
(lw, 1692, $t0, 5, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 6/22

Clock Cycle 3297:
 Current CPU Blocking $t0
(lw, 1692, $t0, 6, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 7/22

Clock Cycle 3298:
 Current CPU Blocking $t0
(lw, 1692, $t0, 7, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 8/22

Clock Cycle 3299:
 Current CPU Blocking $t0
(lw, 1692, $t0, 8, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 9/22

Clock Cycle 3300:
 Current CPU Blocking $t0
(lw, 1692, $t0, 9, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 10/22
Memory at 3664 = 4428

Clock Cycle 3301:
 Current CPU Blocking $t0
(lw, 1692, $t0, 10, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 11/22

Clock Cycle 3302:
 Current CPU Blocking $t0
(lw, 1692, $t0, 11, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 12/22

Clock Cycle 3303:
 Current CPU Blocking $t0
(lw, 1692, $t0, 12, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 13/22

Clock Cycle 3304:
 Current CPU Blocking $t0
(lw, 1692, $t0, 13, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 14/22

Clock Cycle 3305:
 Current CPU Blocking $t0
(lw, 1692, $t0, 14, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 15/22

Clock Cycle 3306:
 Current CPU Blocking $t0
(lw, 1692, $t0, 15, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 16/22

Clock Cycle 3307:
 Current CPU Blocking $t0
(lw, 1692, $t0, 16, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 17/22

Clock Cycle 3308:
 Current CPU Blocking $t0
(lw, 1692, $t0, 17, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 18/22

Clock Cycle 3309:
 Current CPU Blocking $t0
(lw, 1692, $t0, 18, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 19/22

Clock Cycle 3310:
 Current CPU Blocking $t0
(lw, 1692, $t0, 19, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 20/22

Clock Cycle 3311:
 Current CPU Blocking $t0
(lw, 1692, $t0, 20, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 21/22

Clock Cycle 3312:
 Current CPU Blocking $t0
(lw, 1692, $t0, 21, 22, 484, )(sw, 888, 24, 0, 0, 479, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1692 $t0 on Line 484

Clock Cycle 3313:
 Current CPU Blocking $t0
(sw, 888, 24, 0, 0, 479, )
Started sw 888 24 on Line 479
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3932 $t0 on Line 485

Clock Cycle 3314:
 Current CPU Blocking 
(sw, 888, 24, 1, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 2/12

Clock Cycle 3315:
 Current CPU Blocking $t0
(sw, 888, 24, 2, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 3/12

Clock Cycle 3316:
 Current CPU Blocking $t0
(sw, 888, 24, 3, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 4/12

Clock Cycle 3317:
 Current CPU Blocking $t0
(sw, 888, 24, 4, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 5/12

Clock Cycle 3318:
 Current CPU Blocking $t0
(sw, 888, 24, 5, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 6/12

Clock Cycle 3319:
 Current CPU Blocking $t0
(sw, 888, 24, 6, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 7/12

Clock Cycle 3320:
 Current CPU Blocking $t0
(sw, 888, 24, 7, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 8/12

Clock Cycle 3321:
 Current CPU Blocking $t0
(sw, 888, 24, 8, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 9/12

Clock Cycle 3322:
 Current CPU Blocking $t0
(sw, 888, 24, 9, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 10/12

Clock Cycle 3323:
 Current CPU Blocking $t0
(sw, 888, 24, 10, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 11/12

Clock Cycle 3324:
 Current CPU Blocking $t0
(sw, 888, 24, 11, 12, 479, )(lw, 3932, $t0, 0, 0, 485, )
Completed 12/12
Finished Instruction sw 888 24 on Line 479

Clock Cycle 3325:
 Current CPU Blocking $t0
(lw, 3932, $t0, 0, 0, 485, )
Started lw 3932 $t0 on Line 485
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3326:
 Current CPU Blocking $t0
(lw, 3932, $t0, 1, 22, 485, )
Completed 2/22

Clock Cycle 3327:
 Current CPU Blocking $t0
(lw, 3932, $t0, 2, 22, 485, )
Completed 3/22

Clock Cycle 3328:
 Current CPU Blocking $t0
(lw, 3932, $t0, 3, 22, 485, )
Completed 4/22

Clock Cycle 3329:
 Current CPU Blocking $t0
(lw, 3932, $t0, 4, 22, 485, )
Completed 5/22

Clock Cycle 3330:
 Current CPU Blocking $t0
(lw, 3932, $t0, 5, 22, 485, )
Completed 6/22

Clock Cycle 3331:
 Current CPU Blocking $t0
(lw, 3932, $t0, 6, 22, 485, )
Completed 7/22

Clock Cycle 3332:
 Current CPU Blocking $t0
(lw, 3932, $t0, 7, 22, 485, )
Completed 8/22

Clock Cycle 3333:
 Current CPU Blocking $t0
(lw, 3932, $t0, 8, 22, 485, )
Completed 9/22

Clock Cycle 3334:
 Current CPU Blocking $t0
(lw, 3932, $t0, 9, 22, 485, )
Completed 10/22
Memory at 888 = 24

Clock Cycle 3335:
 Current CPU Blocking $t0
(lw, 3932, $t0, 10, 22, 485, )
Completed 11/22

Clock Cycle 3336:
 Current CPU Blocking $t0
(lw, 3932, $t0, 11, 22, 485, )
Completed 12/22

Clock Cycle 3337:
 Current CPU Blocking $t0
(lw, 3932, $t0, 12, 22, 485, )
Completed 13/22

Clock Cycle 3338:
 Current CPU Blocking $t0
(lw, 3932, $t0, 13, 22, 485, )
Completed 14/22

Clock Cycle 3339:
 Current CPU Blocking $t0
(lw, 3932, $t0, 14, 22, 485, )
Completed 15/22

Clock Cycle 3340:
 Current CPU Blocking $t0
(lw, 3932, $t0, 15, 22, 485, )
Completed 16/22

Clock Cycle 3341:
 Current CPU Blocking $t0
(lw, 3932, $t0, 16, 22, 485, )
Completed 17/22

Clock Cycle 3342:
 Current CPU Blocking $t0
(lw, 3932, $t0, 17, 22, 485, )
Completed 18/22

Clock Cycle 3343:
 Current CPU Blocking $t0
(lw, 3932, $t0, 18, 22, 485, )
Completed 19/22

Clock Cycle 3344:
 Current CPU Blocking $t0
(lw, 3932, $t0, 19, 22, 485, )
Completed 20/22

Clock Cycle 3345:
 Current CPU Blocking $t0
(lw, 3932, $t0, 20, 22, 485, )
Completed 21/22

Clock Cycle 3346:
 Current CPU Blocking $t0
(lw, 3932, $t0, 21, 22, 485, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3932 $t0 on Line 485

Clock Cycle 3347:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2512 0 on Line 486

Clock Cycle 3348:
 Current CPU Blocking 
(sw, 2512, 0, 0, 0, 486, )
Started sw 2512 0 on Line 486
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1008 0 on Line 487

Clock Cycle 3349:
 Current CPU Blocking 
(sw, 2512, 0, 1, 12, 486, )(sw, 1008, 0, 0, 0, 487, )
Completed 2/12
addi$t0,$t4,3652
$t0 = 3652

Clock Cycle 3350:
 Current CPU Blocking 
(sw, 2512, 0, 2, 12, 486, )(sw, 1008, 0, 0, 0, 487, )
Completed 3/12
DRAM Request(Write) Issued for sw 192 688 on Line 489

Clock Cycle 3351:
 Current CPU Blocking 
(sw, 2512, 0, 3, 12, 486, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 4/12
addi$t4,$t1,424
$t4 = 424

Clock Cycle 3352:
 Current CPU Blocking 
(sw, 2512, 0, 4, 12, 486, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 5/12
DRAM Request(Write) Issued for sw 1664 688 on Line 491

Clock Cycle 3353:
 Current CPU Blocking 
(sw, 2512, 0, 5, 12, 486, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(sw, 1664, 688, 0, 0, 491, )
Completed 6/12
DRAM Request(Read) Issued for lw 1576 $t0 on Line 492

Clock Cycle 3354:
 Current CPU Blocking 
(sw, 2512, 0, 6, 12, 486, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(sw, 1664, 688, 0, 0, 491, )(lw, 1576, $t0, 0, 0, 492, )
Completed 7/12

Clock Cycle 3355:
 Current CPU Blocking $t0
(sw, 2512, 0, 7, 12, 486, )(sw, 1664, 688, 0, 0, 491, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 1576, $t0, 0, 0, 492, )
Completed 8/12

Clock Cycle 3356:
 Current CPU Blocking $t0
(sw, 2512, 0, 8, 12, 486, )(sw, 1664, 688, 0, 0, 491, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 1576, $t0, 0, 0, 492, )
Completed 9/12

Clock Cycle 3357:
 Current CPU Blocking $t0
(sw, 2512, 0, 9, 12, 486, )(sw, 1664, 688, 0, 0, 491, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 1576, $t0, 0, 0, 492, )
Completed 10/12

Clock Cycle 3358:
 Current CPU Blocking $t0
(sw, 2512, 0, 10, 12, 486, )(sw, 1664, 688, 0, 0, 491, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 1576, $t0, 0, 0, 492, )
Completed 11/12

Clock Cycle 3359:
 Current CPU Blocking $t0
(sw, 2512, 0, 11, 12, 486, )(sw, 1664, 688, 0, 0, 491, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 1576, $t0, 0, 0, 492, )
Completed 12/12
Finished Instruction sw 2512 0 on Line 486

Clock Cycle 3360:
 Current CPU Blocking $t0
(sw, 1664, 688, 0, 0, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Started sw 1664 688 on Line 491
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3361:
 Current CPU Blocking $t0
(sw, 1664, 688, 1, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 2/22

Clock Cycle 3362:
 Current CPU Blocking $t0
(sw, 1664, 688, 2, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 3/22

Clock Cycle 3363:
 Current CPU Blocking $t0
(sw, 1664, 688, 3, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 4/22

Clock Cycle 3364:
 Current CPU Blocking $t0
(sw, 1664, 688, 4, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 5/22

Clock Cycle 3365:
 Current CPU Blocking $t0
(sw, 1664, 688, 5, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 6/22

Clock Cycle 3366:
 Current CPU Blocking $t0
(sw, 1664, 688, 6, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 7/22

Clock Cycle 3367:
 Current CPU Blocking $t0
(sw, 1664, 688, 7, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 8/22

Clock Cycle 3368:
 Current CPU Blocking $t0
(sw, 1664, 688, 8, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 9/22

Clock Cycle 3369:
 Current CPU Blocking $t0
(sw, 1664, 688, 9, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 10/22

Clock Cycle 3370:
 Current CPU Blocking $t0
(sw, 1664, 688, 10, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 11/22

Clock Cycle 3371:
 Current CPU Blocking $t0
(sw, 1664, 688, 11, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 12/22

Clock Cycle 3372:
 Current CPU Blocking $t0
(sw, 1664, 688, 12, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 13/22

Clock Cycle 3373:
 Current CPU Blocking $t0
(sw, 1664, 688, 13, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 14/22

Clock Cycle 3374:
 Current CPU Blocking $t0
(sw, 1664, 688, 14, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 15/22

Clock Cycle 3375:
 Current CPU Blocking $t0
(sw, 1664, 688, 15, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 16/22

Clock Cycle 3376:
 Current CPU Blocking $t0
(sw, 1664, 688, 16, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 17/22

Clock Cycle 3377:
 Current CPU Blocking $t0
(sw, 1664, 688, 17, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 18/22

Clock Cycle 3378:
 Current CPU Blocking $t0
(sw, 1664, 688, 18, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 19/22

Clock Cycle 3379:
 Current CPU Blocking $t0
(sw, 1664, 688, 19, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 20/22

Clock Cycle 3380:
 Current CPU Blocking $t0
(sw, 1664, 688, 20, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 21/22

Clock Cycle 3381:
 Current CPU Blocking $t0
(sw, 1664, 688, 21, 22, 491, )(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 22/22
Finished Instruction sw 1664 688 on Line 491

Clock Cycle 3382:
 Current CPU Blocking $t0
(lw, 1576, $t0, 0, 0, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Started lw 1576 $t0 on Line 492
Completed 1/2

Clock Cycle 3383:
 Current CPU Blocking $t0
(lw, 1576, $t0, 1, 2, 492, )(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1576 $t0 on Line 492

Clock Cycle 3384:
 Current CPU Blocking $t0
(sw, 1008, 0, 0, 0, 487, )(sw, 192, 688, 0, 0, 489, )
Started sw 1008 0 on Line 487
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3372 0 on Line 493

Clock Cycle 3385:
 Current CPU Blocking 
(sw, 1008, 0, 1, 22, 487, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )
Completed 2/22
DRAM Request(Read) Issued for lw 756 $t2 on Line 494

Clock Cycle 3386:
 Current CPU Blocking 
(sw, 1008, 0, 2, 22, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 756, $t2, 0, 0, 494, )(sw, 3372, 0, 0, 0, 493, )
Completed 3/22
DRAM Request(Read) Issued for lw 2832 $t0 on Line 495

Clock Cycle 3387:
 Current CPU Blocking 
(sw, 1008, 0, 3, 22, 487, )(sw, 192, 688, 0, 0, 489, )(lw, 756, $t2, 0, 0, 494, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 4/22

Clock Cycle 3388:
 Current CPU Blocking $t2
(sw, 1008, 0, 4, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 5/22

Clock Cycle 3389:
 Current CPU Blocking $t2
(sw, 1008, 0, 5, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 6/22

Clock Cycle 3390:
 Current CPU Blocking $t2
(sw, 1008, 0, 6, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 7/22

Clock Cycle 3391:
 Current CPU Blocking $t2
(sw, 1008, 0, 7, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 8/22

Clock Cycle 3392:
 Current CPU Blocking $t2
(sw, 1008, 0, 8, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 9/22

Clock Cycle 3393:
 Current CPU Blocking $t2
(sw, 1008, 0, 9, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 10/22
Memory at 1664 = 688

Clock Cycle 3394:
 Current CPU Blocking $t2
(sw, 1008, 0, 10, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 11/22

Clock Cycle 3395:
 Current CPU Blocking $t2
(sw, 1008, 0, 11, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 12/22

Clock Cycle 3396:
 Current CPU Blocking $t2
(sw, 1008, 0, 12, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 13/22

Clock Cycle 3397:
 Current CPU Blocking $t2
(sw, 1008, 0, 13, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 14/22

Clock Cycle 3398:
 Current CPU Blocking $t2
(sw, 1008, 0, 14, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 15/22

Clock Cycle 3399:
 Current CPU Blocking $t2
(sw, 1008, 0, 15, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 16/22

Clock Cycle 3400:
 Current CPU Blocking $t2
(sw, 1008, 0, 16, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 17/22

Clock Cycle 3401:
 Current CPU Blocking $t2
(sw, 1008, 0, 17, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 18/22

Clock Cycle 3402:
 Current CPU Blocking $t2
(sw, 1008, 0, 18, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 19/22

Clock Cycle 3403:
 Current CPU Blocking $t2
(sw, 1008, 0, 19, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 20/22

Clock Cycle 3404:
 Current CPU Blocking $t2
(sw, 1008, 0, 20, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 21/22

Clock Cycle 3405:
 Current CPU Blocking $t2
(sw, 1008, 0, 21, 22, 487, )(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 22/22
Finished Instruction sw 1008 0 on Line 487

Clock Cycle 3406:
 Current CPU Blocking $t2
(lw, 756, $t2, 0, 0, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Started lw 756 $t2 on Line 494
Completed 1/2

Clock Cycle 3407:
 Current CPU Blocking $t2
(lw, 756, $t2, 1, 2, 494, )(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 2/2
$t2 = 0
Finished Instruction lw 756 $t2 on Line 494

Clock Cycle 3408:
 Current CPU Blocking $t2
(sw, 192, 688, 0, 0, 489, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Started sw 192 688 on Line 489
Completed 1/2
DRAM Request(Read) Issued for lw 884 $t2 on Line 496

Clock Cycle 3409:
 Current CPU Blocking 
(sw, 192, 688, 1, 2, 489, )(lw, 884, $t2, 0, 0, 496, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 2/2
Finished Instruction sw 192 688 on Line 489

Clock Cycle 3410:
 Current CPU Blocking $t2
(lw, 884, $t2, 0, 0, 496, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Started lw 884 $t2 on Line 496
Completed 1/2

Clock Cycle 3411:
 Current CPU Blocking $t2
(lw, 884, $t2, 1, 2, 496, )(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 2/2
$t2 = 0
Finished Instruction lw 884 $t2 on Line 496

Clock Cycle 3412:
 Current CPU Blocking $t2
(sw, 3372, 0, 0, 0, 493, )(lw, 2832, $t0, 0, 0, 495, )
Started sw 3372 0 on Line 493
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3413:
 Current CPU Blocking $t0
(sw, 3372, 0, 1, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 2/22

Clock Cycle 3414:
 Current CPU Blocking $t0
(sw, 3372, 0, 2, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 3/22

Clock Cycle 3415:
 Current CPU Blocking $t0
(sw, 3372, 0, 3, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 4/22

Clock Cycle 3416:
 Current CPU Blocking $t0
(sw, 3372, 0, 4, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 5/22

Clock Cycle 3417:
 Current CPU Blocking $t0
(sw, 3372, 0, 5, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 6/22

Clock Cycle 3418:
 Current CPU Blocking $t0
(sw, 3372, 0, 6, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 7/22

Clock Cycle 3419:
 Current CPU Blocking $t0
(sw, 3372, 0, 7, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 8/22

Clock Cycle 3420:
 Current CPU Blocking $t0
(sw, 3372, 0, 8, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 9/22

Clock Cycle 3421:
 Current CPU Blocking $t0
(sw, 3372, 0, 9, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 10/22
Memory at 192 = 688

Clock Cycle 3422:
 Current CPU Blocking $t0
(sw, 3372, 0, 10, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 11/22

Clock Cycle 3423:
 Current CPU Blocking $t0
(sw, 3372, 0, 11, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 12/22

Clock Cycle 3424:
 Current CPU Blocking $t0
(sw, 3372, 0, 12, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 13/22

Clock Cycle 3425:
 Current CPU Blocking $t0
(sw, 3372, 0, 13, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 14/22

Clock Cycle 3426:
 Current CPU Blocking $t0
(sw, 3372, 0, 14, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 15/22

Clock Cycle 3427:
 Current CPU Blocking $t0
(sw, 3372, 0, 15, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 16/22

Clock Cycle 3428:
 Current CPU Blocking $t0
(sw, 3372, 0, 16, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 17/22

Clock Cycle 3429:
 Current CPU Blocking $t0
(sw, 3372, 0, 17, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 18/22

Clock Cycle 3430:
 Current CPU Blocking $t0
(sw, 3372, 0, 18, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 19/22

Clock Cycle 3431:
 Current CPU Blocking $t0
(sw, 3372, 0, 19, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 20/22

Clock Cycle 3432:
 Current CPU Blocking $t0
(sw, 3372, 0, 20, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 21/22

Clock Cycle 3433:
 Current CPU Blocking $t0
(sw, 3372, 0, 21, 22, 493, )(lw, 2832, $t0, 0, 0, 495, )
Completed 22/22
Finished Instruction sw 3372 0 on Line 493

Clock Cycle 3434:
 Current CPU Blocking $t0
(lw, 2832, $t0, 0, 0, 495, )
Started lw 2832 $t0 on Line 495
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3435:
 Current CPU Blocking $t0
(lw, 2832, $t0, 1, 22, 495, )
Completed 2/22

Clock Cycle 3436:
 Current CPU Blocking $t0
(lw, 2832, $t0, 2, 22, 495, )
Completed 3/22

Clock Cycle 3437:
 Current CPU Blocking $t0
(lw, 2832, $t0, 3, 22, 495, )
Completed 4/22

Clock Cycle 3438:
 Current CPU Blocking $t0
(lw, 2832, $t0, 4, 22, 495, )
Completed 5/22

Clock Cycle 3439:
 Current CPU Blocking $t0
(lw, 2832, $t0, 5, 22, 495, )
Completed 6/22

Clock Cycle 3440:
 Current CPU Blocking $t0
(lw, 2832, $t0, 6, 22, 495, )
Completed 7/22

Clock Cycle 3441:
 Current CPU Blocking $t0
(lw, 2832, $t0, 7, 22, 495, )
Completed 8/22

Clock Cycle 3442:
 Current CPU Blocking $t0
(lw, 2832, $t0, 8, 22, 495, )
Completed 9/22

Clock Cycle 3443:
 Current CPU Blocking $t0
(lw, 2832, $t0, 9, 22, 495, )
Completed 10/22

Clock Cycle 3444:
 Current CPU Blocking $t0
(lw, 2832, $t0, 10, 22, 495, )
Completed 11/22

Clock Cycle 3445:
 Current CPU Blocking $t0
(lw, 2832, $t0, 11, 22, 495, )
Completed 12/22

Clock Cycle 3446:
 Current CPU Blocking $t0
(lw, 2832, $t0, 12, 22, 495, )
Completed 13/22

Clock Cycle 3447:
 Current CPU Blocking $t0
(lw, 2832, $t0, 13, 22, 495, )
Completed 14/22

Clock Cycle 3448:
 Current CPU Blocking $t0
(lw, 2832, $t0, 14, 22, 495, )
Completed 15/22

Clock Cycle 3449:
 Current CPU Blocking $t0
(lw, 2832, $t0, 15, 22, 495, )
Completed 16/22

Clock Cycle 3450:
 Current CPU Blocking $t0
(lw, 2832, $t0, 16, 22, 495, )
Completed 17/22

Clock Cycle 3451:
 Current CPU Blocking $t0
(lw, 2832, $t0, 17, 22, 495, )
Completed 18/22

Clock Cycle 3452:
 Current CPU Blocking $t0
(lw, 2832, $t0, 18, 22, 495, )
Completed 19/22

Clock Cycle 3453:
 Current CPU Blocking $t0
(lw, 2832, $t0, 19, 22, 495, )
Completed 20/22

Clock Cycle 3454:
 Current CPU Blocking $t0
(lw, 2832, $t0, 20, 22, 495, )
Completed 21/22

Clock Cycle 3455:
 Current CPU Blocking $t0
(lw, 2832, $t0, 21, 22, 495, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2832 $t0 on Line 495

Clock Cycle 3456:
 Current CPU Blocking $t0

addi$t2,$t0,2480
$t2 = 2480

Clock Cycle 3457:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1832 0 on Line 498

Clock Cycle 3458:
 Current CPU Blocking 
(sw, 1832, 0, 0, 0, 498, )
Started sw 1832 0 on Line 498
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2436 $t4 on Line 499

Clock Cycle 3459:
 Current CPU Blocking 
(sw, 1832, 0, 1, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )
Completed 2/12
DRAM Request(Read) Issued for lw 144 $t3 on Line 500

Clock Cycle 3460:
 Current CPU Blocking 
(sw, 1832, 0, 2, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 3/12
addi$t1,$t0,516
$t1 = 516

Clock Cycle 3461:
 Current CPU Blocking 
(sw, 1832, 0, 3, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 4/12

Clock Cycle 3462:
 Current CPU Blocking $t4
(sw, 1832, 0, 4, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 5/12

Clock Cycle 3463:
 Current CPU Blocking $t4
(sw, 1832, 0, 5, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 6/12

Clock Cycle 3464:
 Current CPU Blocking $t4
(sw, 1832, 0, 6, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 7/12

Clock Cycle 3465:
 Current CPU Blocking $t4
(sw, 1832, 0, 7, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 8/12

Clock Cycle 3466:
 Current CPU Blocking $t4
(sw, 1832, 0, 8, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 9/12

Clock Cycle 3467:
 Current CPU Blocking $t4
(sw, 1832, 0, 9, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 10/12

Clock Cycle 3468:
 Current CPU Blocking $t4
(sw, 1832, 0, 10, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 11/12

Clock Cycle 3469:
 Current CPU Blocking $t4
(sw, 1832, 0, 11, 12, 498, )(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 12/12
Finished Instruction sw 1832 0 on Line 498

Clock Cycle 3470:
 Current CPU Blocking $t4
(lw, 2436, $t4, 0, 0, 499, )(lw, 144, $t3, 0, 0, 500, )
Started lw 2436 $t4 on Line 499
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3471:
 Current CPU Blocking $t4
(lw, 2436, $t4, 1, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 2/22

Clock Cycle 3472:
 Current CPU Blocking $t4
(lw, 2436, $t4, 2, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 3/22

Clock Cycle 3473:
 Current CPU Blocking $t4
(lw, 2436, $t4, 3, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 4/22

Clock Cycle 3474:
 Current CPU Blocking $t4
(lw, 2436, $t4, 4, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 5/22

Clock Cycle 3475:
 Current CPU Blocking $t4
(lw, 2436, $t4, 5, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 6/22

Clock Cycle 3476:
 Current CPU Blocking $t4
(lw, 2436, $t4, 6, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 7/22

Clock Cycle 3477:
 Current CPU Blocking $t4
(lw, 2436, $t4, 7, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 8/22

Clock Cycle 3478:
 Current CPU Blocking $t4
(lw, 2436, $t4, 8, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 9/22

Clock Cycle 3479:
 Current CPU Blocking $t4
(lw, 2436, $t4, 9, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 10/22

Clock Cycle 3480:
 Current CPU Blocking $t4
(lw, 2436, $t4, 10, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 11/22

Clock Cycle 3481:
 Current CPU Blocking $t4
(lw, 2436, $t4, 11, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 12/22

Clock Cycle 3482:
 Current CPU Blocking $t4
(lw, 2436, $t4, 12, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 13/22

Clock Cycle 3483:
 Current CPU Blocking $t4
(lw, 2436, $t4, 13, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 14/22

Clock Cycle 3484:
 Current CPU Blocking $t4
(lw, 2436, $t4, 14, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 15/22

Clock Cycle 3485:
 Current CPU Blocking $t4
(lw, 2436, $t4, 15, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 16/22

Clock Cycle 3486:
 Current CPU Blocking $t4
(lw, 2436, $t4, 16, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 17/22

Clock Cycle 3487:
 Current CPU Blocking $t4
(lw, 2436, $t4, 17, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 18/22

Clock Cycle 3488:
 Current CPU Blocking $t4
(lw, 2436, $t4, 18, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 19/22

Clock Cycle 3489:
 Current CPU Blocking $t4
(lw, 2436, $t4, 19, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 20/22

Clock Cycle 3490:
 Current CPU Blocking $t4
(lw, 2436, $t4, 20, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 21/22

Clock Cycle 3491:
 Current CPU Blocking $t4
(lw, 2436, $t4, 21, 22, 499, )(lw, 144, $t3, 0, 0, 500, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2436 $t4 on Line 499

Clock Cycle 3492:
 Current CPU Blocking $t4
(lw, 144, $t3, 0, 0, 500, )
Started lw 144 $t3 on Line 500
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1064 0 on Line 502

Clock Cycle 3493:
 Current CPU Blocking 
(lw, 144, $t3, 1, 12, 500, )(sw, 1064, 0, 0, 0, 502, )
Completed 2/12
addi$t4,$t2,3732
$t4 = 6212

Clock Cycle 3494:
 Current CPU Blocking 
(lw, 144, $t3, 2, 12, 500, )(sw, 1064, 0, 0, 0, 502, )
Completed 3/12
DRAM Request(Read) Issued for lw 484 $t4 on Line 504

Clock Cycle 3495:
 Current CPU Blocking 
(lw, 144, $t3, 3, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(sw, 1064, 0, 0, 0, 502, )
Completed 4/12
DRAM Request(Read) Issued for lw 820 $t1 on Line 505

Clock Cycle 3496:
 Current CPU Blocking 
(lw, 144, $t3, 4, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 5/12

Clock Cycle 3497:
 Current CPU Blocking $t3
(lw, 144, $t3, 5, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 6/12

Clock Cycle 3498:
 Current CPU Blocking $t3
(lw, 144, $t3, 6, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 7/12

Clock Cycle 3499:
 Current CPU Blocking $t3
(lw, 144, $t3, 7, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 8/12

Clock Cycle 3500:
 Current CPU Blocking $t3
(lw, 144, $t3, 8, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 9/12

Clock Cycle 3501:
 Current CPU Blocking $t3
(lw, 144, $t3, 9, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 10/12

Clock Cycle 3502:
 Current CPU Blocking $t3
(lw, 144, $t3, 10, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 11/12

Clock Cycle 3503:
 Current CPU Blocking $t3
(lw, 144, $t3, 11, 12, 500, )(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Completed 12/12
$t3 = 0
Finished Instruction lw 144 $t3 on Line 500

Clock Cycle 3504:
 Current CPU Blocking $t3
(lw, 484, $t4, 0, 0, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )
Started lw 484 $t4 on Line 504
Completed 1/2
DRAM Request(Write) Issued for sw 1060 0 on Line 506

Clock Cycle 3505:
 Current CPU Blocking 
(lw, 484, $t4, 1, 2, 504, )(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )(sw, 1060, 0, 0, 0, 506, )
Completed 2/2
$t4 = 0
Finished Instruction lw 484 $t4 on Line 504

Clock Cycle 3506:
 Current CPU Blocking $t4
(lw, 820, $t1, 0, 0, 505, )(sw, 1064, 0, 0, 0, 502, )(sw, 1060, 0, 0, 0, 506, )
Started lw 820 $t1 on Line 505
Completed 1/2
addi$t4,$t2,1548
$t4 = 4028

Clock Cycle 3507:
 Current CPU Blocking 
(lw, 820, $t1, 1, 2, 505, )(sw, 1064, 0, 0, 0, 502, )(sw, 1060, 0, 0, 0, 506, )
Completed 2/2
$t1 = 0
Finished Instruction lw 820 $t1 on Line 505
DRAM Request(Read) Issued for lw 2520 $t4 on Line 508

Clock Cycle 3508:
 Current CPU Blocking 
(sw, 1064, 0, 0, 0, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Started sw 1064 0 on Line 502
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t2,3488
$t3 = 5968

Clock Cycle 3509:
 Current CPU Blocking 
(sw, 1064, 0, 1, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 2/12

Clock Cycle 3510:
 Current CPU Blocking $t4
(sw, 1064, 0, 2, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 3/12

Clock Cycle 3511:
 Current CPU Blocking $t4
(sw, 1064, 0, 3, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 4/12

Clock Cycle 3512:
 Current CPU Blocking $t4
(sw, 1064, 0, 4, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 5/12

Clock Cycle 3513:
 Current CPU Blocking $t4
(sw, 1064, 0, 5, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 6/12

Clock Cycle 3514:
 Current CPU Blocking $t4
(sw, 1064, 0, 6, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 7/12

Clock Cycle 3515:
 Current CPU Blocking $t4
(sw, 1064, 0, 7, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 8/12

Clock Cycle 3516:
 Current CPU Blocking $t4
(sw, 1064, 0, 8, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 9/12

Clock Cycle 3517:
 Current CPU Blocking $t4
(sw, 1064, 0, 9, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 10/12

Clock Cycle 3518:
 Current CPU Blocking $t4
(sw, 1064, 0, 10, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 11/12

Clock Cycle 3519:
 Current CPU Blocking $t4
(sw, 1064, 0, 11, 12, 502, )(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 12/12
Finished Instruction sw 1064 0 on Line 502

Clock Cycle 3520:
 Current CPU Blocking $t4
(sw, 1060, 0, 0, 0, 506, )(lw, 2520, $t4, 0, 0, 508, )
Started sw 1060 0 on Line 506
Completed 1/2

Clock Cycle 3521:
 Current CPU Blocking $t4
(sw, 1060, 0, 1, 2, 506, )(lw, 2520, $t4, 0, 0, 508, )
Completed 2/2
Finished Instruction sw 1060 0 on Line 506

Clock Cycle 3522:
 Current CPU Blocking $t4
(lw, 2520, $t4, 0, 0, 508, )
Started lw 2520 $t4 on Line 508
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3523:
 Current CPU Blocking $t4
(lw, 2520, $t4, 1, 22, 508, )
Completed 2/22

Clock Cycle 3524:
 Current CPU Blocking $t4
(lw, 2520, $t4, 2, 22, 508, )
Completed 3/22

Clock Cycle 3525:
 Current CPU Blocking $t4
(lw, 2520, $t4, 3, 22, 508, )
Completed 4/22

Clock Cycle 3526:
 Current CPU Blocking $t4
(lw, 2520, $t4, 4, 22, 508, )
Completed 5/22

Clock Cycle 3527:
 Current CPU Blocking $t4
(lw, 2520, $t4, 5, 22, 508, )
Completed 6/22

Clock Cycle 3528:
 Current CPU Blocking $t4
(lw, 2520, $t4, 6, 22, 508, )
Completed 7/22

Clock Cycle 3529:
 Current CPU Blocking $t4
(lw, 2520, $t4, 7, 22, 508, )
Completed 8/22

Clock Cycle 3530:
 Current CPU Blocking $t4
(lw, 2520, $t4, 8, 22, 508, )
Completed 9/22

Clock Cycle 3531:
 Current CPU Blocking $t4
(lw, 2520, $t4, 9, 22, 508, )
Completed 10/22

Clock Cycle 3532:
 Current CPU Blocking $t4
(lw, 2520, $t4, 10, 22, 508, )
Completed 11/22

Clock Cycle 3533:
 Current CPU Blocking $t4
(lw, 2520, $t4, 11, 22, 508, )
Completed 12/22

Clock Cycle 3534:
 Current CPU Blocking $t4
(lw, 2520, $t4, 12, 22, 508, )
Completed 13/22

Clock Cycle 3535:
 Current CPU Blocking $t4
(lw, 2520, $t4, 13, 22, 508, )
Completed 14/22

Clock Cycle 3536:
 Current CPU Blocking $t4
(lw, 2520, $t4, 14, 22, 508, )
Completed 15/22

Clock Cycle 3537:
 Current CPU Blocking $t4
(lw, 2520, $t4, 15, 22, 508, )
Completed 16/22

Clock Cycle 3538:
 Current CPU Blocking $t4
(lw, 2520, $t4, 16, 22, 508, )
Completed 17/22

Clock Cycle 3539:
 Current CPU Blocking $t4
(lw, 2520, $t4, 17, 22, 508, )
Completed 18/22

Clock Cycle 3540:
 Current CPU Blocking $t4
(lw, 2520, $t4, 18, 22, 508, )
Completed 19/22

Clock Cycle 3541:
 Current CPU Blocking $t4
(lw, 2520, $t4, 19, 22, 508, )
Completed 20/22

Clock Cycle 3542:
 Current CPU Blocking $t4
(lw, 2520, $t4, 20, 22, 508, )
Completed 21/22

Clock Cycle 3543:
 Current CPU Blocking $t4
(lw, 2520, $t4, 21, 22, 508, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2520 $t4 on Line 508

Clock Cycle 3544:
 Current CPU Blocking $t4

addi$t4,$t4,932
$t4 = 932

Clock Cycle 3545:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2224 0 on Line 511

Clock Cycle 3546:
 Current CPU Blocking 
(sw, 2224, 0, 0, 0, 511, )
Started sw 2224 0 on Line 511
Completed 1/2
DRAM Request(Write) Issued for sw 3400 2480 on Line 512

Clock Cycle 3547:
 Current CPU Blocking 
(sw, 2224, 0, 1, 2, 511, )(sw, 3400, 2480, 0, 0, 512, )
Completed 2/2
Finished Instruction sw 2224 0 on Line 511
DRAM Request(Write) Issued for sw 3240 0 on Line 513

Clock Cycle 3548:
 Current CPU Blocking 
(sw, 3400, 2480, 0, 0, 512, )(sw, 3240, 0, 0, 0, 513, )
Started sw 3400 2480 on Line 512
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2868 2480 on Line 514

Clock Cycle 3549:
 Current CPU Blocking 
(sw, 3400, 2480, 1, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(sw, 2868, 2480, 0, 0, 514, )
Completed 2/22
DRAM Request(Read) Issued for lw 656 $t4 on Line 515

Clock Cycle 3550:
 Current CPU Blocking 
(sw, 3400, 2480, 2, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(sw, 2868, 2480, 0, 0, 514, )(lw, 656, $t4, 0, 0, 515, )
Completed 3/22
DRAM Request(Write) Issued for sw 60 5968 on Line 516

Clock Cycle 3551:
 Current CPU Blocking 
(sw, 3400, 2480, 3, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(sw, 2868, 2480, 0, 0, 514, )(lw, 656, $t4, 0, 0, 515, )(sw, 60, 5968, 0, 0, 516, )
Completed 4/22

Clock Cycle 3552:
 Current CPU Blocking $t4
(sw, 3400, 2480, 4, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 5/22

Clock Cycle 3553:
 Current CPU Blocking $t4
(sw, 3400, 2480, 5, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 6/22

Clock Cycle 3554:
 Current CPU Blocking $t4
(sw, 3400, 2480, 6, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 7/22

Clock Cycle 3555:
 Current CPU Blocking $t4
(sw, 3400, 2480, 7, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 8/22

Clock Cycle 3556:
 Current CPU Blocking $t4
(sw, 3400, 2480, 8, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 9/22

Clock Cycle 3557:
 Current CPU Blocking $t4
(sw, 3400, 2480, 9, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 10/22

Clock Cycle 3558:
 Current CPU Blocking $t4
(sw, 3400, 2480, 10, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 11/22

Clock Cycle 3559:
 Current CPU Blocking $t4
(sw, 3400, 2480, 11, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 12/22

Clock Cycle 3560:
 Current CPU Blocking $t4
(sw, 3400, 2480, 12, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 13/22

Clock Cycle 3561:
 Current CPU Blocking $t4
(sw, 3400, 2480, 13, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 14/22

Clock Cycle 3562:
 Current CPU Blocking $t4
(sw, 3400, 2480, 14, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 15/22

Clock Cycle 3563:
 Current CPU Blocking $t4
(sw, 3400, 2480, 15, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 16/22

Clock Cycle 3564:
 Current CPU Blocking $t4
(sw, 3400, 2480, 16, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 17/22

Clock Cycle 3565:
 Current CPU Blocking $t4
(sw, 3400, 2480, 17, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 18/22

Clock Cycle 3566:
 Current CPU Blocking $t4
(sw, 3400, 2480, 18, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 19/22

Clock Cycle 3567:
 Current CPU Blocking $t4
(sw, 3400, 2480, 19, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 20/22

Clock Cycle 3568:
 Current CPU Blocking $t4
(sw, 3400, 2480, 20, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 21/22

Clock Cycle 3569:
 Current CPU Blocking $t4
(sw, 3400, 2480, 21, 22, 512, )(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 22/22
Finished Instruction sw 3400 2480 on Line 512

Clock Cycle 3570:
 Current CPU Blocking $t4
(sw, 3240, 0, 0, 0, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Started sw 3240 0 on Line 513
Completed 1/2

Clock Cycle 3571:
 Current CPU Blocking $t4
(sw, 3240, 0, 1, 2, 513, )(lw, 656, $t4, 0, 0, 515, )(sw, 2868, 2480, 0, 0, 514, )(sw, 60, 5968, 0, 0, 516, )
Completed 2/2
Finished Instruction sw 3240 0 on Line 513

Clock Cycle 3572:
 Current CPU Blocking $t4
(lw, 656, $t4, 0, 0, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Started lw 656 $t4 on Line 515
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3573:
 Current CPU Blocking $t4
(lw, 656, $t4, 1, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 2/22

Clock Cycle 3574:
 Current CPU Blocking $t4
(lw, 656, $t4, 2, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 3/22

Clock Cycle 3575:
 Current CPU Blocking $t4
(lw, 656, $t4, 3, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 4/22

Clock Cycle 3576:
 Current CPU Blocking $t4
(lw, 656, $t4, 4, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 5/22

Clock Cycle 3577:
 Current CPU Blocking $t4
(lw, 656, $t4, 5, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 6/22

Clock Cycle 3578:
 Current CPU Blocking $t4
(lw, 656, $t4, 6, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 7/22

Clock Cycle 3579:
 Current CPU Blocking $t4
(lw, 656, $t4, 7, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 8/22

Clock Cycle 3580:
 Current CPU Blocking $t4
(lw, 656, $t4, 8, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 9/22

Clock Cycle 3581:
 Current CPU Blocking $t4
(lw, 656, $t4, 9, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 10/22
Memory at 3400 = 2480

Clock Cycle 3582:
 Current CPU Blocking $t4
(lw, 656, $t4, 10, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 11/22

Clock Cycle 3583:
 Current CPU Blocking $t4
(lw, 656, $t4, 11, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 12/22

Clock Cycle 3584:
 Current CPU Blocking $t4
(lw, 656, $t4, 12, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 13/22

Clock Cycle 3585:
 Current CPU Blocking $t4
(lw, 656, $t4, 13, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 14/22

Clock Cycle 3586:
 Current CPU Blocking $t4
(lw, 656, $t4, 14, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 15/22

Clock Cycle 3587:
 Current CPU Blocking $t4
(lw, 656, $t4, 15, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 16/22

Clock Cycle 3588:
 Current CPU Blocking $t4
(lw, 656, $t4, 16, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 17/22

Clock Cycle 3589:
 Current CPU Blocking $t4
(lw, 656, $t4, 17, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 18/22

Clock Cycle 3590:
 Current CPU Blocking $t4
(lw, 656, $t4, 18, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 19/22

Clock Cycle 3591:
 Current CPU Blocking $t4
(lw, 656, $t4, 19, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 20/22

Clock Cycle 3592:
 Current CPU Blocking $t4
(lw, 656, $t4, 20, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 21/22

Clock Cycle 3593:
 Current CPU Blocking $t4
(lw, 656, $t4, 21, 22, 515, )(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Completed 22/22
$t4 = 0
Finished Instruction lw 656 $t4 on Line 515

Clock Cycle 3594:
 Current CPU Blocking $t4
(sw, 60, 5968, 0, 0, 516, )(sw, 2868, 2480, 0, 0, 514, )
Started sw 60 5968 on Line 516
Completed 1/2
DRAM Request(Read) Issued for lw 1268 $t4 on Line 517

Clock Cycle 3595:
 Current CPU Blocking 
(sw, 60, 5968, 1, 2, 516, )(sw, 2868, 2480, 0, 0, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 2/2
Finished Instruction sw 60 5968 on Line 516
addi$t3,$t3,3996
$t3 = 9964

Clock Cycle 3596:
 Current CPU Blocking 
(sw, 2868, 2480, 0, 0, 514, )(lw, 1268, $t4, 0, 0, 517, )
Started sw 2868 2480 on Line 514
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3597:
 Current CPU Blocking $t4
(sw, 2868, 2480, 1, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 2/22

Clock Cycle 3598:
 Current CPU Blocking $t4
(sw, 2868, 2480, 2, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 3/22

Clock Cycle 3599:
 Current CPU Blocking $t4
(sw, 2868, 2480, 3, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 4/22

Clock Cycle 3600:
 Current CPU Blocking $t4
(sw, 2868, 2480, 4, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 5/22

Clock Cycle 3601:
 Current CPU Blocking $t4
(sw, 2868, 2480, 5, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 6/22

Clock Cycle 3602:
 Current CPU Blocking $t4
(sw, 2868, 2480, 6, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 7/22

Clock Cycle 3603:
 Current CPU Blocking $t4
(sw, 2868, 2480, 7, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 8/22

Clock Cycle 3604:
 Current CPU Blocking $t4
(sw, 2868, 2480, 8, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 9/22

Clock Cycle 3605:
 Current CPU Blocking $t4
(sw, 2868, 2480, 9, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 10/22
Memory at 60 = 5968

Clock Cycle 3606:
 Current CPU Blocking $t4
(sw, 2868, 2480, 10, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 11/22

Clock Cycle 3607:
 Current CPU Blocking $t4
(sw, 2868, 2480, 11, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 12/22

Clock Cycle 3608:
 Current CPU Blocking $t4
(sw, 2868, 2480, 12, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 13/22

Clock Cycle 3609:
 Current CPU Blocking $t4
(sw, 2868, 2480, 13, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 14/22

Clock Cycle 3610:
 Current CPU Blocking $t4
(sw, 2868, 2480, 14, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 15/22

Clock Cycle 3611:
 Current CPU Blocking $t4
(sw, 2868, 2480, 15, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 16/22

Clock Cycle 3612:
 Current CPU Blocking $t4
(sw, 2868, 2480, 16, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 17/22

Clock Cycle 3613:
 Current CPU Blocking $t4
(sw, 2868, 2480, 17, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 18/22

Clock Cycle 3614:
 Current CPU Blocking $t4
(sw, 2868, 2480, 18, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 19/22

Clock Cycle 3615:
 Current CPU Blocking $t4
(sw, 2868, 2480, 19, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 20/22

Clock Cycle 3616:
 Current CPU Blocking $t4
(sw, 2868, 2480, 20, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 21/22

Clock Cycle 3617:
 Current CPU Blocking $t4
(sw, 2868, 2480, 21, 22, 514, )(lw, 1268, $t4, 0, 0, 517, )
Completed 22/22
Finished Instruction sw 2868 2480 on Line 514

Clock Cycle 3618:
 Current CPU Blocking $t4
(lw, 1268, $t4, 0, 0, 517, )
Started lw 1268 $t4 on Line 517
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3619:
 Current CPU Blocking $t4
(lw, 1268, $t4, 1, 22, 517, )
Completed 2/22

Clock Cycle 3620:
 Current CPU Blocking $t4
(lw, 1268, $t4, 2, 22, 517, )
Completed 3/22

Clock Cycle 3621:
 Current CPU Blocking $t4
(lw, 1268, $t4, 3, 22, 517, )
Completed 4/22

Clock Cycle 3622:
 Current CPU Blocking $t4
(lw, 1268, $t4, 4, 22, 517, )
Completed 5/22

Clock Cycle 3623:
 Current CPU Blocking $t4
(lw, 1268, $t4, 5, 22, 517, )
Completed 6/22

Clock Cycle 3624:
 Current CPU Blocking $t4
(lw, 1268, $t4, 6, 22, 517, )
Completed 7/22

Clock Cycle 3625:
 Current CPU Blocking $t4
(lw, 1268, $t4, 7, 22, 517, )
Completed 8/22

Clock Cycle 3626:
 Current CPU Blocking $t4
(lw, 1268, $t4, 8, 22, 517, )
Completed 9/22

Clock Cycle 3627:
 Current CPU Blocking $t4
(lw, 1268, $t4, 9, 22, 517, )
Completed 10/22
Memory at 2868 = 2480

Clock Cycle 3628:
 Current CPU Blocking $t4
(lw, 1268, $t4, 10, 22, 517, )
Completed 11/22

Clock Cycle 3629:
 Current CPU Blocking $t4
(lw, 1268, $t4, 11, 22, 517, )
Completed 12/22

Clock Cycle 3630:
 Current CPU Blocking $t4
(lw, 1268, $t4, 12, 22, 517, )
Completed 13/22

Clock Cycle 3631:
 Current CPU Blocking $t4
(lw, 1268, $t4, 13, 22, 517, )
Completed 14/22

Clock Cycle 3632:
 Current CPU Blocking $t4
(lw, 1268, $t4, 14, 22, 517, )
Completed 15/22

Clock Cycle 3633:
 Current CPU Blocking $t4
(lw, 1268, $t4, 15, 22, 517, )
Completed 16/22

Clock Cycle 3634:
 Current CPU Blocking $t4
(lw, 1268, $t4, 16, 22, 517, )
Completed 17/22

Clock Cycle 3635:
 Current CPU Blocking $t4
(lw, 1268, $t4, 17, 22, 517, )
Completed 18/22

Clock Cycle 3636:
 Current CPU Blocking $t4
(lw, 1268, $t4, 18, 22, 517, )
Completed 19/22

Clock Cycle 3637:
 Current CPU Blocking $t4
(lw, 1268, $t4, 19, 22, 517, )
Completed 20/22

Clock Cycle 3638:
 Current CPU Blocking $t4
(lw, 1268, $t4, 20, 22, 517, )
Completed 21/22

Clock Cycle 3639:
 Current CPU Blocking $t4
(lw, 1268, $t4, 21, 22, 517, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1268 $t4 on Line 517

Clock Cycle 3640:
 Current CPU Blocking $t4

addi$t1,$t4,1172
$t1 = 1172

Clock Cycle 3641:
 Current CPU Blocking 

addi$t1,$t1,1280
$t1 = 2452

Clock Cycle 3642:
 Current CPU Blocking 

addi$t2,$t0,1104
$t2 = 1104

Clock Cycle 3643:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2824 9964 on Line 522

Clock Cycle 3644:
 Current CPU Blocking 
(sw, 2824, 9964, 0, 0, 522, )
Started sw 2824 9964 on Line 522
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 716 $t4 on Line 523

Clock Cycle 3645:
 Current CPU Blocking 
(sw, 2824, 9964, 1, 12, 522, )(lw, 716, $t4, 0, 0, 523, )
Completed 2/12
DRAM Request(Write) Issued for sw 2044 1104 on Line 524

Clock Cycle 3646:
 Current CPU Blocking 
(sw, 2824, 9964, 2, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 3/12
addi$t3,$t1,1520
$t3 = 3972

Clock Cycle 3647:
 Current CPU Blocking 
(sw, 2824, 9964, 3, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 4/12

Clock Cycle 3648:
 Current CPU Blocking $t4
(sw, 2824, 9964, 4, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 5/12

Clock Cycle 3649:
 Current CPU Blocking $t4
(sw, 2824, 9964, 5, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 6/12

Clock Cycle 3650:
 Current CPU Blocking $t4
(sw, 2824, 9964, 6, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 7/12

Clock Cycle 3651:
 Current CPU Blocking $t4
(sw, 2824, 9964, 7, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 8/12

Clock Cycle 3652:
 Current CPU Blocking $t4
(sw, 2824, 9964, 8, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 9/12

Clock Cycle 3653:
 Current CPU Blocking $t4
(sw, 2824, 9964, 9, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 10/12

Clock Cycle 3654:
 Current CPU Blocking $t4
(sw, 2824, 9964, 10, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 11/12

Clock Cycle 3655:
 Current CPU Blocking $t4
(sw, 2824, 9964, 11, 12, 522, )(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 12/12
Finished Instruction sw 2824 9964 on Line 522

Clock Cycle 3656:
 Current CPU Blocking $t4
(lw, 716, $t4, 0, 0, 523, )(sw, 2044, 1104, 0, 0, 524, )
Started lw 716 $t4 on Line 523
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3657:
 Current CPU Blocking $t4
(lw, 716, $t4, 1, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 2/22

Clock Cycle 3658:
 Current CPU Blocking $t4
(lw, 716, $t4, 2, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 3/22

Clock Cycle 3659:
 Current CPU Blocking $t4
(lw, 716, $t4, 3, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 4/22

Clock Cycle 3660:
 Current CPU Blocking $t4
(lw, 716, $t4, 4, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 5/22

Clock Cycle 3661:
 Current CPU Blocking $t4
(lw, 716, $t4, 5, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 6/22

Clock Cycle 3662:
 Current CPU Blocking $t4
(lw, 716, $t4, 6, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 7/22

Clock Cycle 3663:
 Current CPU Blocking $t4
(lw, 716, $t4, 7, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 8/22

Clock Cycle 3664:
 Current CPU Blocking $t4
(lw, 716, $t4, 8, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 9/22

Clock Cycle 3665:
 Current CPU Blocking $t4
(lw, 716, $t4, 9, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 10/22
Memory at 2824 = 9964

Clock Cycle 3666:
 Current CPU Blocking $t4
(lw, 716, $t4, 10, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 11/22

Clock Cycle 3667:
 Current CPU Blocking $t4
(lw, 716, $t4, 11, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 12/22

Clock Cycle 3668:
 Current CPU Blocking $t4
(lw, 716, $t4, 12, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 13/22

Clock Cycle 3669:
 Current CPU Blocking $t4
(lw, 716, $t4, 13, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 14/22

Clock Cycle 3670:
 Current CPU Blocking $t4
(lw, 716, $t4, 14, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 15/22

Clock Cycle 3671:
 Current CPU Blocking $t4
(lw, 716, $t4, 15, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 16/22

Clock Cycle 3672:
 Current CPU Blocking $t4
(lw, 716, $t4, 16, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 17/22

Clock Cycle 3673:
 Current CPU Blocking $t4
(lw, 716, $t4, 17, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 18/22

Clock Cycle 3674:
 Current CPU Blocking $t4
(lw, 716, $t4, 18, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 19/22

Clock Cycle 3675:
 Current CPU Blocking $t4
(lw, 716, $t4, 19, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 20/22

Clock Cycle 3676:
 Current CPU Blocking $t4
(lw, 716, $t4, 20, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 21/22

Clock Cycle 3677:
 Current CPU Blocking $t4
(lw, 716, $t4, 21, 22, 523, )(sw, 2044, 1104, 0, 0, 524, )
Completed 22/22
$t4 = 0
Finished Instruction lw 716 $t4 on Line 523

Clock Cycle 3678:
 Current CPU Blocking $t4
(sw, 2044, 1104, 0, 0, 524, )
Started sw 2044 1104 on Line 524
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3776 $t4 on Line 526

Clock Cycle 3679:
 Current CPU Blocking 
(sw, 2044, 1104, 1, 12, 524, )(lw, 3776, $t4, 0, 0, 526, )
Completed 2/12
DRAM Request(Write) Issued for sw 1832 2452 on Line 527

Clock Cycle 3680:
 Current CPU Blocking 
(sw, 2044, 1104, 2, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 3776, $t4, 0, 0, 526, )
Completed 3/12
DRAM Request(Read) Issued for lw 2352 $t2 on Line 528

Clock Cycle 3681:
 Current CPU Blocking 
(sw, 2044, 1104, 3, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 3776, $t4, 0, 0, 526, )(lw, 2352, $t2, 0, 0, 528, )
Completed 4/12

Clock Cycle 3682:
 Current CPU Blocking $t2
(sw, 2044, 1104, 4, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 5/12

Clock Cycle 3683:
 Current CPU Blocking $t2
(sw, 2044, 1104, 5, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 6/12

Clock Cycle 3684:
 Current CPU Blocking $t2
(sw, 2044, 1104, 6, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 7/12

Clock Cycle 3685:
 Current CPU Blocking $t2
(sw, 2044, 1104, 7, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 8/12

Clock Cycle 3686:
 Current CPU Blocking $t2
(sw, 2044, 1104, 8, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 9/12

Clock Cycle 3687:
 Current CPU Blocking $t2
(sw, 2044, 1104, 9, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 10/12

Clock Cycle 3688:
 Current CPU Blocking $t2
(sw, 2044, 1104, 10, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 11/12

Clock Cycle 3689:
 Current CPU Blocking $t2
(sw, 2044, 1104, 11, 12, 524, )(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 12/12
Finished Instruction sw 2044 1104 on Line 524

Clock Cycle 3690:
 Current CPU Blocking $t2
(sw, 1832, 2452, 0, 0, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Started sw 1832 2452 on Line 527
Completed 1/2

Clock Cycle 3691:
 Current CPU Blocking $t2
(sw, 1832, 2452, 1, 2, 527, )(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 2/2
Finished Instruction sw 1832 2452 on Line 527

Clock Cycle 3692:
 Current CPU Blocking $t2
(lw, 2352, $t2, 0, 0, 528, )(lw, 3776, $t4, 0, 0, 526, )
Started lw 2352 $t2 on Line 528
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3693:
 Current CPU Blocking $t2
(lw, 2352, $t2, 1, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 2/22

Clock Cycle 3694:
 Current CPU Blocking $t2
(lw, 2352, $t2, 2, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 3/22

Clock Cycle 3695:
 Current CPU Blocking $t2
(lw, 2352, $t2, 3, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 4/22

Clock Cycle 3696:
 Current CPU Blocking $t2
(lw, 2352, $t2, 4, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 5/22

Clock Cycle 3697:
 Current CPU Blocking $t2
(lw, 2352, $t2, 5, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 6/22

Clock Cycle 3698:
 Current CPU Blocking $t2
(lw, 2352, $t2, 6, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 7/22

Clock Cycle 3699:
 Current CPU Blocking $t2
(lw, 2352, $t2, 7, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 8/22

Clock Cycle 3700:
 Current CPU Blocking $t2
(lw, 2352, $t2, 8, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 9/22

Clock Cycle 3701:
 Current CPU Blocking $t2
(lw, 2352, $t2, 9, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 10/22
Memory at 1832 = 2452
Memory at 2044 = 1104

Clock Cycle 3702:
 Current CPU Blocking $t2
(lw, 2352, $t2, 10, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 11/22

Clock Cycle 3703:
 Current CPU Blocking $t2
(lw, 2352, $t2, 11, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 12/22

Clock Cycle 3704:
 Current CPU Blocking $t2
(lw, 2352, $t2, 12, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 13/22

Clock Cycle 3705:
 Current CPU Blocking $t2
(lw, 2352, $t2, 13, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 14/22

Clock Cycle 3706:
 Current CPU Blocking $t2
(lw, 2352, $t2, 14, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 15/22

Clock Cycle 3707:
 Current CPU Blocking $t2
(lw, 2352, $t2, 15, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 16/22

Clock Cycle 3708:
 Current CPU Blocking $t2
(lw, 2352, $t2, 16, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 17/22

Clock Cycle 3709:
 Current CPU Blocking $t2
(lw, 2352, $t2, 17, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 18/22

Clock Cycle 3710:
 Current CPU Blocking $t2
(lw, 2352, $t2, 18, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 19/22

Clock Cycle 3711:
 Current CPU Blocking $t2
(lw, 2352, $t2, 19, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 20/22

Clock Cycle 3712:
 Current CPU Blocking $t2
(lw, 2352, $t2, 20, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 21/22

Clock Cycle 3713:
 Current CPU Blocking $t2
(lw, 2352, $t2, 21, 22, 528, )(lw, 3776, $t4, 0, 0, 526, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2352 $t2 on Line 528

Clock Cycle 3714:
 Current CPU Blocking $t2
(lw, 3776, $t4, 0, 0, 526, )
Started lw 3776 $t4 on Line 526
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t0,696
$t2 = 696

Clock Cycle 3715:
 Current CPU Blocking 
(lw, 3776, $t4, 1, 12, 526, )
Completed 2/12
addi$t3,$t1,868
$t3 = 3320

Clock Cycle 3716:
 Current CPU Blocking 
(lw, 3776, $t4, 2, 12, 526, )
Completed 3/12

Clock Cycle 3717:
 Current CPU Blocking $t4
(lw, 3776, $t4, 3, 12, 526, )
Completed 4/12

Clock Cycle 3718:
 Current CPU Blocking $t4
(lw, 3776, $t4, 4, 12, 526, )
Completed 5/12

Clock Cycle 3719:
 Current CPU Blocking $t4
(lw, 3776, $t4, 5, 12, 526, )
Completed 6/12

Clock Cycle 3720:
 Current CPU Blocking $t4
(lw, 3776, $t4, 6, 12, 526, )
Completed 7/12

Clock Cycle 3721:
 Current CPU Blocking $t4
(lw, 3776, $t4, 7, 12, 526, )
Completed 8/12

Clock Cycle 3722:
 Current CPU Blocking $t4
(lw, 3776, $t4, 8, 12, 526, )
Completed 9/12

Clock Cycle 3723:
 Current CPU Blocking $t4
(lw, 3776, $t4, 9, 12, 526, )
Completed 10/12

Clock Cycle 3724:
 Current CPU Blocking $t4
(lw, 3776, $t4, 10, 12, 526, )
Completed 11/12

Clock Cycle 3725:
 Current CPU Blocking $t4
(lw, 3776, $t4, 11, 12, 526, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3776 $t4 on Line 526

Clock Cycle 3726:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 3044 0 on Line 531

Clock Cycle 3727:
 Current CPU Blocking 
(sw, 3044, 0, 0, 0, 531, )
Started sw 3044 0 on Line 531
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t2,940
$t4 = 1636

Clock Cycle 3728:
 Current CPU Blocking 
(sw, 3044, 0, 1, 12, 531, )
Completed 2/12
DRAM Request(Read) Issued for lw 1828 $t2 on Line 533

Clock Cycle 3729:
 Current CPU Blocking 
(sw, 3044, 0, 2, 12, 531, )(lw, 1828, $t2, 0, 0, 533, )
Completed 3/12
DRAM Request(Write) Issued for sw 884 0 on Line 534

Clock Cycle 3730:
 Current CPU Blocking 
(sw, 3044, 0, 3, 12, 531, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )
Completed 4/12
addi$t0,$t1,2328
$t0 = 4780

Clock Cycle 3731:
 Current CPU Blocking 
(sw, 3044, 0, 4, 12, 531, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )
Completed 5/12
DRAM Request(Read) Issued for lw 2048 $t4 on Line 536

Clock Cycle 3732:
 Current CPU Blocking 
(sw, 3044, 0, 5, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )
Completed 6/12
DRAM Request(Write) Issued for sw 344 3320 on Line 537

Clock Cycle 3733:
 Current CPU Blocking 
(sw, 3044, 0, 6, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 7/12
DRAM Request(Read) Issued for lw 1516 $t1 on Line 538

Clock Cycle 3734:
 Current CPU Blocking 
(sw, 3044, 0, 7, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 8/12

Clock Cycle 3735:
 Current CPU Blocking $t2
(sw, 3044, 0, 8, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 9/12

Clock Cycle 3736:
 Current CPU Blocking $t2
(sw, 3044, 0, 9, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 10/12

Clock Cycle 3737:
 Current CPU Blocking $t2
(sw, 3044, 0, 10, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 11/12

Clock Cycle 3738:
 Current CPU Blocking $t2
(sw, 3044, 0, 11, 12, 531, )(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 12/12
Finished Instruction sw 3044 0 on Line 531

Clock Cycle 3739:
 Current CPU Blocking $t2
(lw, 2048, $t4, 0, 0, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Started lw 2048 $t4 on Line 536
Completed 1/2

Clock Cycle 3740:
 Current CPU Blocking $t2
(lw, 2048, $t4, 1, 2, 536, )(lw, 1828, $t2, 0, 0, 533, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 1516, $t1, 0, 0, 538, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2048 $t4 on Line 536

Clock Cycle 3741:
 Current CPU Blocking $t2
(lw, 1828, $t2, 0, 0, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Started lw 1828 $t2 on Line 533
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3742:
 Current CPU Blocking $t2
(lw, 1828, $t2, 1, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 2/22

Clock Cycle 3743:
 Current CPU Blocking $t2
(lw, 1828, $t2, 2, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 3/22

Clock Cycle 3744:
 Current CPU Blocking $t2
(lw, 1828, $t2, 3, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 4/22

Clock Cycle 3745:
 Current CPU Blocking $t2
(lw, 1828, $t2, 4, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 5/22

Clock Cycle 3746:
 Current CPU Blocking $t2
(lw, 1828, $t2, 5, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 6/22

Clock Cycle 3747:
 Current CPU Blocking $t2
(lw, 1828, $t2, 6, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 7/22

Clock Cycle 3748:
 Current CPU Blocking $t2
(lw, 1828, $t2, 7, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 8/22

Clock Cycle 3749:
 Current CPU Blocking $t2
(lw, 1828, $t2, 8, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 9/22

Clock Cycle 3750:
 Current CPU Blocking $t2
(lw, 1828, $t2, 9, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 10/22

Clock Cycle 3751:
 Current CPU Blocking $t2
(lw, 1828, $t2, 10, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 11/22

Clock Cycle 3752:
 Current CPU Blocking $t2
(lw, 1828, $t2, 11, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 12/22

Clock Cycle 3753:
 Current CPU Blocking $t2
(lw, 1828, $t2, 12, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 13/22

Clock Cycle 3754:
 Current CPU Blocking $t2
(lw, 1828, $t2, 13, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 14/22

Clock Cycle 3755:
 Current CPU Blocking $t2
(lw, 1828, $t2, 14, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 15/22

Clock Cycle 3756:
 Current CPU Blocking $t2
(lw, 1828, $t2, 15, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 16/22

Clock Cycle 3757:
 Current CPU Blocking $t2
(lw, 1828, $t2, 16, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 17/22

Clock Cycle 3758:
 Current CPU Blocking $t2
(lw, 1828, $t2, 17, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 18/22

Clock Cycle 3759:
 Current CPU Blocking $t2
(lw, 1828, $t2, 18, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 19/22

Clock Cycle 3760:
 Current CPU Blocking $t2
(lw, 1828, $t2, 19, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 20/22

Clock Cycle 3761:
 Current CPU Blocking $t2
(lw, 1828, $t2, 20, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 21/22

Clock Cycle 3762:
 Current CPU Blocking $t2
(lw, 1828, $t2, 21, 22, 533, )(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1828 $t2 on Line 533

Clock Cycle 3763:
 Current CPU Blocking $t2
(lw, 1516, $t1, 0, 0, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )
Started lw 1516 $t1 on Line 538
Completed 1/2
DRAM Request(Read) Issued for lw 3468 $t2 on Line 539

Clock Cycle 3764:
 Current CPU Blocking 
(lw, 1516, $t1, 1, 2, 538, )(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 2/2
$t1 = 2964
Finished Instruction lw 1516 $t1 on Line 538

Clock Cycle 3765:
 Current CPU Blocking $t2
(sw, 884, 0, 0, 0, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Started sw 884 0 on Line 534
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3766:
 Current CPU Blocking $t2
(sw, 884, 0, 1, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 2/12

Clock Cycle 3767:
 Current CPU Blocking $t2
(sw, 884, 0, 2, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 3/12

Clock Cycle 3768:
 Current CPU Blocking $t2
(sw, 884, 0, 3, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 4/12

Clock Cycle 3769:
 Current CPU Blocking $t2
(sw, 884, 0, 4, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 5/12

Clock Cycle 3770:
 Current CPU Blocking $t2
(sw, 884, 0, 5, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 6/12

Clock Cycle 3771:
 Current CPU Blocking $t2
(sw, 884, 0, 6, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 7/12

Clock Cycle 3772:
 Current CPU Blocking $t2
(sw, 884, 0, 7, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 8/12

Clock Cycle 3773:
 Current CPU Blocking $t2
(sw, 884, 0, 8, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 9/12

Clock Cycle 3774:
 Current CPU Blocking $t2
(sw, 884, 0, 9, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 10/12

Clock Cycle 3775:
 Current CPU Blocking $t2
(sw, 884, 0, 10, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 11/12

Clock Cycle 3776:
 Current CPU Blocking $t2
(sw, 884, 0, 11, 12, 534, )(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 12/12
Finished Instruction sw 884 0 on Line 534

Clock Cycle 3777:
 Current CPU Blocking $t2
(sw, 344, 3320, 0, 0, 537, )(lw, 3468, $t2, 0, 0, 539, )
Started sw 344 3320 on Line 537
Completed 1/2

Clock Cycle 3778:
 Current CPU Blocking $t2
(sw, 344, 3320, 1, 2, 537, )(lw, 3468, $t2, 0, 0, 539, )
Completed 2/2
Finished Instruction sw 344 3320 on Line 537

Clock Cycle 3779:
 Current CPU Blocking $t2
(lw, 3468, $t2, 0, 0, 539, )
Started lw 3468 $t2 on Line 539
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3780:
 Current CPU Blocking $t2
(lw, 3468, $t2, 1, 22, 539, )
Completed 2/22

Clock Cycle 3781:
 Current CPU Blocking $t2
(lw, 3468, $t2, 2, 22, 539, )
Completed 3/22

Clock Cycle 3782:
 Current CPU Blocking $t2
(lw, 3468, $t2, 3, 22, 539, )
Completed 4/22

Clock Cycle 3783:
 Current CPU Blocking $t2
(lw, 3468, $t2, 4, 22, 539, )
Completed 5/22

Clock Cycle 3784:
 Current CPU Blocking $t2
(lw, 3468, $t2, 5, 22, 539, )
Completed 6/22

Clock Cycle 3785:
 Current CPU Blocking $t2
(lw, 3468, $t2, 6, 22, 539, )
Completed 7/22

Clock Cycle 3786:
 Current CPU Blocking $t2
(lw, 3468, $t2, 7, 22, 539, )
Completed 8/22

Clock Cycle 3787:
 Current CPU Blocking $t2
(lw, 3468, $t2, 8, 22, 539, )
Completed 9/22

Clock Cycle 3788:
 Current CPU Blocking $t2
(lw, 3468, $t2, 9, 22, 539, )
Completed 10/22
Memory at 344 = 3320

Clock Cycle 3789:
 Current CPU Blocking $t2
(lw, 3468, $t2, 10, 22, 539, )
Completed 11/22

Clock Cycle 3790:
 Current CPU Blocking $t2
(lw, 3468, $t2, 11, 22, 539, )
Completed 12/22

Clock Cycle 3791:
 Current CPU Blocking $t2
(lw, 3468, $t2, 12, 22, 539, )
Completed 13/22

Clock Cycle 3792:
 Current CPU Blocking $t2
(lw, 3468, $t2, 13, 22, 539, )
Completed 14/22

Clock Cycle 3793:
 Current CPU Blocking $t2
(lw, 3468, $t2, 14, 22, 539, )
Completed 15/22

Clock Cycle 3794:
 Current CPU Blocking $t2
(lw, 3468, $t2, 15, 22, 539, )
Completed 16/22

Clock Cycle 3795:
 Current CPU Blocking $t2
(lw, 3468, $t2, 16, 22, 539, )
Completed 17/22

Clock Cycle 3796:
 Current CPU Blocking $t2
(lw, 3468, $t2, 17, 22, 539, )
Completed 18/22

Clock Cycle 3797:
 Current CPU Blocking $t2
(lw, 3468, $t2, 18, 22, 539, )
Completed 19/22

Clock Cycle 3798:
 Current CPU Blocking $t2
(lw, 3468, $t2, 19, 22, 539, )
Completed 20/22

Clock Cycle 3799:
 Current CPU Blocking $t2
(lw, 3468, $t2, 20, 22, 539, )
Completed 21/22

Clock Cycle 3800:
 Current CPU Blocking $t2
(lw, 3468, $t2, 21, 22, 539, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3468 $t2 on Line 539

Clock Cycle 3801:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 352 0 on Line 540

Clock Cycle 3802:
 Current CPU Blocking 
(sw, 352, 0, 0, 0, 540, )
Started sw 352 0 on Line 540
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t0,1884
$t4 = 6664

Clock Cycle 3803:
 Current CPU Blocking 
(sw, 352, 0, 1, 12, 540, )
Completed 2/12
addi$t0,$t0,1784
$t0 = 6564

Clock Cycle 3804:
 Current CPU Blocking 
(sw, 352, 0, 2, 12, 540, )
Completed 3/12
addi$t4,$t2,3368
$t4 = 3368

Clock Cycle 3805:
 Current CPU Blocking 
(sw, 352, 0, 3, 12, 540, )
Completed 4/12
DRAM Request(Read) Issued for lw 604 $t3 on Line 544

Clock Cycle 3806:
 Current CPU Blocking 
(sw, 352, 0, 4, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 5/12

Clock Cycle 3807:
 Current CPU Blocking $t3
(sw, 352, 0, 5, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 6/12

Clock Cycle 3808:
 Current CPU Blocking $t3
(sw, 352, 0, 6, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 7/12

Clock Cycle 3809:
 Current CPU Blocking $t3
(sw, 352, 0, 7, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 8/12

Clock Cycle 3810:
 Current CPU Blocking $t3
(sw, 352, 0, 8, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 9/12

Clock Cycle 3811:
 Current CPU Blocking $t3
(sw, 352, 0, 9, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 10/12

Clock Cycle 3812:
 Current CPU Blocking $t3
(sw, 352, 0, 10, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 11/12

Clock Cycle 3813:
 Current CPU Blocking $t3
(sw, 352, 0, 11, 12, 540, )(lw, 604, $t3, 0, 0, 544, )
Completed 12/12
Finished Instruction sw 352 0 on Line 540

Clock Cycle 3814:
 Current CPU Blocking $t3
(lw, 604, $t3, 0, 0, 544, )
Started lw 604 $t3 on Line 544
Completed 1/2

Clock Cycle 3815:
 Current CPU Blocking $t3
(lw, 604, $t3, 1, 2, 544, )
Completed 2/2
$t3 = 0
Finished Instruction lw 604 $t3 on Line 544

Clock Cycle 3816:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 3832 $t3 on Line 545

Clock Cycle 3817:
 Current CPU Blocking 
(lw, 3832, $t3, 0, 0, 545, )
Started lw 3832 $t3 on Line 545
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t2,2500
$t2 = 2500

Clock Cycle 3818:
 Current CPU Blocking 
(lw, 3832, $t3, 1, 22, 545, )
Completed 2/22
DRAM Request(Write) Issued for sw 1568 2964 on Line 547

Clock Cycle 3819:
 Current CPU Blocking 
(lw, 3832, $t3, 2, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 3/22

Clock Cycle 3820:
 Current CPU Blocking $t3
(lw, 3832, $t3, 3, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 4/22

Clock Cycle 3821:
 Current CPU Blocking $t3
(lw, 3832, $t3, 4, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 5/22

Clock Cycle 3822:
 Current CPU Blocking $t3
(lw, 3832, $t3, 5, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 6/22

Clock Cycle 3823:
 Current CPU Blocking $t3
(lw, 3832, $t3, 6, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 7/22

Clock Cycle 3824:
 Current CPU Blocking $t3
(lw, 3832, $t3, 7, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 8/22

Clock Cycle 3825:
 Current CPU Blocking $t3
(lw, 3832, $t3, 8, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 9/22

Clock Cycle 3826:
 Current CPU Blocking $t3
(lw, 3832, $t3, 9, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 10/22

Clock Cycle 3827:
 Current CPU Blocking $t3
(lw, 3832, $t3, 10, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 11/22

Clock Cycle 3828:
 Current CPU Blocking $t3
(lw, 3832, $t3, 11, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 12/22

Clock Cycle 3829:
 Current CPU Blocking $t3
(lw, 3832, $t3, 12, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 13/22

Clock Cycle 3830:
 Current CPU Blocking $t3
(lw, 3832, $t3, 13, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 14/22

Clock Cycle 3831:
 Current CPU Blocking $t3
(lw, 3832, $t3, 14, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 15/22

Clock Cycle 3832:
 Current CPU Blocking $t3
(lw, 3832, $t3, 15, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 16/22

Clock Cycle 3833:
 Current CPU Blocking $t3
(lw, 3832, $t3, 16, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 17/22

Clock Cycle 3834:
 Current CPU Blocking $t3
(lw, 3832, $t3, 17, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 18/22

Clock Cycle 3835:
 Current CPU Blocking $t3
(lw, 3832, $t3, 18, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 19/22

Clock Cycle 3836:
 Current CPU Blocking $t3
(lw, 3832, $t3, 19, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 20/22

Clock Cycle 3837:
 Current CPU Blocking $t3
(lw, 3832, $t3, 20, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 21/22

Clock Cycle 3838:
 Current CPU Blocking $t3
(lw, 3832, $t3, 21, 22, 545, )(sw, 1568, 2964, 0, 0, 547, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3832 $t3 on Line 545

Clock Cycle 3839:
 Current CPU Blocking $t3
(sw, 1568, 2964, 0, 0, 547, )
Started sw 1568 2964 on Line 547
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3728 $t3 on Line 548

Clock Cycle 3840:
 Current CPU Blocking 
(sw, 1568, 2964, 1, 12, 547, )(lw, 3728, $t3, 0, 0, 548, )
Completed 2/12
DRAM Request(Read) Issued for lw 528 $t2 on Line 549

Clock Cycle 3841:
 Current CPU Blocking 
(sw, 1568, 2964, 2, 12, 547, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )
Completed 3/12
DRAM Request(Write) Issued for sw 104 2964 on Line 550

Clock Cycle 3842:
 Current CPU Blocking 
(sw, 1568, 2964, 3, 12, 547, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 4/12
DRAM Request(Read) Issued for lw 1448 $t0 on Line 551

Clock Cycle 3843:
 Current CPU Blocking 
(sw, 1568, 2964, 4, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 5/12

Clock Cycle 3844:
 Current CPU Blocking $t0
(sw, 1568, 2964, 5, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 6/12

Clock Cycle 3845:
 Current CPU Blocking $t0
(sw, 1568, 2964, 6, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 7/12

Clock Cycle 3846:
 Current CPU Blocking $t0
(sw, 1568, 2964, 7, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 8/12

Clock Cycle 3847:
 Current CPU Blocking $t0
(sw, 1568, 2964, 8, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 9/12

Clock Cycle 3848:
 Current CPU Blocking $t0
(sw, 1568, 2964, 9, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 10/12

Clock Cycle 3849:
 Current CPU Blocking $t0
(sw, 1568, 2964, 10, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 11/12

Clock Cycle 3850:
 Current CPU Blocking $t0
(sw, 1568, 2964, 11, 12, 547, )(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 12/12
Finished Instruction sw 1568 2964 on Line 547

Clock Cycle 3851:
 Current CPU Blocking $t0
(lw, 1448, $t0, 0, 0, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Started lw 1448 $t0 on Line 551
Completed 1/2

Clock Cycle 3852:
 Current CPU Blocking $t0
(lw, 1448, $t0, 1, 2, 551, )(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1448 $t0 on Line 551

Clock Cycle 3853:
 Current CPU Blocking $t0
(lw, 3728, $t3, 0, 0, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )
Started lw 3728 $t3 on Line 548
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1656 0 on Line 552

Clock Cycle 3854:
 Current CPU Blocking 
(lw, 3728, $t3, 1, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 2/22

Clock Cycle 3855:
 Current CPU Blocking $t2
(lw, 3728, $t3, 2, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 3/22

Clock Cycle 3856:
 Current CPU Blocking $t2
(lw, 3728, $t3, 3, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 4/22

Clock Cycle 3857:
 Current CPU Blocking $t2
(lw, 3728, $t3, 4, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 5/22

Clock Cycle 3858:
 Current CPU Blocking $t2
(lw, 3728, $t3, 5, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 6/22

Clock Cycle 3859:
 Current CPU Blocking $t2
(lw, 3728, $t3, 6, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 7/22

Clock Cycle 3860:
 Current CPU Blocking $t2
(lw, 3728, $t3, 7, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 8/22

Clock Cycle 3861:
 Current CPU Blocking $t2
(lw, 3728, $t3, 8, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 9/22

Clock Cycle 3862:
 Current CPU Blocking $t2
(lw, 3728, $t3, 9, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 10/22
Memory at 1568 = 2964

Clock Cycle 3863:
 Current CPU Blocking $t2
(lw, 3728, $t3, 10, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 11/22

Clock Cycle 3864:
 Current CPU Blocking $t2
(lw, 3728, $t3, 11, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 12/22

Clock Cycle 3865:
 Current CPU Blocking $t2
(lw, 3728, $t3, 12, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 13/22

Clock Cycle 3866:
 Current CPU Blocking $t2
(lw, 3728, $t3, 13, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 14/22

Clock Cycle 3867:
 Current CPU Blocking $t2
(lw, 3728, $t3, 14, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 15/22

Clock Cycle 3868:
 Current CPU Blocking $t2
(lw, 3728, $t3, 15, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 16/22

Clock Cycle 3869:
 Current CPU Blocking $t2
(lw, 3728, $t3, 16, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 17/22

Clock Cycle 3870:
 Current CPU Blocking $t2
(lw, 3728, $t3, 17, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 18/22

Clock Cycle 3871:
 Current CPU Blocking $t2
(lw, 3728, $t3, 18, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 19/22

Clock Cycle 3872:
 Current CPU Blocking $t2
(lw, 3728, $t3, 19, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 20/22

Clock Cycle 3873:
 Current CPU Blocking $t2
(lw, 3728, $t3, 20, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 21/22

Clock Cycle 3874:
 Current CPU Blocking $t2
(lw, 3728, $t3, 21, 22, 548, )(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3728 $t3 on Line 548

Clock Cycle 3875:
 Current CPU Blocking $t2
(lw, 528, $t2, 0, 0, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Started lw 528 $t2 on Line 549
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3876:
 Current CPU Blocking $t2
(lw, 528, $t2, 1, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 2/12

Clock Cycle 3877:
 Current CPU Blocking $t2
(lw, 528, $t2, 2, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 3/12

Clock Cycle 3878:
 Current CPU Blocking $t2
(lw, 528, $t2, 3, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 4/12

Clock Cycle 3879:
 Current CPU Blocking $t2
(lw, 528, $t2, 4, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 5/12

Clock Cycle 3880:
 Current CPU Blocking $t2
(lw, 528, $t2, 5, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 6/12

Clock Cycle 3881:
 Current CPU Blocking $t2
(lw, 528, $t2, 6, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 7/12

Clock Cycle 3882:
 Current CPU Blocking $t2
(lw, 528, $t2, 7, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 8/12

Clock Cycle 3883:
 Current CPU Blocking $t2
(lw, 528, $t2, 8, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 9/12

Clock Cycle 3884:
 Current CPU Blocking $t2
(lw, 528, $t2, 9, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 10/12

Clock Cycle 3885:
 Current CPU Blocking $t2
(lw, 528, $t2, 10, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 11/12

Clock Cycle 3886:
 Current CPU Blocking $t2
(lw, 528, $t2, 11, 12, 549, )(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Completed 12/12
$t2 = 0
Finished Instruction lw 528 $t2 on Line 549

Clock Cycle 3887:
 Current CPU Blocking $t2
(sw, 104, 2964, 0, 0, 550, )(sw, 1656, 0, 0, 0, 552, )
Started sw 104 2964 on Line 550
Completed 1/2
DRAM Request(Write) Issued for sw 2696 0 on Line 553

Clock Cycle 3888:
 Current CPU Blocking 
(sw, 104, 2964, 1, 2, 550, )(sw, 1656, 0, 0, 0, 552, )(sw, 2696, 0, 0, 0, 553, )
Completed 2/2
Finished Instruction sw 104 2964 on Line 550
DRAM Request(Read) Issued for lw 2476 $t2 on Line 554

Clock Cycle 3889:
 Current CPU Blocking 
(sw, 1656, 0, 0, 0, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )
Started sw 1656 0 on Line 552
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2436 $t1 on Line 555

Clock Cycle 3890:
 Current CPU Blocking 
(sw, 1656, 0, 1, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )
Completed 2/22
addi$t0,$t3,3732
$t0 = 3732

Clock Cycle 3891:
 Current CPU Blocking 
(sw, 1656, 0, 2, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )
Completed 3/22
addi$t0,$t4,3124
$t0 = 6492

Clock Cycle 3892:
 Current CPU Blocking 
(sw, 1656, 0, 3, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )
Completed 4/22
DRAM Request(Write) Issued for sw 536 0 on Line 558

Clock Cycle 3893:
 Current CPU Blocking 
(sw, 1656, 0, 4, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 5/22

Clock Cycle 3894:
 Current CPU Blocking $t1
(sw, 1656, 0, 5, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 6/22

Clock Cycle 3895:
 Current CPU Blocking $t1
(sw, 1656, 0, 6, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 7/22

Clock Cycle 3896:
 Current CPU Blocking $t1
(sw, 1656, 0, 7, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 8/22

Clock Cycle 3897:
 Current CPU Blocking $t1
(sw, 1656, 0, 8, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 9/22

Clock Cycle 3898:
 Current CPU Blocking $t1
(sw, 1656, 0, 9, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 10/22
Memory at 104 = 2964

Clock Cycle 3899:
 Current CPU Blocking $t1
(sw, 1656, 0, 10, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 11/22

Clock Cycle 3900:
 Current CPU Blocking $t1
(sw, 1656, 0, 11, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 12/22

Clock Cycle 3901:
 Current CPU Blocking $t1
(sw, 1656, 0, 12, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 13/22

Clock Cycle 3902:
 Current CPU Blocking $t1
(sw, 1656, 0, 13, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 14/22

Clock Cycle 3903:
 Current CPU Blocking $t1
(sw, 1656, 0, 14, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 15/22

Clock Cycle 3904:
 Current CPU Blocking $t1
(sw, 1656, 0, 15, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 16/22

Clock Cycle 3905:
 Current CPU Blocking $t1
(sw, 1656, 0, 16, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 17/22

Clock Cycle 3906:
 Current CPU Blocking $t1
(sw, 1656, 0, 17, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 18/22

Clock Cycle 3907:
 Current CPU Blocking $t1
(sw, 1656, 0, 18, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 19/22

Clock Cycle 3908:
 Current CPU Blocking $t1
(sw, 1656, 0, 19, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 20/22

Clock Cycle 3909:
 Current CPU Blocking $t1
(sw, 1656, 0, 20, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 21/22

Clock Cycle 3910:
 Current CPU Blocking $t1
(sw, 1656, 0, 21, 22, 552, )(sw, 2696, 0, 0, 0, 553, )(lw, 2476, $t2, 0, 0, 554, )(lw, 2436, $t1, 0, 0, 555, )(sw, 536, 0, 0, 0, 558, )
Completed 22/22
Finished Instruction sw 1656 0 on Line 552

Clock Cycle 3911:
 Current CPU Blocking $t1
(sw, 2696, 0, 0, 0, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Started sw 2696 0 on Line 553
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3912:
 Current CPU Blocking $t1
(sw, 2696, 0, 1, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 2/22

Clock Cycle 3913:
 Current CPU Blocking $t1
(sw, 2696, 0, 2, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 3/22

Clock Cycle 3914:
 Current CPU Blocking $t1
(sw, 2696, 0, 3, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 4/22

Clock Cycle 3915:
 Current CPU Blocking $t1
(sw, 2696, 0, 4, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 5/22

Clock Cycle 3916:
 Current CPU Blocking $t1
(sw, 2696, 0, 5, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 6/22

Clock Cycle 3917:
 Current CPU Blocking $t1
(sw, 2696, 0, 6, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 7/22

Clock Cycle 3918:
 Current CPU Blocking $t1
(sw, 2696, 0, 7, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 8/22

Clock Cycle 3919:
 Current CPU Blocking $t1
(sw, 2696, 0, 8, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 9/22

Clock Cycle 3920:
 Current CPU Blocking $t1
(sw, 2696, 0, 9, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 10/22

Clock Cycle 3921:
 Current CPU Blocking $t1
(sw, 2696, 0, 10, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 11/22

Clock Cycle 3922:
 Current CPU Blocking $t1
(sw, 2696, 0, 11, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 12/22

Clock Cycle 3923:
 Current CPU Blocking $t1
(sw, 2696, 0, 12, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 13/22

Clock Cycle 3924:
 Current CPU Blocking $t1
(sw, 2696, 0, 13, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 14/22

Clock Cycle 3925:
 Current CPU Blocking $t1
(sw, 2696, 0, 14, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 15/22

Clock Cycle 3926:
 Current CPU Blocking $t1
(sw, 2696, 0, 15, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 16/22

Clock Cycle 3927:
 Current CPU Blocking $t1
(sw, 2696, 0, 16, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 17/22

Clock Cycle 3928:
 Current CPU Blocking $t1
(sw, 2696, 0, 17, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 18/22

Clock Cycle 3929:
 Current CPU Blocking $t1
(sw, 2696, 0, 18, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 19/22

Clock Cycle 3930:
 Current CPU Blocking $t1
(sw, 2696, 0, 19, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 20/22

Clock Cycle 3931:
 Current CPU Blocking $t1
(sw, 2696, 0, 20, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 21/22

Clock Cycle 3932:
 Current CPU Blocking $t1
(sw, 2696, 0, 21, 22, 553, )(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 22/22
Finished Instruction sw 2696 0 on Line 553

Clock Cycle 3933:
 Current CPU Blocking $t1
(lw, 2436, $t1, 0, 0, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Started lw 2436 $t1 on Line 555
Completed 1/2

Clock Cycle 3934:
 Current CPU Blocking $t1
(lw, 2436, $t1, 1, 2, 555, )(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2436 $t1 on Line 555

Clock Cycle 3935:
 Current CPU Blocking $t1
(lw, 2476, $t2, 0, 0, 554, )(sw, 536, 0, 0, 0, 558, )
Started lw 2476 $t2 on Line 554
Completed 1/2
addi$t0,$t1,692
$t0 = 692

Clock Cycle 3936:
 Current CPU Blocking 
(lw, 2476, $t2, 1, 2, 554, )(sw, 536, 0, 0, 0, 558, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 554

Clock Cycle 3937:
 Current CPU Blocking $t2
(sw, 536, 0, 0, 0, 558, )
Started sw 536 0 on Line 558
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 16 0 on Line 560

Clock Cycle 3938:
 Current CPU Blocking 
(sw, 536, 0, 1, 22, 558, )(sw, 16, 0, 0, 0, 560, )
Completed 2/22
DRAM Request(Write) Issued for sw 568 0 on Line 561

Clock Cycle 3939:
 Current CPU Blocking 
(sw, 536, 0, 2, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )
Completed 3/22
DRAM Request(Read) Issued for lw 3852 $t1 on Line 562

Clock Cycle 3940:
 Current CPU Blocking 
(sw, 536, 0, 3, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )
Completed 4/22
DRAM Request(Write) Issued for sw 1876 3368 on Line 563

Clock Cycle 3941:
 Current CPU Blocking 
(sw, 536, 0, 4, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )
Completed 5/22
addi$t4,$t2,252
$t4 = 252

Clock Cycle 3942:
 Current CPU Blocking 
(sw, 536, 0, 5, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )
Completed 6/22
addi$t4,$t3,3444
$t4 = 3444

Clock Cycle 3943:
 Current CPU Blocking 
(sw, 536, 0, 6, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )
Completed 7/22
DRAM Request(Read) Issued for lw 3536 $t0 on Line 566

Clock Cycle 3944:
 Current CPU Blocking 
(sw, 536, 0, 7, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 8/22

Clock Cycle 3945:
 Current CPU Blocking $t1
(sw, 536, 0, 8, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 9/22

Clock Cycle 3946:
 Current CPU Blocking $t1
(sw, 536, 0, 9, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 10/22

Clock Cycle 3947:
 Current CPU Blocking $t1
(sw, 536, 0, 10, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 11/22

Clock Cycle 3948:
 Current CPU Blocking $t1
(sw, 536, 0, 11, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 12/22

Clock Cycle 3949:
 Current CPU Blocking $t1
(sw, 536, 0, 12, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 13/22

Clock Cycle 3950:
 Current CPU Blocking $t1
(sw, 536, 0, 13, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 14/22

Clock Cycle 3951:
 Current CPU Blocking $t1
(sw, 536, 0, 14, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 15/22

Clock Cycle 3952:
 Current CPU Blocking $t1
(sw, 536, 0, 15, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 16/22

Clock Cycle 3953:
 Current CPU Blocking $t1
(sw, 536, 0, 16, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 17/22

Clock Cycle 3954:
 Current CPU Blocking $t1
(sw, 536, 0, 17, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 18/22

Clock Cycle 3955:
 Current CPU Blocking $t1
(sw, 536, 0, 18, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 19/22

Clock Cycle 3956:
 Current CPU Blocking $t1
(sw, 536, 0, 19, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 20/22

Clock Cycle 3957:
 Current CPU Blocking $t1
(sw, 536, 0, 20, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 21/22

Clock Cycle 3958:
 Current CPU Blocking $t1
(sw, 536, 0, 21, 22, 558, )(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 22/22
Finished Instruction sw 536 0 on Line 558

Clock Cycle 3959:
 Current CPU Blocking $t1
(sw, 16, 0, 0, 0, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Started sw 16 0 on Line 560
Completed 1/2

Clock Cycle 3960:
 Current CPU Blocking $t1
(sw, 16, 0, 1, 2, 560, )(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 2/2
Finished Instruction sw 16 0 on Line 560

Clock Cycle 3961:
 Current CPU Blocking $t1
(sw, 568, 0, 0, 0, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Started sw 568 0 on Line 561
Completed 1/2

Clock Cycle 3962:
 Current CPU Blocking $t1
(sw, 568, 0, 1, 2, 561, )(lw, 3852, $t1, 0, 0, 562, )(sw, 1876, 3368, 0, 0, 563, )(lw, 3536, $t0, 0, 0, 566, )
Completed 2/2
Finished Instruction sw 568 0 on Line 561

Clock Cycle 3963:
 Current CPU Blocking $t1
(lw, 3852, $t1, 0, 0, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Started lw 3852 $t1 on Line 562
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3964:
 Current CPU Blocking $t1
(lw, 3852, $t1, 1, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 2/22

Clock Cycle 3965:
 Current CPU Blocking $t1
(lw, 3852, $t1, 2, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 3/22

Clock Cycle 3966:
 Current CPU Blocking $t1
(lw, 3852, $t1, 3, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 4/22

Clock Cycle 3967:
 Current CPU Blocking $t1
(lw, 3852, $t1, 4, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 5/22

Clock Cycle 3968:
 Current CPU Blocking $t1
(lw, 3852, $t1, 5, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 6/22

Clock Cycle 3969:
 Current CPU Blocking $t1
(lw, 3852, $t1, 6, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 7/22

Clock Cycle 3970:
 Current CPU Blocking $t1
(lw, 3852, $t1, 7, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 8/22

Clock Cycle 3971:
 Current CPU Blocking $t1
(lw, 3852, $t1, 8, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 9/22

Clock Cycle 3972:
 Current CPU Blocking $t1
(lw, 3852, $t1, 9, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 10/22

Clock Cycle 3973:
 Current CPU Blocking $t1
(lw, 3852, $t1, 10, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 11/22

Clock Cycle 3974:
 Current CPU Blocking $t1
(lw, 3852, $t1, 11, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 12/22

Clock Cycle 3975:
 Current CPU Blocking $t1
(lw, 3852, $t1, 12, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 13/22

Clock Cycle 3976:
 Current CPU Blocking $t1
(lw, 3852, $t1, 13, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 14/22

Clock Cycle 3977:
 Current CPU Blocking $t1
(lw, 3852, $t1, 14, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 15/22

Clock Cycle 3978:
 Current CPU Blocking $t1
(lw, 3852, $t1, 15, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 16/22

Clock Cycle 3979:
 Current CPU Blocking $t1
(lw, 3852, $t1, 16, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 17/22

Clock Cycle 3980:
 Current CPU Blocking $t1
(lw, 3852, $t1, 17, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 18/22

Clock Cycle 3981:
 Current CPU Blocking $t1
(lw, 3852, $t1, 18, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 19/22

Clock Cycle 3982:
 Current CPU Blocking $t1
(lw, 3852, $t1, 19, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 20/22

Clock Cycle 3983:
 Current CPU Blocking $t1
(lw, 3852, $t1, 20, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 21/22

Clock Cycle 3984:
 Current CPU Blocking $t1
(lw, 3852, $t1, 21, 22, 562, )(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3852 $t1 on Line 562

Clock Cycle 3985:
 Current CPU Blocking $t1
(lw, 3536, $t0, 0, 0, 566, )(sw, 1876, 3368, 0, 0, 563, )
Started lw 3536 $t0 on Line 566
Completed 1/2
addi$t4,$t1,964
$t4 = 964

Clock Cycle 3986:
 Current CPU Blocking 
(lw, 3536, $t0, 1, 2, 566, )(sw, 1876, 3368, 0, 0, 563, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3536 $t0 on Line 566
addi$t3,$t3,1876
$t3 = 1876

Clock Cycle 3987:
 Current CPU Blocking 
(sw, 1876, 3368, 0, 0, 563, )
Started sw 1876 3368 on Line 563
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t2,152
$t0 = 152

Clock Cycle 3988:
 Current CPU Blocking 
(sw, 1876, 3368, 1, 12, 563, )
Completed 2/12
DRAM Request(Read) Issued for lw 1660 $t2 on Line 570

Clock Cycle 3989:
 Current CPU Blocking 
(sw, 1876, 3368, 2, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )
Completed 3/12
DRAM Request(Write) Issued for sw 2888 964 on Line 571

Clock Cycle 3990:
 Current CPU Blocking 
(sw, 1876, 3368, 3, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 4/12

Clock Cycle 3991:
 Current CPU Blocking $t2
(sw, 1876, 3368, 4, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 5/12

Clock Cycle 3992:
 Current CPU Blocking $t2
(sw, 1876, 3368, 5, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 6/12

Clock Cycle 3993:
 Current CPU Blocking $t2
(sw, 1876, 3368, 6, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 7/12

Clock Cycle 3994:
 Current CPU Blocking $t2
(sw, 1876, 3368, 7, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 8/12

Clock Cycle 3995:
 Current CPU Blocking $t2
(sw, 1876, 3368, 8, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 9/12

Clock Cycle 3996:
 Current CPU Blocking $t2
(sw, 1876, 3368, 9, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 10/12

Clock Cycle 3997:
 Current CPU Blocking $t2
(sw, 1876, 3368, 10, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 11/12

Clock Cycle 3998:
 Current CPU Blocking $t2
(sw, 1876, 3368, 11, 12, 563, )(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 12/12
Finished Instruction sw 1876 3368 on Line 563

Clock Cycle 3999:
 Current CPU Blocking $t2
(lw, 1660, $t2, 0, 0, 570, )(sw, 2888, 964, 0, 0, 571, )
Started lw 1660 $t2 on Line 570
Completed 1/2

Clock Cycle 4000:
 Current CPU Blocking $t2
(lw, 1660, $t2, 1, 2, 570, )(sw, 2888, 964, 0, 0, 571, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1660 $t2 on Line 570

Clock Cycle 4001:
 Current CPU Blocking $t2
(sw, 2888, 964, 0, 0, 571, )
Started sw 2888 964 on Line 571
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3340 $t2 on Line 572

Clock Cycle 4002:
 Current CPU Blocking 
(sw, 2888, 964, 1, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 2/22

Clock Cycle 4003:
 Current CPU Blocking $t2
(sw, 2888, 964, 2, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 3/22

Clock Cycle 4004:
 Current CPU Blocking $t2
(sw, 2888, 964, 3, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 4/22

Clock Cycle 4005:
 Current CPU Blocking $t2
(sw, 2888, 964, 4, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 5/22

Clock Cycle 4006:
 Current CPU Blocking $t2
(sw, 2888, 964, 5, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 6/22

Clock Cycle 4007:
 Current CPU Blocking $t2
(sw, 2888, 964, 6, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 7/22

Clock Cycle 4008:
 Current CPU Blocking $t2
(sw, 2888, 964, 7, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 8/22

Clock Cycle 4009:
 Current CPU Blocking $t2
(sw, 2888, 964, 8, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 9/22

Clock Cycle 4010:
 Current CPU Blocking $t2
(sw, 2888, 964, 9, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 10/22
Memory at 1876 = 3368

Clock Cycle 4011:
 Current CPU Blocking $t2
(sw, 2888, 964, 10, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 11/22

Clock Cycle 4012:
 Current CPU Blocking $t2
(sw, 2888, 964, 11, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 12/22

Clock Cycle 4013:
 Current CPU Blocking $t2
(sw, 2888, 964, 12, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 13/22

Clock Cycle 4014:
 Current CPU Blocking $t2
(sw, 2888, 964, 13, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 14/22

Clock Cycle 4015:
 Current CPU Blocking $t2
(sw, 2888, 964, 14, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 15/22

Clock Cycle 4016:
 Current CPU Blocking $t2
(sw, 2888, 964, 15, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 16/22

Clock Cycle 4017:
 Current CPU Blocking $t2
(sw, 2888, 964, 16, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 17/22

Clock Cycle 4018:
 Current CPU Blocking $t2
(sw, 2888, 964, 17, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 18/22

Clock Cycle 4019:
 Current CPU Blocking $t2
(sw, 2888, 964, 18, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 19/22

Clock Cycle 4020:
 Current CPU Blocking $t2
(sw, 2888, 964, 19, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 20/22

Clock Cycle 4021:
 Current CPU Blocking $t2
(sw, 2888, 964, 20, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 21/22

Clock Cycle 4022:
 Current CPU Blocking $t2
(sw, 2888, 964, 21, 22, 571, )(lw, 3340, $t2, 0, 0, 572, )
Completed 22/22
Finished Instruction sw 2888 964 on Line 571

Clock Cycle 4023:
 Current CPU Blocking $t2
(lw, 3340, $t2, 0, 0, 572, )
Started lw 3340 $t2 on Line 572
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4024:
 Current CPU Blocking $t2
(lw, 3340, $t2, 1, 22, 572, )
Completed 2/22

Clock Cycle 4025:
 Current CPU Blocking $t2
(lw, 3340, $t2, 2, 22, 572, )
Completed 3/22

Clock Cycle 4026:
 Current CPU Blocking $t2
(lw, 3340, $t2, 3, 22, 572, )
Completed 4/22

Clock Cycle 4027:
 Current CPU Blocking $t2
(lw, 3340, $t2, 4, 22, 572, )
Completed 5/22

Clock Cycle 4028:
 Current CPU Blocking $t2
(lw, 3340, $t2, 5, 22, 572, )
Completed 6/22

Clock Cycle 4029:
 Current CPU Blocking $t2
(lw, 3340, $t2, 6, 22, 572, )
Completed 7/22

Clock Cycle 4030:
 Current CPU Blocking $t2
(lw, 3340, $t2, 7, 22, 572, )
Completed 8/22

Clock Cycle 4031:
 Current CPU Blocking $t2
(lw, 3340, $t2, 8, 22, 572, )
Completed 9/22

Clock Cycle 4032:
 Current CPU Blocking $t2
(lw, 3340, $t2, 9, 22, 572, )
Completed 10/22
Memory at 2888 = 964

Clock Cycle 4033:
 Current CPU Blocking $t2
(lw, 3340, $t2, 10, 22, 572, )
Completed 11/22

Clock Cycle 4034:
 Current CPU Blocking $t2
(lw, 3340, $t2, 11, 22, 572, )
Completed 12/22

Clock Cycle 4035:
 Current CPU Blocking $t2
(lw, 3340, $t2, 12, 22, 572, )
Completed 13/22

Clock Cycle 4036:
 Current CPU Blocking $t2
(lw, 3340, $t2, 13, 22, 572, )
Completed 14/22

Clock Cycle 4037:
 Current CPU Blocking $t2
(lw, 3340, $t2, 14, 22, 572, )
Completed 15/22

Clock Cycle 4038:
 Current CPU Blocking $t2
(lw, 3340, $t2, 15, 22, 572, )
Completed 16/22

Clock Cycle 4039:
 Current CPU Blocking $t2
(lw, 3340, $t2, 16, 22, 572, )
Completed 17/22

Clock Cycle 4040:
 Current CPU Blocking $t2
(lw, 3340, $t2, 17, 22, 572, )
Completed 18/22

Clock Cycle 4041:
 Current CPU Blocking $t2
(lw, 3340, $t2, 18, 22, 572, )
Completed 19/22

Clock Cycle 4042:
 Current CPU Blocking $t2
(lw, 3340, $t2, 19, 22, 572, )
Completed 20/22

Clock Cycle 4043:
 Current CPU Blocking $t2
(lw, 3340, $t2, 20, 22, 572, )
Completed 21/22

Clock Cycle 4044:
 Current CPU Blocking $t2
(lw, 3340, $t2, 21, 22, 572, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3340 $t2 on Line 572

Clock Cycle 4045:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3924 0 on Line 573

Clock Cycle 4046:
 Current CPU Blocking 
(sw, 3924, 0, 0, 0, 573, )
Started sw 3924 0 on Line 573
Completed 1/2
addi$t3,$t0,2796
$t3 = 2948

Clock Cycle 4047:
 Current CPU Blocking 
(sw, 3924, 0, 1, 2, 573, )
Completed 2/2
Finished Instruction sw 3924 0 on Line 573
addi$t2,$t3,3344
$t2 = 6292

Clock Cycle 4048:
 Current CPU Blocking 

addi$t1,$t0,2904
$t1 = 3056

Clock Cycle 4049:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3496 152 on Line 577

Clock Cycle 4050:
 Current CPU Blocking 
(sw, 3496, 152, 0, 0, 577, )
Started sw 3496 152 on Line 577
Completed 1/2
addi$t4,$t4,1448
$t4 = 2412

Clock Cycle 4051:
 Current CPU Blocking 
(sw, 3496, 152, 1, 2, 577, )
Completed 2/2
Finished Instruction sw 3496 152 on Line 577
addi$t2,$t4,1012
$t2 = 3424

Clock Cycle 4052:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2500 $t3 on Line 580

Clock Cycle 4053:
 Current CPU Blocking 
(lw, 2500, $t3, 0, 0, 580, )
Started lw 2500 $t3 on Line 580
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3236 $t0 on Line 581

Clock Cycle 4054:
 Current CPU Blocking 
(lw, 2500, $t3, 1, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 2/22

Clock Cycle 4055:
 Current CPU Blocking $t0
(lw, 2500, $t3, 2, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 3/22

Clock Cycle 4056:
 Current CPU Blocking $t0
(lw, 2500, $t3, 3, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 4/22

Clock Cycle 4057:
 Current CPU Blocking $t0
(lw, 2500, $t3, 4, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 5/22

Clock Cycle 4058:
 Current CPU Blocking $t0
(lw, 2500, $t3, 5, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 6/22

Clock Cycle 4059:
 Current CPU Blocking $t0
(lw, 2500, $t3, 6, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 7/22

Clock Cycle 4060:
 Current CPU Blocking $t0
(lw, 2500, $t3, 7, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 8/22

Clock Cycle 4061:
 Current CPU Blocking $t0
(lw, 2500, $t3, 8, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 9/22

Clock Cycle 4062:
 Current CPU Blocking $t0
(lw, 2500, $t3, 9, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 10/22
Memory at 3496 = 152

Clock Cycle 4063:
 Current CPU Blocking $t0
(lw, 2500, $t3, 10, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 11/22

Clock Cycle 4064:
 Current CPU Blocking $t0
(lw, 2500, $t3, 11, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 12/22

Clock Cycle 4065:
 Current CPU Blocking $t0
(lw, 2500, $t3, 12, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 13/22

Clock Cycle 4066:
 Current CPU Blocking $t0
(lw, 2500, $t3, 13, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 14/22

Clock Cycle 4067:
 Current CPU Blocking $t0
(lw, 2500, $t3, 14, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 15/22

Clock Cycle 4068:
 Current CPU Blocking $t0
(lw, 2500, $t3, 15, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 16/22

Clock Cycle 4069:
 Current CPU Blocking $t0
(lw, 2500, $t3, 16, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 17/22

Clock Cycle 4070:
 Current CPU Blocking $t0
(lw, 2500, $t3, 17, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 18/22

Clock Cycle 4071:
 Current CPU Blocking $t0
(lw, 2500, $t3, 18, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 19/22

Clock Cycle 4072:
 Current CPU Blocking $t0
(lw, 2500, $t3, 19, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 20/22

Clock Cycle 4073:
 Current CPU Blocking $t0
(lw, 2500, $t3, 20, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 21/22

Clock Cycle 4074:
 Current CPU Blocking $t0
(lw, 2500, $t3, 21, 22, 580, )(lw, 3236, $t0, 0, 0, 581, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2500 $t3 on Line 580

Clock Cycle 4075:
 Current CPU Blocking $t0
(lw, 3236, $t0, 0, 0, 581, )
Started lw 3236 $t0 on Line 581
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4076:
 Current CPU Blocking $t0
(lw, 3236, $t0, 1, 12, 581, )
Completed 2/12

Clock Cycle 4077:
 Current CPU Blocking $t0
(lw, 3236, $t0, 2, 12, 581, )
Completed 3/12

Clock Cycle 4078:
 Current CPU Blocking $t0
(lw, 3236, $t0, 3, 12, 581, )
Completed 4/12

Clock Cycle 4079:
 Current CPU Blocking $t0
(lw, 3236, $t0, 4, 12, 581, )
Completed 5/12

Clock Cycle 4080:
 Current CPU Blocking $t0
(lw, 3236, $t0, 5, 12, 581, )
Completed 6/12

Clock Cycle 4081:
 Current CPU Blocking $t0
(lw, 3236, $t0, 6, 12, 581, )
Completed 7/12

Clock Cycle 4082:
 Current CPU Blocking $t0
(lw, 3236, $t0, 7, 12, 581, )
Completed 8/12

Clock Cycle 4083:
 Current CPU Blocking $t0
(lw, 3236, $t0, 8, 12, 581, )
Completed 9/12

Clock Cycle 4084:
 Current CPU Blocking $t0
(lw, 3236, $t0, 9, 12, 581, )
Completed 10/12

Clock Cycle 4085:
 Current CPU Blocking $t0
(lw, 3236, $t0, 10, 12, 581, )
Completed 11/12

Clock Cycle 4086:
 Current CPU Blocking $t0
(lw, 3236, $t0, 11, 12, 581, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3236 $t0 on Line 581

Clock Cycle 4087:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 1788 $t0 on Line 582

Clock Cycle 4088:
 Current CPU Blocking 
(lw, 1788, $t0, 0, 0, 582, )
Started lw 1788 $t0 on Line 582
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 636 $t4 on Line 583

Clock Cycle 4089:
 Current CPU Blocking 
(lw, 1788, $t0, 1, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 2/12

Clock Cycle 4090:
 Current CPU Blocking $t4
(lw, 1788, $t0, 2, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 3/12

Clock Cycle 4091:
 Current CPU Blocking $t4
(lw, 1788, $t0, 3, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 4/12

Clock Cycle 4092:
 Current CPU Blocking $t4
(lw, 1788, $t0, 4, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 5/12

Clock Cycle 4093:
 Current CPU Blocking $t4
(lw, 1788, $t0, 5, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 6/12

Clock Cycle 4094:
 Current CPU Blocking $t4
(lw, 1788, $t0, 6, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 7/12

Clock Cycle 4095:
 Current CPU Blocking $t4
(lw, 1788, $t0, 7, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 8/12

Clock Cycle 4096:
 Current CPU Blocking $t4
(lw, 1788, $t0, 8, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 9/12

Clock Cycle 4097:
 Current CPU Blocking $t4
(lw, 1788, $t0, 9, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 10/12

Clock Cycle 4098:
 Current CPU Blocking $t4
(lw, 1788, $t0, 10, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 11/12

Clock Cycle 4099:
 Current CPU Blocking $t4
(lw, 1788, $t0, 11, 12, 582, )(lw, 636, $t4, 0, 0, 583, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1788 $t0 on Line 582

Clock Cycle 4100:
 Current CPU Blocking $t4
(lw, 636, $t4, 0, 0, 583, )
Started lw 636 $t4 on Line 583
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4101:
 Current CPU Blocking $t4
(lw, 636, $t4, 1, 12, 583, )
Completed 2/12

Clock Cycle 4102:
 Current CPU Blocking $t4
(lw, 636, $t4, 2, 12, 583, )
Completed 3/12

Clock Cycle 4103:
 Current CPU Blocking $t4
(lw, 636, $t4, 3, 12, 583, )
Completed 4/12

Clock Cycle 4104:
 Current CPU Blocking $t4
(lw, 636, $t4, 4, 12, 583, )
Completed 5/12

Clock Cycle 4105:
 Current CPU Blocking $t4
(lw, 636, $t4, 5, 12, 583, )
Completed 6/12

Clock Cycle 4106:
 Current CPU Blocking $t4
(lw, 636, $t4, 6, 12, 583, )
Completed 7/12

Clock Cycle 4107:
 Current CPU Blocking $t4
(lw, 636, $t4, 7, 12, 583, )
Completed 8/12

Clock Cycle 4108:
 Current CPU Blocking $t4
(lw, 636, $t4, 8, 12, 583, )
Completed 9/12

Clock Cycle 4109:
 Current CPU Blocking $t4
(lw, 636, $t4, 9, 12, 583, )
Completed 10/12

Clock Cycle 4110:
 Current CPU Blocking $t4
(lw, 636, $t4, 10, 12, 583, )
Completed 11/12

Clock Cycle 4111:
 Current CPU Blocking $t4
(lw, 636, $t4, 11, 12, 583, )
Completed 12/12
$t4 = 0
Finished Instruction lw 636 $t4 on Line 583

Clock Cycle 4112:
 Current CPU Blocking $t4

addi$t3,$t4,3356
$t3 = 3356

Clock Cycle 4113:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 972 $t3 on Line 585

Clock Cycle 4114:
 Current CPU Blocking 
(lw, 972, $t3, 0, 0, 585, )
Started lw 972 $t3 on Line 585
Completed 1/2
DRAM Request(Read) Issued for lw 3948 $t4 on Line 586

Clock Cycle 4115:
 Current CPU Blocking 
(lw, 972, $t3, 1, 2, 585, )(lw, 3948, $t4, 0, 0, 586, )
Completed 2/2
$t3 = 0
Finished Instruction lw 972 $t3 on Line 585

Clock Cycle 4116:
 Current CPU Blocking $t4
(lw, 3948, $t4, 0, 0, 586, )
Started lw 3948 $t4 on Line 586
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4117:
 Current CPU Blocking $t4
(lw, 3948, $t4, 1, 12, 586, )
Completed 2/12

Clock Cycle 4118:
 Current CPU Blocking $t4
(lw, 3948, $t4, 2, 12, 586, )
Completed 3/12

Clock Cycle 4119:
 Current CPU Blocking $t4
(lw, 3948, $t4, 3, 12, 586, )
Completed 4/12

Clock Cycle 4120:
 Current CPU Blocking $t4
(lw, 3948, $t4, 4, 12, 586, )
Completed 5/12

Clock Cycle 4121:
 Current CPU Blocking $t4
(lw, 3948, $t4, 5, 12, 586, )
Completed 6/12

Clock Cycle 4122:
 Current CPU Blocking $t4
(lw, 3948, $t4, 6, 12, 586, )
Completed 7/12

Clock Cycle 4123:
 Current CPU Blocking $t4
(lw, 3948, $t4, 7, 12, 586, )
Completed 8/12

Clock Cycle 4124:
 Current CPU Blocking $t4
(lw, 3948, $t4, 8, 12, 586, )
Completed 9/12

Clock Cycle 4125:
 Current CPU Blocking $t4
(lw, 3948, $t4, 9, 12, 586, )
Completed 10/12

Clock Cycle 4126:
 Current CPU Blocking $t4
(lw, 3948, $t4, 10, 12, 586, )
Completed 11/12

Clock Cycle 4127:
 Current CPU Blocking $t4
(lw, 3948, $t4, 11, 12, 586, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3948 $t4 on Line 586

Clock Cycle 4128:
 Current CPU Blocking $t4

addi$t4,$t2,3416
$t4 = 6840

Clock Cycle 4129:
 Current CPU Blocking 

addi$t1,$t4,2016
$t1 = 8856

Clock Cycle 4130:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1800 $t2 on Line 589

Clock Cycle 4131:
 Current CPU Blocking 
(lw, 1800, $t2, 0, 0, 589, )
Started lw 1800 $t2 on Line 589
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4132:
 Current CPU Blocking $t2
(lw, 1800, $t2, 1, 12, 589, )
Completed 2/12

Clock Cycle 4133:
 Current CPU Blocking $t2
(lw, 1800, $t2, 2, 12, 589, )
Completed 3/12

Clock Cycle 4134:
 Current CPU Blocking $t2
(lw, 1800, $t2, 3, 12, 589, )
Completed 4/12

Clock Cycle 4135:
 Current CPU Blocking $t2
(lw, 1800, $t2, 4, 12, 589, )
Completed 5/12

Clock Cycle 4136:
 Current CPU Blocking $t2
(lw, 1800, $t2, 5, 12, 589, )
Completed 6/12

Clock Cycle 4137:
 Current CPU Blocking $t2
(lw, 1800, $t2, 6, 12, 589, )
Completed 7/12

Clock Cycle 4138:
 Current CPU Blocking $t2
(lw, 1800, $t2, 7, 12, 589, )
Completed 8/12

Clock Cycle 4139:
 Current CPU Blocking $t2
(lw, 1800, $t2, 8, 12, 589, )
Completed 9/12

Clock Cycle 4140:
 Current CPU Blocking $t2
(lw, 1800, $t2, 9, 12, 589, )
Completed 10/12

Clock Cycle 4141:
 Current CPU Blocking $t2
(lw, 1800, $t2, 10, 12, 589, )
Completed 11/12

Clock Cycle 4142:
 Current CPU Blocking $t2
(lw, 1800, $t2, 11, 12, 589, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1800 $t2 on Line 589

Clock Cycle 4143:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3980 0 on Line 590

Clock Cycle 4144:
 Current CPU Blocking 
(sw, 3980, 0, 0, 0, 590, )
Started sw 3980 0 on Line 590
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2816 $t0 on Line 591

Clock Cycle 4145:
 Current CPU Blocking 
(sw, 3980, 0, 1, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )
Completed 2/12
DRAM Request(Write) Issued for sw 1404 0 on Line 592

Clock Cycle 4146:
 Current CPU Blocking 
(sw, 3980, 0, 2, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )
Completed 3/12
DRAM Request(Write) Issued for sw 1932 0 on Line 593

Clock Cycle 4147:
 Current CPU Blocking 
(sw, 3980, 0, 3, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )
Completed 4/12
DRAM Request(Read) Issued for lw 700 $t4 on Line 594

Clock Cycle 4148:
 Current CPU Blocking 
(sw, 3980, 0, 4, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 5/12

Clock Cycle 4149:
 Current CPU Blocking $t0
(sw, 3980, 0, 5, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 6/12

Clock Cycle 4150:
 Current CPU Blocking $t0
(sw, 3980, 0, 6, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 7/12

Clock Cycle 4151:
 Current CPU Blocking $t0
(sw, 3980, 0, 7, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 8/12

Clock Cycle 4152:
 Current CPU Blocking $t0
(sw, 3980, 0, 8, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 9/12

Clock Cycle 4153:
 Current CPU Blocking $t0
(sw, 3980, 0, 9, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 10/12

Clock Cycle 4154:
 Current CPU Blocking $t0
(sw, 3980, 0, 10, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 11/12

Clock Cycle 4155:
 Current CPU Blocking $t0
(sw, 3980, 0, 11, 12, 590, )(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 12/12
Finished Instruction sw 3980 0 on Line 590

Clock Cycle 4156:
 Current CPU Blocking $t0
(lw, 2816, $t0, 0, 0, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Started lw 2816 $t0 on Line 591
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4157:
 Current CPU Blocking $t0
(lw, 2816, $t0, 1, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 2/22

Clock Cycle 4158:
 Current CPU Blocking $t0
(lw, 2816, $t0, 2, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 3/22

Clock Cycle 4159:
 Current CPU Blocking $t0
(lw, 2816, $t0, 3, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 4/22

Clock Cycle 4160:
 Current CPU Blocking $t0
(lw, 2816, $t0, 4, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 5/22

Clock Cycle 4161:
 Current CPU Blocking $t0
(lw, 2816, $t0, 5, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 6/22

Clock Cycle 4162:
 Current CPU Blocking $t0
(lw, 2816, $t0, 6, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 7/22

Clock Cycle 4163:
 Current CPU Blocking $t0
(lw, 2816, $t0, 7, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 8/22

Clock Cycle 4164:
 Current CPU Blocking $t0
(lw, 2816, $t0, 8, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 9/22

Clock Cycle 4165:
 Current CPU Blocking $t0
(lw, 2816, $t0, 9, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 10/22

Clock Cycle 4166:
 Current CPU Blocking $t0
(lw, 2816, $t0, 10, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 11/22

Clock Cycle 4167:
 Current CPU Blocking $t0
(lw, 2816, $t0, 11, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 12/22

Clock Cycle 4168:
 Current CPU Blocking $t0
(lw, 2816, $t0, 12, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 13/22

Clock Cycle 4169:
 Current CPU Blocking $t0
(lw, 2816, $t0, 13, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 14/22

Clock Cycle 4170:
 Current CPU Blocking $t0
(lw, 2816, $t0, 14, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 15/22

Clock Cycle 4171:
 Current CPU Blocking $t0
(lw, 2816, $t0, 15, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 16/22

Clock Cycle 4172:
 Current CPU Blocking $t0
(lw, 2816, $t0, 16, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 17/22

Clock Cycle 4173:
 Current CPU Blocking $t0
(lw, 2816, $t0, 17, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 18/22

Clock Cycle 4174:
 Current CPU Blocking $t0
(lw, 2816, $t0, 18, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 19/22

Clock Cycle 4175:
 Current CPU Blocking $t0
(lw, 2816, $t0, 19, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 20/22

Clock Cycle 4176:
 Current CPU Blocking $t0
(lw, 2816, $t0, 20, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 21/22

Clock Cycle 4177:
 Current CPU Blocking $t0
(lw, 2816, $t0, 21, 22, 591, )(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2816 $t0 on Line 591

Clock Cycle 4178:
 Current CPU Blocking $t0
(sw, 1404, 0, 0, 0, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Started sw 1404 0 on Line 592
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t3,1084
$t0 = 1084

Clock Cycle 4179:
 Current CPU Blocking 
(sw, 1404, 0, 1, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )
Completed 2/12
DRAM Request(Read) Issued for lw 436 $t1 on Line 596

Clock Cycle 4180:
 Current CPU Blocking 
(sw, 1404, 0, 2, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 3/12

Clock Cycle 4181:
 Current CPU Blocking $t4
(sw, 1404, 0, 3, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 4/12

Clock Cycle 4182:
 Current CPU Blocking $t4
(sw, 1404, 0, 4, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 5/12

Clock Cycle 4183:
 Current CPU Blocking $t4
(sw, 1404, 0, 5, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 6/12

Clock Cycle 4184:
 Current CPU Blocking $t4
(sw, 1404, 0, 6, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 7/12

Clock Cycle 4185:
 Current CPU Blocking $t4
(sw, 1404, 0, 7, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 8/12

Clock Cycle 4186:
 Current CPU Blocking $t4
(sw, 1404, 0, 8, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 9/12

Clock Cycle 4187:
 Current CPU Blocking $t4
(sw, 1404, 0, 9, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 10/12

Clock Cycle 4188:
 Current CPU Blocking $t4
(sw, 1404, 0, 10, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 11/12

Clock Cycle 4189:
 Current CPU Blocking $t4
(sw, 1404, 0, 11, 12, 592, )(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 12/12
Finished Instruction sw 1404 0 on Line 592

Clock Cycle 4190:
 Current CPU Blocking $t4
(sw, 1932, 0, 0, 0, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Started sw 1932 0 on Line 593
Completed 1/2

Clock Cycle 4191:
 Current CPU Blocking $t4
(sw, 1932, 0, 1, 2, 593, )(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 2/2
Finished Instruction sw 1932 0 on Line 593

Clock Cycle 4192:
 Current CPU Blocking $t4
(lw, 700, $t4, 0, 0, 594, )(lw, 436, $t1, 0, 0, 596, )
Started lw 700 $t4 on Line 594
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4193:
 Current CPU Blocking $t4
(lw, 700, $t4, 1, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 2/22

Clock Cycle 4194:
 Current CPU Blocking $t4
(lw, 700, $t4, 2, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 3/22

Clock Cycle 4195:
 Current CPU Blocking $t4
(lw, 700, $t4, 3, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 4/22

Clock Cycle 4196:
 Current CPU Blocking $t4
(lw, 700, $t4, 4, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 5/22

Clock Cycle 4197:
 Current CPU Blocking $t4
(lw, 700, $t4, 5, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 6/22

Clock Cycle 4198:
 Current CPU Blocking $t4
(lw, 700, $t4, 6, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 7/22

Clock Cycle 4199:
 Current CPU Blocking $t4
(lw, 700, $t4, 7, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 8/22

Clock Cycle 4200:
 Current CPU Blocking $t4
(lw, 700, $t4, 8, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 9/22

Clock Cycle 4201:
 Current CPU Blocking $t4
(lw, 700, $t4, 9, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 10/22

Clock Cycle 4202:
 Current CPU Blocking $t4
(lw, 700, $t4, 10, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 11/22

Clock Cycle 4203:
 Current CPU Blocking $t4
(lw, 700, $t4, 11, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 12/22

Clock Cycle 4204:
 Current CPU Blocking $t4
(lw, 700, $t4, 12, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 13/22

Clock Cycle 4205:
 Current CPU Blocking $t4
(lw, 700, $t4, 13, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 14/22

Clock Cycle 4206:
 Current CPU Blocking $t4
(lw, 700, $t4, 14, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 15/22

Clock Cycle 4207:
 Current CPU Blocking $t4
(lw, 700, $t4, 15, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 16/22

Clock Cycle 4208:
 Current CPU Blocking $t4
(lw, 700, $t4, 16, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 17/22

Clock Cycle 4209:
 Current CPU Blocking $t4
(lw, 700, $t4, 17, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 18/22

Clock Cycle 4210:
 Current CPU Blocking $t4
(lw, 700, $t4, 18, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 19/22

Clock Cycle 4211:
 Current CPU Blocking $t4
(lw, 700, $t4, 19, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 20/22

Clock Cycle 4212:
 Current CPU Blocking $t4
(lw, 700, $t4, 20, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 21/22

Clock Cycle 4213:
 Current CPU Blocking $t4
(lw, 700, $t4, 21, 22, 594, )(lw, 436, $t1, 0, 0, 596, )
Completed 22/22
$t4 = 0
Finished Instruction lw 700 $t4 on Line 594

Clock Cycle 4214:
 Current CPU Blocking $t4
(lw, 436, $t1, 0, 0, 596, )
Started lw 436 $t1 on Line 596
Completed 1/2
addi$t4,$t4,2060
$t4 = 2060

Clock Cycle 4215:
 Current CPU Blocking 
(lw, 436, $t1, 1, 2, 596, )
Completed 2/2
$t1 = 0
Finished Instruction lw 436 $t1 on Line 596
addi$t2,$t0,3484
$t2 = 4568

Clock Cycle 4216:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1852 2060 on Line 599

Clock Cycle 4217:
 Current CPU Blocking 
(sw, 1852, 2060, 0, 0, 599, )
Started sw 1852 2060 on Line 599
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,1384
$t3 = 1384

Clock Cycle 4218:
 Current CPU Blocking 
(sw, 1852, 2060, 1, 12, 599, )
Completed 2/12
addi$t4,$t1,2612
$t4 = 2612

Clock Cycle 4219:
 Current CPU Blocking 
(sw, 1852, 2060, 2, 12, 599, )
Completed 3/12
DRAM Request(Write) Issued for sw 2732 2612 on Line 602

Clock Cycle 4220:
 Current CPU Blocking 
(sw, 1852, 2060, 3, 12, 599, )(sw, 2732, 2612, 0, 0, 602, )
Completed 4/12
addi$t1,$t4,2260
$t1 = 4872

Clock Cycle 4221:
 Current CPU Blocking 
(sw, 1852, 2060, 4, 12, 599, )(sw, 2732, 2612, 0, 0, 602, )
Completed 5/12
DRAM Request(Read) Issued for lw 1700 $t0 on Line 604

Clock Cycle 4222:
 Current CPU Blocking 
(sw, 1852, 2060, 5, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(sw, 2732, 2612, 0, 0, 602, )
Completed 6/12
DRAM Request(Read) Issued for lw 3808 $t1 on Line 605

Clock Cycle 4223:
 Current CPU Blocking 
(sw, 1852, 2060, 6, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(sw, 2732, 2612, 0, 0, 602, )(lw, 3808, $t1, 0, 0, 605, )
Completed 7/12
DRAM Request(Write) Issued for sw 2292 4568 on Line 606

Clock Cycle 4224:
 Current CPU Blocking 
(sw, 1852, 2060, 7, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(sw, 2732, 2612, 0, 0, 602, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2292, 4568, 0, 0, 606, )
Completed 8/12

Clock Cycle 4225:
 Current CPU Blocking $t1
(sw, 1852, 2060, 8, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 9/12

Clock Cycle 4226:
 Current CPU Blocking $t1
(sw, 1852, 2060, 9, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 10/12

Clock Cycle 4227:
 Current CPU Blocking $t1
(sw, 1852, 2060, 10, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 11/12

Clock Cycle 4228:
 Current CPU Blocking $t1
(sw, 1852, 2060, 11, 12, 599, )(lw, 1700, $t0, 0, 0, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 12/12
Finished Instruction sw 1852 2060 on Line 599

Clock Cycle 4229:
 Current CPU Blocking $t1
(lw, 1700, $t0, 0, 0, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Started lw 1700 $t0 on Line 604
Completed 1/2

Clock Cycle 4230:
 Current CPU Blocking $t1
(lw, 1700, $t0, 1, 2, 604, )(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1700 $t0 on Line 604

Clock Cycle 4231:
 Current CPU Blocking $t1
(lw, 3808, $t1, 0, 0, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Started lw 3808 $t1 on Line 605
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4232:
 Current CPU Blocking $t1
(lw, 3808, $t1, 1, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 2/22

Clock Cycle 4233:
 Current CPU Blocking $t1
(lw, 3808, $t1, 2, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 3/22

Clock Cycle 4234:
 Current CPU Blocking $t1
(lw, 3808, $t1, 3, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 4/22

Clock Cycle 4235:
 Current CPU Blocking $t1
(lw, 3808, $t1, 4, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 5/22

Clock Cycle 4236:
 Current CPU Blocking $t1
(lw, 3808, $t1, 5, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 6/22

Clock Cycle 4237:
 Current CPU Blocking $t1
(lw, 3808, $t1, 6, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 7/22

Clock Cycle 4238:
 Current CPU Blocking $t1
(lw, 3808, $t1, 7, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 8/22

Clock Cycle 4239:
 Current CPU Blocking $t1
(lw, 3808, $t1, 8, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 9/22

Clock Cycle 4240:
 Current CPU Blocking $t1
(lw, 3808, $t1, 9, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 10/22
Memory at 1852 = 2060

Clock Cycle 4241:
 Current CPU Blocking $t1
(lw, 3808, $t1, 10, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 11/22

Clock Cycle 4242:
 Current CPU Blocking $t1
(lw, 3808, $t1, 11, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 12/22

Clock Cycle 4243:
 Current CPU Blocking $t1
(lw, 3808, $t1, 12, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 13/22

Clock Cycle 4244:
 Current CPU Blocking $t1
(lw, 3808, $t1, 13, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 14/22

Clock Cycle 4245:
 Current CPU Blocking $t1
(lw, 3808, $t1, 14, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 15/22

Clock Cycle 4246:
 Current CPU Blocking $t1
(lw, 3808, $t1, 15, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 16/22

Clock Cycle 4247:
 Current CPU Blocking $t1
(lw, 3808, $t1, 16, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 17/22

Clock Cycle 4248:
 Current CPU Blocking $t1
(lw, 3808, $t1, 17, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 18/22

Clock Cycle 4249:
 Current CPU Blocking $t1
(lw, 3808, $t1, 18, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 19/22

Clock Cycle 4250:
 Current CPU Blocking $t1
(lw, 3808, $t1, 19, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 20/22

Clock Cycle 4251:
 Current CPU Blocking $t1
(lw, 3808, $t1, 20, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 21/22

Clock Cycle 4252:
 Current CPU Blocking $t1
(lw, 3808, $t1, 21, 22, 605, )(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3808 $t1 on Line 605

Clock Cycle 4253:
 Current CPU Blocking $t1
(sw, 2732, 2612, 0, 0, 602, )(sw, 2292, 4568, 0, 0, 606, )
Started sw 2732 2612 on Line 602
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,456
$t1 = 456

Clock Cycle 4254:
 Current CPU Blocking 
(sw, 2732, 2612, 1, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )
Completed 2/12
DRAM Request(Write) Issued for sw 3084 1384 on Line 608

Clock Cycle 4255:
 Current CPU Blocking 
(sw, 2732, 2612, 2, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(sw, 3084, 1384, 0, 0, 608, )
Completed 3/12
DRAM Request(Read) Issued for lw 680 $t2 on Line 609

Clock Cycle 4256:
 Current CPU Blocking 
(sw, 2732, 2612, 3, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(sw, 3084, 1384, 0, 0, 608, )(lw, 680, $t2, 0, 0, 609, )
Completed 4/12

Clock Cycle 4257:
 Current CPU Blocking $t2
(sw, 2732, 2612, 4, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 5/12

Clock Cycle 4258:
 Current CPU Blocking $t2
(sw, 2732, 2612, 5, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 6/12

Clock Cycle 4259:
 Current CPU Blocking $t2
(sw, 2732, 2612, 6, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 7/12

Clock Cycle 4260:
 Current CPU Blocking $t2
(sw, 2732, 2612, 7, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 8/12

Clock Cycle 4261:
 Current CPU Blocking $t2
(sw, 2732, 2612, 8, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 9/12

Clock Cycle 4262:
 Current CPU Blocking $t2
(sw, 2732, 2612, 9, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 10/12

Clock Cycle 4263:
 Current CPU Blocking $t2
(sw, 2732, 2612, 10, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 11/12

Clock Cycle 4264:
 Current CPU Blocking $t2
(sw, 2732, 2612, 11, 12, 602, )(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 12/12
Finished Instruction sw 2732 2612 on Line 602

Clock Cycle 4265:
 Current CPU Blocking $t2
(sw, 2292, 4568, 0, 0, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Started sw 2292 4568 on Line 606
Completed 1/2

Clock Cycle 4266:
 Current CPU Blocking $t2
(sw, 2292, 4568, 1, 2, 606, )(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 2/2
Finished Instruction sw 2292 4568 on Line 606

Clock Cycle 4267:
 Current CPU Blocking $t2
(lw, 680, $t2, 0, 0, 609, )(sw, 3084, 1384, 0, 0, 608, )
Started lw 680 $t2 on Line 609
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4268:
 Current CPU Blocking $t2
(lw, 680, $t2, 1, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 2/22

Clock Cycle 4269:
 Current CPU Blocking $t2
(lw, 680, $t2, 2, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 3/22

Clock Cycle 4270:
 Current CPU Blocking $t2
(lw, 680, $t2, 3, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 4/22

Clock Cycle 4271:
 Current CPU Blocking $t2
(lw, 680, $t2, 4, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 5/22

Clock Cycle 4272:
 Current CPU Blocking $t2
(lw, 680, $t2, 5, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 6/22

Clock Cycle 4273:
 Current CPU Blocking $t2
(lw, 680, $t2, 6, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 7/22

Clock Cycle 4274:
 Current CPU Blocking $t2
(lw, 680, $t2, 7, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 8/22

Clock Cycle 4275:
 Current CPU Blocking $t2
(lw, 680, $t2, 8, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 9/22

Clock Cycle 4276:
 Current CPU Blocking $t2
(lw, 680, $t2, 9, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 10/22
Memory at 2292 = 4568
Memory at 2732 = 2612

Clock Cycle 4277:
 Current CPU Blocking $t2
(lw, 680, $t2, 10, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 11/22

Clock Cycle 4278:
 Current CPU Blocking $t2
(lw, 680, $t2, 11, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 12/22

Clock Cycle 4279:
 Current CPU Blocking $t2
(lw, 680, $t2, 12, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 13/22

Clock Cycle 4280:
 Current CPU Blocking $t2
(lw, 680, $t2, 13, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 14/22

Clock Cycle 4281:
 Current CPU Blocking $t2
(lw, 680, $t2, 14, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 15/22

Clock Cycle 4282:
 Current CPU Blocking $t2
(lw, 680, $t2, 15, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 16/22

Clock Cycle 4283:
 Current CPU Blocking $t2
(lw, 680, $t2, 16, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 17/22

Clock Cycle 4284:
 Current CPU Blocking $t2
(lw, 680, $t2, 17, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 18/22

Clock Cycle 4285:
 Current CPU Blocking $t2
(lw, 680, $t2, 18, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 19/22

Clock Cycle 4286:
 Current CPU Blocking $t2
(lw, 680, $t2, 19, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 20/22

Clock Cycle 4287:
 Current CPU Blocking $t2
(lw, 680, $t2, 20, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 21/22

Clock Cycle 4288:
 Current CPU Blocking $t2
(lw, 680, $t2, 21, 22, 609, )(sw, 3084, 1384, 0, 0, 608, )
Completed 22/22
$t2 = 0
Finished Instruction lw 680 $t2 on Line 609

Clock Cycle 4289:
 Current CPU Blocking $t2
(sw, 3084, 1384, 0, 0, 608, )
Started sw 3084 1384 on Line 608
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t2,3096
$t4 = 3096

Clock Cycle 4290:
 Current CPU Blocking 
(sw, 3084, 1384, 1, 12, 608, )
Completed 2/12
addi$t1,$t3,2120
$t1 = 3504

Clock Cycle 4291:
 Current CPU Blocking 
(sw, 3084, 1384, 2, 12, 608, )
Completed 3/12
DRAM Request(Read) Issued for lw 1236 $t2 on Line 612

Clock Cycle 4292:
 Current CPU Blocking 
(sw, 3084, 1384, 3, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )
Completed 4/12
addi$t1,$t1,636
$t1 = 4140

Clock Cycle 4293:
 Current CPU Blocking 
(sw, 3084, 1384, 4, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )
Completed 5/12
DRAM Request(Read) Issued for lw 2044 $t1 on Line 614

Clock Cycle 4294:
 Current CPU Blocking 
(sw, 3084, 1384, 5, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 6/12

Clock Cycle 4295:
 Current CPU Blocking $t2
(sw, 3084, 1384, 6, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 7/12

Clock Cycle 4296:
 Current CPU Blocking $t2
(sw, 3084, 1384, 7, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 8/12

Clock Cycle 4297:
 Current CPU Blocking $t2
(sw, 3084, 1384, 8, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 9/12

Clock Cycle 4298:
 Current CPU Blocking $t2
(sw, 3084, 1384, 9, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 10/12

Clock Cycle 4299:
 Current CPU Blocking $t2
(sw, 3084, 1384, 10, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 11/12

Clock Cycle 4300:
 Current CPU Blocking $t2
(sw, 3084, 1384, 11, 12, 608, )(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 12/12
Finished Instruction sw 3084 1384 on Line 608

Clock Cycle 4301:
 Current CPU Blocking $t2
(lw, 1236, $t2, 0, 0, 612, )(lw, 2044, $t1, 0, 0, 614, )
Started lw 1236 $t2 on Line 612
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4302:
 Current CPU Blocking $t2
(lw, 1236, $t2, 1, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 2/22

Clock Cycle 4303:
 Current CPU Blocking $t2
(lw, 1236, $t2, 2, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 3/22

Clock Cycle 4304:
 Current CPU Blocking $t2
(lw, 1236, $t2, 3, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 4/22

Clock Cycle 4305:
 Current CPU Blocking $t2
(lw, 1236, $t2, 4, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 5/22

Clock Cycle 4306:
 Current CPU Blocking $t2
(lw, 1236, $t2, 5, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 6/22

Clock Cycle 4307:
 Current CPU Blocking $t2
(lw, 1236, $t2, 6, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 7/22

Clock Cycle 4308:
 Current CPU Blocking $t2
(lw, 1236, $t2, 7, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 8/22

Clock Cycle 4309:
 Current CPU Blocking $t2
(lw, 1236, $t2, 8, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 9/22

Clock Cycle 4310:
 Current CPU Blocking $t2
(lw, 1236, $t2, 9, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 10/22
Memory at 3084 = 1384

Clock Cycle 4311:
 Current CPU Blocking $t2
(lw, 1236, $t2, 10, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 11/22

Clock Cycle 4312:
 Current CPU Blocking $t2
(lw, 1236, $t2, 11, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 12/22

Clock Cycle 4313:
 Current CPU Blocking $t2
(lw, 1236, $t2, 12, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 13/22

Clock Cycle 4314:
 Current CPU Blocking $t2
(lw, 1236, $t2, 13, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 14/22

Clock Cycle 4315:
 Current CPU Blocking $t2
(lw, 1236, $t2, 14, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 15/22

Clock Cycle 4316:
 Current CPU Blocking $t2
(lw, 1236, $t2, 15, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 16/22

Clock Cycle 4317:
 Current CPU Blocking $t2
(lw, 1236, $t2, 16, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 17/22

Clock Cycle 4318:
 Current CPU Blocking $t2
(lw, 1236, $t2, 17, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 18/22

Clock Cycle 4319:
 Current CPU Blocking $t2
(lw, 1236, $t2, 18, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 19/22

Clock Cycle 4320:
 Current CPU Blocking $t2
(lw, 1236, $t2, 19, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 20/22

Clock Cycle 4321:
 Current CPU Blocking $t2
(lw, 1236, $t2, 20, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 21/22

Clock Cycle 4322:
 Current CPU Blocking $t2
(lw, 1236, $t2, 21, 22, 612, )(lw, 2044, $t1, 0, 0, 614, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1236 $t2 on Line 612

Clock Cycle 4323:
 Current CPU Blocking $t2
(lw, 2044, $t1, 0, 0, 614, )
Started lw 2044 $t1 on Line 614
Completed 1/2
DRAM Request(Read) Issued for lw 2220 $t2 on Line 615

Clock Cycle 4324:
 Current CPU Blocking 
(lw, 2044, $t1, 1, 2, 614, )(lw, 2220, $t2, 0, 0, 615, )
Completed 2/2
$t1 = 1104
Finished Instruction lw 2044 $t1 on Line 614

Clock Cycle 4325:
 Current CPU Blocking $t2
(lw, 2220, $t2, 0, 0, 615, )
Started lw 2220 $t2 on Line 615
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4326:
 Current CPU Blocking $t2
(lw, 2220, $t2, 1, 12, 615, )
Completed 2/12

Clock Cycle 4327:
 Current CPU Blocking $t2
(lw, 2220, $t2, 2, 12, 615, )
Completed 3/12

Clock Cycle 4328:
 Current CPU Blocking $t2
(lw, 2220, $t2, 3, 12, 615, )
Completed 4/12

Clock Cycle 4329:
 Current CPU Blocking $t2
(lw, 2220, $t2, 4, 12, 615, )
Completed 5/12

Clock Cycle 4330:
 Current CPU Blocking $t2
(lw, 2220, $t2, 5, 12, 615, )
Completed 6/12

Clock Cycle 4331:
 Current CPU Blocking $t2
(lw, 2220, $t2, 6, 12, 615, )
Completed 7/12

Clock Cycle 4332:
 Current CPU Blocking $t2
(lw, 2220, $t2, 7, 12, 615, )
Completed 8/12

Clock Cycle 4333:
 Current CPU Blocking $t2
(lw, 2220, $t2, 8, 12, 615, )
Completed 9/12

Clock Cycle 4334:
 Current CPU Blocking $t2
(lw, 2220, $t2, 9, 12, 615, )
Completed 10/12

Clock Cycle 4335:
 Current CPU Blocking $t2
(lw, 2220, $t2, 10, 12, 615, )
Completed 11/12

Clock Cycle 4336:
 Current CPU Blocking $t2
(lw, 2220, $t2, 11, 12, 615, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2220 $t2 on Line 615

Clock Cycle 4337:
 Current CPU Blocking $t2

addi$t2,$t1,760
$t2 = 1864

Clock Cycle 4338:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 816 1104 on Line 617

Clock Cycle 4339:
 Current CPU Blocking 
(sw, 816, 1104, 0, 0, 617, )
Started sw 816 1104 on Line 617
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2884 $t2 on Line 618

Clock Cycle 4340:
 Current CPU Blocking 
(sw, 816, 1104, 1, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 2/12

Clock Cycle 4341:
 Current CPU Blocking $t2
(sw, 816, 1104, 2, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 3/12

Clock Cycle 4342:
 Current CPU Blocking $t2
(sw, 816, 1104, 3, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 4/12

Clock Cycle 4343:
 Current CPU Blocking $t2
(sw, 816, 1104, 4, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 5/12

Clock Cycle 4344:
 Current CPU Blocking $t2
(sw, 816, 1104, 5, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 6/12

Clock Cycle 4345:
 Current CPU Blocking $t2
(sw, 816, 1104, 6, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 7/12

Clock Cycle 4346:
 Current CPU Blocking $t2
(sw, 816, 1104, 7, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 8/12

Clock Cycle 4347:
 Current CPU Blocking $t2
(sw, 816, 1104, 8, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 9/12

Clock Cycle 4348:
 Current CPU Blocking $t2
(sw, 816, 1104, 9, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 10/12

Clock Cycle 4349:
 Current CPU Blocking $t2
(sw, 816, 1104, 10, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 11/12

Clock Cycle 4350:
 Current CPU Blocking $t2
(sw, 816, 1104, 11, 12, 617, )(lw, 2884, $t2, 0, 0, 618, )
Completed 12/12
Finished Instruction sw 816 1104 on Line 617

Clock Cycle 4351:
 Current CPU Blocking $t2
(lw, 2884, $t2, 0, 0, 618, )
Started lw 2884 $t2 on Line 618
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4352:
 Current CPU Blocking $t2
(lw, 2884, $t2, 1, 22, 618, )
Completed 2/22

Clock Cycle 4353:
 Current CPU Blocking $t2
(lw, 2884, $t2, 2, 22, 618, )
Completed 3/22

Clock Cycle 4354:
 Current CPU Blocking $t2
(lw, 2884, $t2, 3, 22, 618, )
Completed 4/22

Clock Cycle 4355:
 Current CPU Blocking $t2
(lw, 2884, $t2, 4, 22, 618, )
Completed 5/22

Clock Cycle 4356:
 Current CPU Blocking $t2
(lw, 2884, $t2, 5, 22, 618, )
Completed 6/22

Clock Cycle 4357:
 Current CPU Blocking $t2
(lw, 2884, $t2, 6, 22, 618, )
Completed 7/22

Clock Cycle 4358:
 Current CPU Blocking $t2
(lw, 2884, $t2, 7, 22, 618, )
Completed 8/22

Clock Cycle 4359:
 Current CPU Blocking $t2
(lw, 2884, $t2, 8, 22, 618, )
Completed 9/22

Clock Cycle 4360:
 Current CPU Blocking $t2
(lw, 2884, $t2, 9, 22, 618, )
Completed 10/22
Memory at 816 = 1104

Clock Cycle 4361:
 Current CPU Blocking $t2
(lw, 2884, $t2, 10, 22, 618, )
Completed 11/22

Clock Cycle 4362:
 Current CPU Blocking $t2
(lw, 2884, $t2, 11, 22, 618, )
Completed 12/22

Clock Cycle 4363:
 Current CPU Blocking $t2
(lw, 2884, $t2, 12, 22, 618, )
Completed 13/22

Clock Cycle 4364:
 Current CPU Blocking $t2
(lw, 2884, $t2, 13, 22, 618, )
Completed 14/22

Clock Cycle 4365:
 Current CPU Blocking $t2
(lw, 2884, $t2, 14, 22, 618, )
Completed 15/22

Clock Cycle 4366:
 Current CPU Blocking $t2
(lw, 2884, $t2, 15, 22, 618, )
Completed 16/22

Clock Cycle 4367:
 Current CPU Blocking $t2
(lw, 2884, $t2, 16, 22, 618, )
Completed 17/22

Clock Cycle 4368:
 Current CPU Blocking $t2
(lw, 2884, $t2, 17, 22, 618, )
Completed 18/22

Clock Cycle 4369:
 Current CPU Blocking $t2
(lw, 2884, $t2, 18, 22, 618, )
Completed 19/22

Clock Cycle 4370:
 Current CPU Blocking $t2
(lw, 2884, $t2, 19, 22, 618, )
Completed 20/22

Clock Cycle 4371:
 Current CPU Blocking $t2
(lw, 2884, $t2, 20, 22, 618, )
Completed 21/22

Clock Cycle 4372:
 Current CPU Blocking $t2
(lw, 2884, $t2, 21, 22, 618, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2884 $t2 on Line 618

Clock Cycle 4373:
 Current CPU Blocking $t2

addi$t0,$t2,2708
$t0 = 2708

Clock Cycle 4374:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3652 1384 on Line 620

Clock Cycle 4375:
 Current CPU Blocking 
(sw, 3652, 1384, 0, 0, 620, )
Started sw 3652 1384 on Line 620
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 752 $t4 on Line 621

Clock Cycle 4376:
 Current CPU Blocking 
(sw, 3652, 1384, 1, 12, 620, )(lw, 752, $t4, 0, 0, 621, )
Completed 2/12
DRAM Request(Read) Issued for lw 2384 $t1 on Line 622

Clock Cycle 4377:
 Current CPU Blocking 
(sw, 3652, 1384, 2, 12, 620, )(lw, 752, $t4, 0, 0, 621, )(lw, 2384, $t1, 0, 0, 622, )
Completed 3/12
DRAM Request(Write) Issued for sw 2888 2708 on Line 623

Clock Cycle 4378:
 Current CPU Blocking 
(sw, 3652, 1384, 3, 12, 620, )(lw, 752, $t4, 0, 0, 621, )(lw, 2384, $t1, 0, 0, 622, )(sw, 2888, 2708, 0, 0, 623, )
Completed 4/12

Clock Cycle 4379:
 Current CPU Blocking $t1
(sw, 3652, 1384, 4, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 5/12

Clock Cycle 4380:
 Current CPU Blocking $t1
(sw, 3652, 1384, 5, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 6/12

Clock Cycle 4381:
 Current CPU Blocking $t1
(sw, 3652, 1384, 6, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 7/12

Clock Cycle 4382:
 Current CPU Blocking $t1
(sw, 3652, 1384, 7, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 8/12

Clock Cycle 4383:
 Current CPU Blocking $t1
(sw, 3652, 1384, 8, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 9/12

Clock Cycle 4384:
 Current CPU Blocking $t1
(sw, 3652, 1384, 9, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 10/12

Clock Cycle 4385:
 Current CPU Blocking $t1
(sw, 3652, 1384, 10, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 11/12

Clock Cycle 4386:
 Current CPU Blocking $t1
(sw, 3652, 1384, 11, 12, 620, )(lw, 2384, $t1, 0, 0, 622, )(lw, 752, $t4, 0, 0, 621, )(sw, 2888, 2708, 0, 0, 623, )
Completed 12/12
Finished Instruction sw 3652 1384 on Line 620

Clock Cycle 4387:
 Current CPU Blocking $t1
(lw, 2384, $t1, 0, 0, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Started lw 2384 $t1 on Line 622
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4388:
 Current CPU Blocking $t1
(lw, 2384, $t1, 1, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 2/22

Clock Cycle 4389:
 Current CPU Blocking $t1
(lw, 2384, $t1, 2, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 3/22

Clock Cycle 4390:
 Current CPU Blocking $t1
(lw, 2384, $t1, 3, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 4/22

Clock Cycle 4391:
 Current CPU Blocking $t1
(lw, 2384, $t1, 4, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 5/22

Clock Cycle 4392:
 Current CPU Blocking $t1
(lw, 2384, $t1, 5, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 6/22

Clock Cycle 4393:
 Current CPU Blocking $t1
(lw, 2384, $t1, 6, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 7/22

Clock Cycle 4394:
 Current CPU Blocking $t1
(lw, 2384, $t1, 7, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 8/22

Clock Cycle 4395:
 Current CPU Blocking $t1
(lw, 2384, $t1, 8, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 9/22

Clock Cycle 4396:
 Current CPU Blocking $t1
(lw, 2384, $t1, 9, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 10/22
Memory at 3652 = 1384

Clock Cycle 4397:
 Current CPU Blocking $t1
(lw, 2384, $t1, 10, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 11/22

Clock Cycle 4398:
 Current CPU Blocking $t1
(lw, 2384, $t1, 11, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 12/22

Clock Cycle 4399:
 Current CPU Blocking $t1
(lw, 2384, $t1, 12, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 13/22

Clock Cycle 4400:
 Current CPU Blocking $t1
(lw, 2384, $t1, 13, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 14/22

Clock Cycle 4401:
 Current CPU Blocking $t1
(lw, 2384, $t1, 14, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 15/22

Clock Cycle 4402:
 Current CPU Blocking $t1
(lw, 2384, $t1, 15, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 16/22

Clock Cycle 4403:
 Current CPU Blocking $t1
(lw, 2384, $t1, 16, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 17/22

Clock Cycle 4404:
 Current CPU Blocking $t1
(lw, 2384, $t1, 17, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 18/22

Clock Cycle 4405:
 Current CPU Blocking $t1
(lw, 2384, $t1, 18, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 19/22

Clock Cycle 4406:
 Current CPU Blocking $t1
(lw, 2384, $t1, 19, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 20/22

Clock Cycle 4407:
 Current CPU Blocking $t1
(lw, 2384, $t1, 20, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 21/22

Clock Cycle 4408:
 Current CPU Blocking $t1
(lw, 2384, $t1, 21, 22, 622, )(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2384 $t1 on Line 622

Clock Cycle 4409:
 Current CPU Blocking $t1
(sw, 2888, 2708, 0, 0, 623, )(lw, 752, $t4, 0, 0, 621, )
Started sw 2888 2708 on Line 623
Completed 1/2
addi$t1,$t2,164
$t1 = 164

Clock Cycle 4410:
 Current CPU Blocking 
(sw, 2888, 2708, 1, 2, 623, )(lw, 752, $t4, 0, 0, 621, )
Completed 2/2
Finished Instruction sw 2888 2708 on Line 623
addi$t1,$t2,2044
$t1 = 2044

Clock Cycle 4411:
 Current CPU Blocking 
(lw, 752, $t4, 0, 0, 621, )
Started lw 752 $t4 on Line 621
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t0,2432
$t0 = 5140

Clock Cycle 4412:
 Current CPU Blocking 
(lw, 752, $t4, 1, 22, 621, )
Completed 2/22

Clock Cycle 4413:
 Current CPU Blocking $t4
(lw, 752, $t4, 2, 22, 621, )
Completed 3/22

Clock Cycle 4414:
 Current CPU Blocking $t4
(lw, 752, $t4, 3, 22, 621, )
Completed 4/22

Clock Cycle 4415:
 Current CPU Blocking $t4
(lw, 752, $t4, 4, 22, 621, )
Completed 5/22

Clock Cycle 4416:
 Current CPU Blocking $t4
(lw, 752, $t4, 5, 22, 621, )
Completed 6/22

Clock Cycle 4417:
 Current CPU Blocking $t4
(lw, 752, $t4, 6, 22, 621, )
Completed 7/22

Clock Cycle 4418:
 Current CPU Blocking $t4
(lw, 752, $t4, 7, 22, 621, )
Completed 8/22

Clock Cycle 4419:
 Current CPU Blocking $t4
(lw, 752, $t4, 8, 22, 621, )
Completed 9/22

Clock Cycle 4420:
 Current CPU Blocking $t4
(lw, 752, $t4, 9, 22, 621, )
Completed 10/22
Memory at 2888 = 2708

Clock Cycle 4421:
 Current CPU Blocking $t4
(lw, 752, $t4, 10, 22, 621, )
Completed 11/22

Clock Cycle 4422:
 Current CPU Blocking $t4
(lw, 752, $t4, 11, 22, 621, )
Completed 12/22

Clock Cycle 4423:
 Current CPU Blocking $t4
(lw, 752, $t4, 12, 22, 621, )
Completed 13/22

Clock Cycle 4424:
 Current CPU Blocking $t4
(lw, 752, $t4, 13, 22, 621, )
Completed 14/22

Clock Cycle 4425:
 Current CPU Blocking $t4
(lw, 752, $t4, 14, 22, 621, )
Completed 15/22

Clock Cycle 4426:
 Current CPU Blocking $t4
(lw, 752, $t4, 15, 22, 621, )
Completed 16/22

Clock Cycle 4427:
 Current CPU Blocking $t4
(lw, 752, $t4, 16, 22, 621, )
Completed 17/22

Clock Cycle 4428:
 Current CPU Blocking $t4
(lw, 752, $t4, 17, 22, 621, )
Completed 18/22

Clock Cycle 4429:
 Current CPU Blocking $t4
(lw, 752, $t4, 18, 22, 621, )
Completed 19/22

Clock Cycle 4430:
 Current CPU Blocking $t4
(lw, 752, $t4, 19, 22, 621, )
Completed 20/22

Clock Cycle 4431:
 Current CPU Blocking $t4
(lw, 752, $t4, 20, 22, 621, )
Completed 21/22

Clock Cycle 4432:
 Current CPU Blocking $t4
(lw, 752, $t4, 21, 22, 621, )
Completed 22/22
$t4 = 0
Finished Instruction lw 752 $t4 on Line 621

Clock Cycle 4433:
 Current CPU Blocking $t4

addi$t1,$t4,2464
$t1 = 2464

Clock Cycle 4434:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3640 1384 on Line 628

Clock Cycle 4435:
 Current CPU Blocking 
(sw, 3640, 1384, 0, 0, 628, )
Started sw 3640 1384 on Line 628
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 604 0 on Line 629

Clock Cycle 4436:
 Current CPU Blocking 
(sw, 3640, 1384, 1, 12, 628, )(sw, 604, 0, 0, 0, 629, )
Completed 2/12
addi$t1,$t0,1204
$t1 = 6344

Clock Cycle 4437:
 Current CPU Blocking 
(sw, 3640, 1384, 2, 12, 628, )(sw, 604, 0, 0, 0, 629, )
Completed 3/12
addi$t0,$t2,1940
$t0 = 1940

Clock Cycle 4438:
 Current CPU Blocking 
(sw, 3640, 1384, 3, 12, 628, )(sw, 604, 0, 0, 0, 629, )
Completed 4/12
DRAM Request(Read) Issued for lw 1788 $t0 on Line 632

Clock Cycle 4439:
 Current CPU Blocking 
(sw, 3640, 1384, 4, 12, 628, )(sw, 604, 0, 0, 0, 629, )(lw, 1788, $t0, 0, 0, 632, )
Completed 5/12
addi$t3,$t4,1432
$t3 = 1432

Clock Cycle 4440:
 Current CPU Blocking 
(sw, 3640, 1384, 5, 12, 628, )(sw, 604, 0, 0, 0, 629, )(lw, 1788, $t0, 0, 0, 632, )
Completed 6/12
DRAM Request(Read) Issued for lw 1408 $t4 on Line 634

Clock Cycle 4441:
 Current CPU Blocking 
(sw, 3640, 1384, 6, 12, 628, )(sw, 604, 0, 0, 0, 629, )(lw, 1788, $t0, 0, 0, 632, )(lw, 1408, $t4, 0, 0, 634, )
Completed 7/12

Clock Cycle 4442:
 Current CPU Blocking $t0
(sw, 3640, 1384, 7, 12, 628, )(lw, 1788, $t0, 0, 0, 632, )(sw, 604, 0, 0, 0, 629, )(lw, 1408, $t4, 0, 0, 634, )
Completed 8/12

Clock Cycle 4443:
 Current CPU Blocking $t0
(sw, 3640, 1384, 8, 12, 628, )(lw, 1788, $t0, 0, 0, 632, )(sw, 604, 0, 0, 0, 629, )(lw, 1408, $t4, 0, 0, 634, )
Completed 9/12

Clock Cycle 4444:
 Current CPU Blocking $t0
(sw, 3640, 1384, 9, 12, 628, )(lw, 1788, $t0, 0, 0, 632, )(sw, 604, 0, 0, 0, 629, )(lw, 1408, $t4, 0, 0, 634, )
Completed 10/12

Clock Cycle 4445:
 Current CPU Blocking $t0
(sw, 3640, 1384, 10, 12, 628, )(lw, 1788, $t0, 0, 0, 632, )(sw, 604, 0, 0, 0, 629, )(lw, 1408, $t4, 0, 0, 634, )
Completed 11/12

Clock Cycle 4446:
 Current CPU Blocking $t0
(sw, 3640, 1384, 11, 12, 628, )(lw, 1788, $t0, 0, 0, 632, )(sw, 604, 0, 0, 0, 629, )(lw, 1408, $t4, 0, 0, 634, )
Completed 12/12
Finished Instruction sw 3640 1384 on Line 628

Clock Cycle 4447:
 Current CPU Blocking $t0
(lw, 1788, $t0, 0, 0, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Started lw 1788 $t0 on Line 632
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4448:
 Current CPU Blocking $t0
(lw, 1788, $t0, 1, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 2/22

Clock Cycle 4449:
 Current CPU Blocking $t0
(lw, 1788, $t0, 2, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 3/22

Clock Cycle 4450:
 Current CPU Blocking $t0
(lw, 1788, $t0, 3, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 4/22

Clock Cycle 4451:
 Current CPU Blocking $t0
(lw, 1788, $t0, 4, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 5/22

Clock Cycle 4452:
 Current CPU Blocking $t0
(lw, 1788, $t0, 5, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 6/22

Clock Cycle 4453:
 Current CPU Blocking $t0
(lw, 1788, $t0, 6, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 7/22

Clock Cycle 4454:
 Current CPU Blocking $t0
(lw, 1788, $t0, 7, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 8/22

Clock Cycle 4455:
 Current CPU Blocking $t0
(lw, 1788, $t0, 8, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 9/22

Clock Cycle 4456:
 Current CPU Blocking $t0
(lw, 1788, $t0, 9, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 10/22
Memory at 3640 = 1384

Clock Cycle 4457:
 Current CPU Blocking $t0
(lw, 1788, $t0, 10, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 11/22

Clock Cycle 4458:
 Current CPU Blocking $t0
(lw, 1788, $t0, 11, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 12/22

Clock Cycle 4459:
 Current CPU Blocking $t0
(lw, 1788, $t0, 12, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 13/22

Clock Cycle 4460:
 Current CPU Blocking $t0
(lw, 1788, $t0, 13, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 14/22

Clock Cycle 4461:
 Current CPU Blocking $t0
(lw, 1788, $t0, 14, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 15/22

Clock Cycle 4462:
 Current CPU Blocking $t0
(lw, 1788, $t0, 15, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 16/22

Clock Cycle 4463:
 Current CPU Blocking $t0
(lw, 1788, $t0, 16, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 17/22

Clock Cycle 4464:
 Current CPU Blocking $t0
(lw, 1788, $t0, 17, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 18/22

Clock Cycle 4465:
 Current CPU Blocking $t0
(lw, 1788, $t0, 18, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 19/22

Clock Cycle 4466:
 Current CPU Blocking $t0
(lw, 1788, $t0, 19, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 20/22

Clock Cycle 4467:
 Current CPU Blocking $t0
(lw, 1788, $t0, 20, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 21/22

Clock Cycle 4468:
 Current CPU Blocking $t0
(lw, 1788, $t0, 21, 22, 632, )(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1788 $t0 on Line 632

Clock Cycle 4469:
 Current CPU Blocking $t0
(lw, 1408, $t4, 0, 0, 634, )(sw, 604, 0, 0, 0, 629, )
Started lw 1408 $t4 on Line 634
Completed 1/2
DRAM Request(Read) Issued for lw 1148 $t0 on Line 635

Clock Cycle 4470:
 Current CPU Blocking 
(lw, 1408, $t4, 1, 2, 634, )(lw, 1148, $t0, 0, 0, 635, )(sw, 604, 0, 0, 0, 629, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1408 $t4 on Line 634
addi$t2,$t3,880
$t2 = 2312

Clock Cycle 4471:
 Current CPU Blocking 
(lw, 1148, $t0, 0, 0, 635, )(sw, 604, 0, 0, 0, 629, )
Started lw 1148 $t0 on Line 635
Completed 1/2
addi$t1,$t3,920
$t1 = 2352

Clock Cycle 4472:
 Current CPU Blocking 
(lw, 1148, $t0, 1, 2, 635, )(sw, 604, 0, 0, 0, 629, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1148 $t0 on Line 635
DRAM Request(Read) Issued for lw 2628 $t4 on Line 638

Clock Cycle 4473:
 Current CPU Blocking 
(sw, 604, 0, 0, 0, 629, )(lw, 2628, $t4, 0, 0, 638, )
Started sw 604 0 on Line 629
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t1,2320
$t1 = 4672

Clock Cycle 4474:
 Current CPU Blocking 
(sw, 604, 0, 1, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 2/12
addi$t0,$t2,1568
$t0 = 3880

Clock Cycle 4475:
 Current CPU Blocking 
(sw, 604, 0, 2, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 3/12

Clock Cycle 4476:
 Current CPU Blocking $t4
(sw, 604, 0, 3, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 4/12

Clock Cycle 4477:
 Current CPU Blocking $t4
(sw, 604, 0, 4, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 5/12

Clock Cycle 4478:
 Current CPU Blocking $t4
(sw, 604, 0, 5, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 6/12

Clock Cycle 4479:
 Current CPU Blocking $t4
(sw, 604, 0, 6, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 7/12

Clock Cycle 4480:
 Current CPU Blocking $t4
(sw, 604, 0, 7, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 8/12

Clock Cycle 4481:
 Current CPU Blocking $t4
(sw, 604, 0, 8, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 9/12

Clock Cycle 4482:
 Current CPU Blocking $t4
(sw, 604, 0, 9, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 10/12

Clock Cycle 4483:
 Current CPU Blocking $t4
(sw, 604, 0, 10, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 11/12

Clock Cycle 4484:
 Current CPU Blocking $t4
(sw, 604, 0, 11, 12, 629, )(lw, 2628, $t4, 0, 0, 638, )
Completed 12/12
Finished Instruction sw 604 0 on Line 629

Clock Cycle 4485:
 Current CPU Blocking $t4
(lw, 2628, $t4, 0, 0, 638, )
Started lw 2628 $t4 on Line 638
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4486:
 Current CPU Blocking $t4
(lw, 2628, $t4, 1, 22, 638, )
Completed 2/22

Clock Cycle 4487:
 Current CPU Blocking $t4
(lw, 2628, $t4, 2, 22, 638, )
Completed 3/22

Clock Cycle 4488:
 Current CPU Blocking $t4
(lw, 2628, $t4, 3, 22, 638, )
Completed 4/22

Clock Cycle 4489:
 Current CPU Blocking $t4
(lw, 2628, $t4, 4, 22, 638, )
Completed 5/22

Clock Cycle 4490:
 Current CPU Blocking $t4
(lw, 2628, $t4, 5, 22, 638, )
Completed 6/22

Clock Cycle 4491:
 Current CPU Blocking $t4
(lw, 2628, $t4, 6, 22, 638, )
Completed 7/22

Clock Cycle 4492:
 Current CPU Blocking $t4
(lw, 2628, $t4, 7, 22, 638, )
Completed 8/22

Clock Cycle 4493:
 Current CPU Blocking $t4
(lw, 2628, $t4, 8, 22, 638, )
Completed 9/22

Clock Cycle 4494:
 Current CPU Blocking $t4
(lw, 2628, $t4, 9, 22, 638, )
Completed 10/22

Clock Cycle 4495:
 Current CPU Blocking $t4
(lw, 2628, $t4, 10, 22, 638, )
Completed 11/22

Clock Cycle 4496:
 Current CPU Blocking $t4
(lw, 2628, $t4, 11, 22, 638, )
Completed 12/22

Clock Cycle 4497:
 Current CPU Blocking $t4
(lw, 2628, $t4, 12, 22, 638, )
Completed 13/22

Clock Cycle 4498:
 Current CPU Blocking $t4
(lw, 2628, $t4, 13, 22, 638, )
Completed 14/22

Clock Cycle 4499:
 Current CPU Blocking $t4
(lw, 2628, $t4, 14, 22, 638, )
Completed 15/22

Clock Cycle 4500:
 Current CPU Blocking $t4
(lw, 2628, $t4, 15, 22, 638, )
Completed 16/22

Clock Cycle 4501:
 Current CPU Blocking $t4
(lw, 2628, $t4, 16, 22, 638, )
Completed 17/22

Clock Cycle 4502:
 Current CPU Blocking $t4
(lw, 2628, $t4, 17, 22, 638, )
Completed 18/22

Clock Cycle 4503:
 Current CPU Blocking $t4
(lw, 2628, $t4, 18, 22, 638, )
Completed 19/22

Clock Cycle 4504:
 Current CPU Blocking $t4
(lw, 2628, $t4, 19, 22, 638, )
Completed 20/22

Clock Cycle 4505:
 Current CPU Blocking $t4
(lw, 2628, $t4, 20, 22, 638, )
Completed 21/22

Clock Cycle 4506:
 Current CPU Blocking $t4
(lw, 2628, $t4, 21, 22, 638, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2628 $t4 on Line 638

Clock Cycle 4507:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 48 0 on Line 641

Clock Cycle 4508:
 Current CPU Blocking 
(sw, 48, 0, 0, 0, 641, )
Started sw 48 0 on Line 641
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2148 4672 on Line 642

Clock Cycle 4509:
 Current CPU Blocking 
(sw, 48, 0, 1, 12, 641, )(sw, 2148, 4672, 0, 0, 642, )
Completed 2/12
DRAM Request(Read) Issued for lw 876 $t0 on Line 643

Clock Cycle 4510:
 Current CPU Blocking 
(sw, 48, 0, 2, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )
Completed 3/12
DRAM Request(Read) Issued for lw 3624 $t4 on Line 644

Clock Cycle 4511:
 Current CPU Blocking 
(sw, 48, 0, 3, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 4/12

Clock Cycle 4512:
 Current CPU Blocking $t0
(sw, 48, 0, 4, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 5/12

Clock Cycle 4513:
 Current CPU Blocking $t0
(sw, 48, 0, 5, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 6/12

Clock Cycle 4514:
 Current CPU Blocking $t0
(sw, 48, 0, 6, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 7/12

Clock Cycle 4515:
 Current CPU Blocking $t0
(sw, 48, 0, 7, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 8/12

Clock Cycle 4516:
 Current CPU Blocking $t0
(sw, 48, 0, 8, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 9/12

Clock Cycle 4517:
 Current CPU Blocking $t0
(sw, 48, 0, 9, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 10/12

Clock Cycle 4518:
 Current CPU Blocking $t0
(sw, 48, 0, 10, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 11/12

Clock Cycle 4519:
 Current CPU Blocking $t0
(sw, 48, 0, 11, 12, 641, )(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 12/12
Finished Instruction sw 48 0 on Line 641

Clock Cycle 4520:
 Current CPU Blocking $t0
(lw, 876, $t0, 0, 0, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Started lw 876 $t0 on Line 643
Completed 1/2

Clock Cycle 4521:
 Current CPU Blocking $t0
(lw, 876, $t0, 1, 2, 643, )(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Completed 2/2
$t0 = 0
Finished Instruction lw 876 $t0 on Line 643

Clock Cycle 4522:
 Current CPU Blocking $t0
(sw, 2148, 4672, 0, 0, 642, )(lw, 3624, $t4, 0, 0, 644, )
Started sw 2148 4672 on Line 642
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1132 0 on Line 645

Clock Cycle 4523:
 Current CPU Blocking 
(sw, 2148, 4672, 1, 22, 642, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 2/22
DRAM Request(Write) Issued for sw 2100 0 on Line 646

Clock Cycle 4524:
 Current CPU Blocking 
(sw, 2148, 4672, 2, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 3/22
DRAM Request(Write) Issued for sw 2144 0 on Line 647

Clock Cycle 4525:
 Current CPU Blocking 
(sw, 2148, 4672, 3, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 4/22
addi$t1,$t3,1920
$t1 = 3352

Clock Cycle 4526:
 Current CPU Blocking 
(sw, 2148, 4672, 4, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 5/22

Clock Cycle 4527:
 Current CPU Blocking $t4
(sw, 2148, 4672, 5, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 6/22

Clock Cycle 4528:
 Current CPU Blocking $t4
(sw, 2148, 4672, 6, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 7/22

Clock Cycle 4529:
 Current CPU Blocking $t4
(sw, 2148, 4672, 7, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 8/22

Clock Cycle 4530:
 Current CPU Blocking $t4
(sw, 2148, 4672, 8, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 9/22

Clock Cycle 4531:
 Current CPU Blocking $t4
(sw, 2148, 4672, 9, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 10/22

Clock Cycle 4532:
 Current CPU Blocking $t4
(sw, 2148, 4672, 10, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 11/22

Clock Cycle 4533:
 Current CPU Blocking $t4
(sw, 2148, 4672, 11, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 12/22

Clock Cycle 4534:
 Current CPU Blocking $t4
(sw, 2148, 4672, 12, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 13/22

Clock Cycle 4535:
 Current CPU Blocking $t4
(sw, 2148, 4672, 13, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 14/22

Clock Cycle 4536:
 Current CPU Blocking $t4
(sw, 2148, 4672, 14, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 15/22

Clock Cycle 4537:
 Current CPU Blocking $t4
(sw, 2148, 4672, 15, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 16/22

Clock Cycle 4538:
 Current CPU Blocking $t4
(sw, 2148, 4672, 16, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 17/22

Clock Cycle 4539:
 Current CPU Blocking $t4
(sw, 2148, 4672, 17, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 18/22

Clock Cycle 4540:
 Current CPU Blocking $t4
(sw, 2148, 4672, 18, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 19/22

Clock Cycle 4541:
 Current CPU Blocking $t4
(sw, 2148, 4672, 19, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 20/22

Clock Cycle 4542:
 Current CPU Blocking $t4
(sw, 2148, 4672, 20, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 21/22

Clock Cycle 4543:
 Current CPU Blocking $t4
(sw, 2148, 4672, 21, 22, 642, )(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 22/22
Finished Instruction sw 2148 4672 on Line 642

Clock Cycle 4544:
 Current CPU Blocking $t4
(sw, 2100, 0, 0, 0, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Started sw 2100 0 on Line 646
Completed 1/2

Clock Cycle 4545:
 Current CPU Blocking $t4
(sw, 2100, 0, 1, 2, 646, )(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 2/2
Finished Instruction sw 2100 0 on Line 646

Clock Cycle 4546:
 Current CPU Blocking $t4
(sw, 2144, 0, 0, 0, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Started sw 2144 0 on Line 647
Completed 1/2

Clock Cycle 4547:
 Current CPU Blocking $t4
(sw, 2144, 0, 1, 2, 647, )(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 2/2
Finished Instruction sw 2144 0 on Line 647

Clock Cycle 4548:
 Current CPU Blocking $t4
(lw, 3624, $t4, 0, 0, 644, )(sw, 1132, 0, 0, 0, 645, )
Started lw 3624 $t4 on Line 644
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4549:
 Current CPU Blocking $t4
(lw, 3624, $t4, 1, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 2/22

Clock Cycle 4550:
 Current CPU Blocking $t4
(lw, 3624, $t4, 2, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 3/22

Clock Cycle 4551:
 Current CPU Blocking $t4
(lw, 3624, $t4, 3, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 4/22

Clock Cycle 4552:
 Current CPU Blocking $t4
(lw, 3624, $t4, 4, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 5/22

Clock Cycle 4553:
 Current CPU Blocking $t4
(lw, 3624, $t4, 5, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 6/22

Clock Cycle 4554:
 Current CPU Blocking $t4
(lw, 3624, $t4, 6, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 7/22

Clock Cycle 4555:
 Current CPU Blocking $t4
(lw, 3624, $t4, 7, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 8/22

Clock Cycle 4556:
 Current CPU Blocking $t4
(lw, 3624, $t4, 8, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 9/22

Clock Cycle 4557:
 Current CPU Blocking $t4
(lw, 3624, $t4, 9, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 10/22
Memory at 2148 = 4672

Clock Cycle 4558:
 Current CPU Blocking $t4
(lw, 3624, $t4, 10, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 11/22

Clock Cycle 4559:
 Current CPU Blocking $t4
(lw, 3624, $t4, 11, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 12/22

Clock Cycle 4560:
 Current CPU Blocking $t4
(lw, 3624, $t4, 12, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 13/22

Clock Cycle 4561:
 Current CPU Blocking $t4
(lw, 3624, $t4, 13, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 14/22

Clock Cycle 4562:
 Current CPU Blocking $t4
(lw, 3624, $t4, 14, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 15/22

Clock Cycle 4563:
 Current CPU Blocking $t4
(lw, 3624, $t4, 15, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 16/22

Clock Cycle 4564:
 Current CPU Blocking $t4
(lw, 3624, $t4, 16, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 17/22

Clock Cycle 4565:
 Current CPU Blocking $t4
(lw, 3624, $t4, 17, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 18/22

Clock Cycle 4566:
 Current CPU Blocking $t4
(lw, 3624, $t4, 18, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 19/22

Clock Cycle 4567:
 Current CPU Blocking $t4
(lw, 3624, $t4, 19, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 20/22

Clock Cycle 4568:
 Current CPU Blocking $t4
(lw, 3624, $t4, 20, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 21/22

Clock Cycle 4569:
 Current CPU Blocking $t4
(lw, 3624, $t4, 21, 22, 644, )(sw, 1132, 0, 0, 0, 645, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3624 $t4 on Line 644

Clock Cycle 4570:
 Current CPU Blocking $t4
(sw, 1132, 0, 0, 0, 645, )
Started sw 1132 0 on Line 645
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t1,716
$t4 = 4068

Clock Cycle 4571:
 Current CPU Blocking 
(sw, 1132, 0, 1, 12, 645, )
Completed 2/12
addi$t4,$t3,3596
$t4 = 5028

Clock Cycle 4572:
 Current CPU Blocking 
(sw, 1132, 0, 2, 12, 645, )
Completed 3/12
DRAM Request(Read) Issued for lw 3192 $t1 on Line 651

Clock Cycle 4573:
 Current CPU Blocking 
(sw, 1132, 0, 3, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )
Completed 4/12
addi$t0,$t3,664
$t0 = 2096

Clock Cycle 4574:
 Current CPU Blocking 
(sw, 1132, 0, 4, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )
Completed 5/12
DRAM Request(Read) Issued for lw 3220 $t4 on Line 653

Clock Cycle 4575:
 Current CPU Blocking 
(sw, 1132, 0, 5, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 6/12

Clock Cycle 4576:
 Current CPU Blocking $t1
(sw, 1132, 0, 6, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 7/12

Clock Cycle 4577:
 Current CPU Blocking $t1
(sw, 1132, 0, 7, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 8/12

Clock Cycle 4578:
 Current CPU Blocking $t1
(sw, 1132, 0, 8, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 9/12

Clock Cycle 4579:
 Current CPU Blocking $t1
(sw, 1132, 0, 9, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 10/12

Clock Cycle 4580:
 Current CPU Blocking $t1
(sw, 1132, 0, 10, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 11/12

Clock Cycle 4581:
 Current CPU Blocking $t1
(sw, 1132, 0, 11, 12, 645, )(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 12/12
Finished Instruction sw 1132 0 on Line 645

Clock Cycle 4582:
 Current CPU Blocking $t1
(lw, 3192, $t1, 0, 0, 651, )(lw, 3220, $t4, 0, 0, 653, )
Started lw 3192 $t1 on Line 651
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4583:
 Current CPU Blocking $t1
(lw, 3192, $t1, 1, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 2/22

Clock Cycle 4584:
 Current CPU Blocking $t1
(lw, 3192, $t1, 2, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 3/22

Clock Cycle 4585:
 Current CPU Blocking $t1
(lw, 3192, $t1, 3, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 4/22

Clock Cycle 4586:
 Current CPU Blocking $t1
(lw, 3192, $t1, 4, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 5/22

Clock Cycle 4587:
 Current CPU Blocking $t1
(lw, 3192, $t1, 5, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 6/22

Clock Cycle 4588:
 Current CPU Blocking $t1
(lw, 3192, $t1, 6, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 7/22

Clock Cycle 4589:
 Current CPU Blocking $t1
(lw, 3192, $t1, 7, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 8/22

Clock Cycle 4590:
 Current CPU Blocking $t1
(lw, 3192, $t1, 8, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 9/22

Clock Cycle 4591:
 Current CPU Blocking $t1
(lw, 3192, $t1, 9, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 10/22

Clock Cycle 4592:
 Current CPU Blocking $t1
(lw, 3192, $t1, 10, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 11/22

Clock Cycle 4593:
 Current CPU Blocking $t1
(lw, 3192, $t1, 11, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 12/22

Clock Cycle 4594:
 Current CPU Blocking $t1
(lw, 3192, $t1, 12, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 13/22

Clock Cycle 4595:
 Current CPU Blocking $t1
(lw, 3192, $t1, 13, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 14/22

Clock Cycle 4596:
 Current CPU Blocking $t1
(lw, 3192, $t1, 14, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 15/22

Clock Cycle 4597:
 Current CPU Blocking $t1
(lw, 3192, $t1, 15, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 16/22

Clock Cycle 4598:
 Current CPU Blocking $t1
(lw, 3192, $t1, 16, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 17/22

Clock Cycle 4599:
 Current CPU Blocking $t1
(lw, 3192, $t1, 17, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 18/22

Clock Cycle 4600:
 Current CPU Blocking $t1
(lw, 3192, $t1, 18, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 19/22

Clock Cycle 4601:
 Current CPU Blocking $t1
(lw, 3192, $t1, 19, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 20/22

Clock Cycle 4602:
 Current CPU Blocking $t1
(lw, 3192, $t1, 20, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 21/22

Clock Cycle 4603:
 Current CPU Blocking $t1
(lw, 3192, $t1, 21, 22, 651, )(lw, 3220, $t4, 0, 0, 653, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3192 $t1 on Line 651

Clock Cycle 4604:
 Current CPU Blocking $t1
(lw, 3220, $t4, 0, 0, 653, )
Started lw 3220 $t4 on Line 653
Completed 1/2
DRAM Request(Write) Issued for sw 1904 0 on Line 654

Clock Cycle 4605:
 Current CPU Blocking 
(lw, 3220, $t4, 1, 2, 653, )(sw, 1904, 0, 0, 0, 654, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3220 $t4 on Line 653
DRAM Request(Write) Issued for sw 3280 2312 on Line 655

Clock Cycle 4606:
 Current CPU Blocking 
(sw, 1904, 0, 0, 0, 654, )(sw, 3280, 2312, 0, 0, 655, )
Started sw 1904 0 on Line 654
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2864 2096 on Line 656

Clock Cycle 4607:
 Current CPU Blocking 
(sw, 1904, 0, 1, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )
Completed 2/12
DRAM Request(Write) Issued for sw 2084 2096 on Line 657

Clock Cycle 4608:
 Current CPU Blocking 
(sw, 1904, 0, 2, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 3/12
addi$t4,$t0,1960
$t4 = 4056

Clock Cycle 4609:
 Current CPU Blocking 
(sw, 1904, 0, 3, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 4/12
addi$t1,$t2,1424
$t1 = 3736

Clock Cycle 4610:
 Current CPU Blocking 
(sw, 1904, 0, 4, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 5/12
addi$t0,$t3,480
$t0 = 1912

Clock Cycle 4611:
 Current CPU Blocking 
(sw, 1904, 0, 5, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 6/12
addi$t0,$t2,3444
$t0 = 5756

Clock Cycle 4612:
 Current CPU Blocking 
(sw, 1904, 0, 6, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 7/12
DRAM Request(Read) Issued for lw 3224 $t0 on Line 662

Clock Cycle 4613:
 Current CPU Blocking 
(sw, 1904, 0, 7, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3224, $t0, 0, 0, 662, )
Completed 8/12
addi$t4,$t2,1128
$t4 = 3440

Clock Cycle 4614:
 Current CPU Blocking 
(sw, 1904, 0, 8, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3224, $t0, 0, 0, 662, )
Completed 9/12
DRAM Request(Read) Issued for lw 3864 $t3 on Line 664

Clock Cycle 4615:
 Current CPU Blocking 
(sw, 1904, 0, 9, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )
Completed 10/12

Clock Cycle 4616:
 Current CPU Blocking $t0
(sw, 1904, 0, 10, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )
Completed 11/12

Clock Cycle 4617:
 Current CPU Blocking $t0
(sw, 1904, 0, 11, 12, 654, )(sw, 3280, 2312, 0, 0, 655, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )
Completed 12/12
Finished Instruction sw 1904 0 on Line 654

Clock Cycle 4618:
 Current CPU Blocking $t0
(sw, 3280, 2312, 0, 0, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Started sw 3280 2312 on Line 655
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4619:
 Current CPU Blocking $t0
(sw, 3280, 2312, 1, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 2/22

Clock Cycle 4620:
 Current CPU Blocking $t0
(sw, 3280, 2312, 2, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 3/22

Clock Cycle 4621:
 Current CPU Blocking $t0
(sw, 3280, 2312, 3, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 4/22

Clock Cycle 4622:
 Current CPU Blocking $t0
(sw, 3280, 2312, 4, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 5/22

Clock Cycle 4623:
 Current CPU Blocking $t0
(sw, 3280, 2312, 5, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 6/22

Clock Cycle 4624:
 Current CPU Blocking $t0
(sw, 3280, 2312, 6, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 7/22

Clock Cycle 4625:
 Current CPU Blocking $t0
(sw, 3280, 2312, 7, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 8/22

Clock Cycle 4626:
 Current CPU Blocking $t0
(sw, 3280, 2312, 8, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 9/22

Clock Cycle 4627:
 Current CPU Blocking $t0
(sw, 3280, 2312, 9, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 10/22

Clock Cycle 4628:
 Current CPU Blocking $t0
(sw, 3280, 2312, 10, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 11/22

Clock Cycle 4629:
 Current CPU Blocking $t0
(sw, 3280, 2312, 11, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 12/22

Clock Cycle 4630:
 Current CPU Blocking $t0
(sw, 3280, 2312, 12, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 13/22

Clock Cycle 4631:
 Current CPU Blocking $t0
(sw, 3280, 2312, 13, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 14/22

Clock Cycle 4632:
 Current CPU Blocking $t0
(sw, 3280, 2312, 14, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 15/22

Clock Cycle 4633:
 Current CPU Blocking $t0
(sw, 3280, 2312, 15, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 16/22

Clock Cycle 4634:
 Current CPU Blocking $t0
(sw, 3280, 2312, 16, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 17/22

Clock Cycle 4635:
 Current CPU Blocking $t0
(sw, 3280, 2312, 17, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 18/22

Clock Cycle 4636:
 Current CPU Blocking $t0
(sw, 3280, 2312, 18, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 19/22

Clock Cycle 4637:
 Current CPU Blocking $t0
(sw, 3280, 2312, 19, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 20/22

Clock Cycle 4638:
 Current CPU Blocking $t0
(sw, 3280, 2312, 20, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 21/22

Clock Cycle 4639:
 Current CPU Blocking $t0
(sw, 3280, 2312, 21, 22, 655, )(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 22/22
Finished Instruction sw 3280 2312 on Line 655

Clock Cycle 4640:
 Current CPU Blocking $t0
(lw, 3224, $t0, 0, 0, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Started lw 3224 $t0 on Line 662
Completed 1/2

Clock Cycle 4641:
 Current CPU Blocking $t0
(lw, 3224, $t0, 1, 2, 662, )(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3224 $t0 on Line 662

Clock Cycle 4642:
 Current CPU Blocking $t0
(lw, 3864, $t3, 0, 0, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Started lw 3864 $t3 on Line 664
Completed 1/2

Clock Cycle 4643:
 Current CPU Blocking $t3
(lw, 3864, $t3, 1, 2, 664, )(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3864 $t3 on Line 664

Clock Cycle 4644:
 Current CPU Blocking $t3
(sw, 2864, 2096, 0, 0, 656, )(sw, 2084, 2096, 0, 0, 657, )
Started sw 2864 2096 on Line 656
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t3,556
$t0 = 556

Clock Cycle 4645:
 Current CPU Blocking 
(sw, 2864, 2096, 1, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 2/22
addi$t3,$t0,1192
$t3 = 1748

Clock Cycle 4646:
 Current CPU Blocking 
(sw, 2864, 2096, 2, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 3/22
addi$t1,$t0,1572
$t1 = 2128

Clock Cycle 4647:
 Current CPU Blocking 
(sw, 2864, 2096, 3, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )
Completed 4/22
DRAM Request(Write) Issued for sw 1260 1748 on Line 668

Clock Cycle 4648:
 Current CPU Blocking 
(sw, 2864, 2096, 4, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )
Completed 5/22
addi$t4,$t4,52
$t4 = 3492

Clock Cycle 4649:
 Current CPU Blocking 
(sw, 2864, 2096, 5, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )
Completed 6/22
DRAM Request(Read) Issued for lw 140 $t1 on Line 670

Clock Cycle 4650:
 Current CPU Blocking 
(sw, 2864, 2096, 6, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )
Completed 7/22
DRAM Request(Read) Issued for lw 2044 $t4 on Line 671

Clock Cycle 4651:
 Current CPU Blocking 
(sw, 2864, 2096, 7, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 8/22
DRAM Request(Read) Issued for lw 3368 $t2 on Line 672

Clock Cycle 4652:
 Current CPU Blocking 
(sw, 2864, 2096, 8, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(lw, 3368, $t2, 0, 0, 672, )
Completed 9/22
DRAM Request(Write) Issued for sw 3188 1748 on Line 673

Clock Cycle 4653:
 Current CPU Blocking 
(sw, 2864, 2096, 9, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(lw, 3368, $t2, 0, 0, 672, )(sw, 3188, 1748, 0, 0, 673, )
Completed 10/22
Memory at 3280 = 2312

Clock Cycle 4654:
 Current CPU Blocking $t2
(sw, 2864, 2096, 10, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 11/22

Clock Cycle 4655:
 Current CPU Blocking $t2
(sw, 2864, 2096, 11, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 12/22

Clock Cycle 4656:
 Current CPU Blocking $t2
(sw, 2864, 2096, 12, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 13/22

Clock Cycle 4657:
 Current CPU Blocking $t2
(sw, 2864, 2096, 13, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 14/22

Clock Cycle 4658:
 Current CPU Blocking $t2
(sw, 2864, 2096, 14, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 15/22

Clock Cycle 4659:
 Current CPU Blocking $t2
(sw, 2864, 2096, 15, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 16/22

Clock Cycle 4660:
 Current CPU Blocking $t2
(sw, 2864, 2096, 16, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 17/22

Clock Cycle 4661:
 Current CPU Blocking $t2
(sw, 2864, 2096, 17, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 18/22

Clock Cycle 4662:
 Current CPU Blocking $t2
(sw, 2864, 2096, 18, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 19/22

Clock Cycle 4663:
 Current CPU Blocking $t2
(sw, 2864, 2096, 19, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 20/22

Clock Cycle 4664:
 Current CPU Blocking $t2
(sw, 2864, 2096, 20, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 21/22

Clock Cycle 4665:
 Current CPU Blocking $t2
(sw, 2864, 2096, 21, 22, 656, )(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 22/22
Finished Instruction sw 2864 2096 on Line 656

Clock Cycle 4666:
 Current CPU Blocking $t2
(sw, 2084, 2096, 0, 0, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Started sw 2084 2096 on Line 657
Completed 1/2

Clock Cycle 4667:
 Current CPU Blocking $t2
(sw, 2084, 2096, 1, 2, 657, )(lw, 3368, $t2, 0, 0, 672, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )(sw, 3188, 1748, 0, 0, 673, )
Completed 2/2
Finished Instruction sw 2084 2096 on Line 657

Clock Cycle 4668:
 Current CPU Blocking $t2
(lw, 3368, $t2, 0, 0, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Started lw 3368 $t2 on Line 672
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4669:
 Current CPU Blocking $t2
(lw, 3368, $t2, 1, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 2/22

Clock Cycle 4670:
 Current CPU Blocking $t2
(lw, 3368, $t2, 2, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 3/22

Clock Cycle 4671:
 Current CPU Blocking $t2
(lw, 3368, $t2, 3, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 4/22

Clock Cycle 4672:
 Current CPU Blocking $t2
(lw, 3368, $t2, 4, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 5/22

Clock Cycle 4673:
 Current CPU Blocking $t2
(lw, 3368, $t2, 5, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 6/22

Clock Cycle 4674:
 Current CPU Blocking $t2
(lw, 3368, $t2, 6, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 7/22

Clock Cycle 4675:
 Current CPU Blocking $t2
(lw, 3368, $t2, 7, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 8/22

Clock Cycle 4676:
 Current CPU Blocking $t2
(lw, 3368, $t2, 8, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 9/22

Clock Cycle 4677:
 Current CPU Blocking $t2
(lw, 3368, $t2, 9, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 10/22
Memory at 2084 = 2096
Memory at 2864 = 2096

Clock Cycle 4678:
 Current CPU Blocking $t2
(lw, 3368, $t2, 10, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 11/22

Clock Cycle 4679:
 Current CPU Blocking $t2
(lw, 3368, $t2, 11, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 12/22

Clock Cycle 4680:
 Current CPU Blocking $t2
(lw, 3368, $t2, 12, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 13/22

Clock Cycle 4681:
 Current CPU Blocking $t2
(lw, 3368, $t2, 13, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 14/22

Clock Cycle 4682:
 Current CPU Blocking $t2
(lw, 3368, $t2, 14, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 15/22

Clock Cycle 4683:
 Current CPU Blocking $t2
(lw, 3368, $t2, 15, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 16/22

Clock Cycle 4684:
 Current CPU Blocking $t2
(lw, 3368, $t2, 16, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 17/22

Clock Cycle 4685:
 Current CPU Blocking $t2
(lw, 3368, $t2, 17, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 18/22

Clock Cycle 4686:
 Current CPU Blocking $t2
(lw, 3368, $t2, 18, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 19/22

Clock Cycle 4687:
 Current CPU Blocking $t2
(lw, 3368, $t2, 19, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 20/22

Clock Cycle 4688:
 Current CPU Blocking $t2
(lw, 3368, $t2, 20, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 21/22

Clock Cycle 4689:
 Current CPU Blocking $t2
(lw, 3368, $t2, 21, 22, 672, )(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3368 $t2 on Line 672

Clock Cycle 4690:
 Current CPU Blocking $t2
(sw, 3188, 1748, 0, 0, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Started sw 3188 1748 on Line 673
Completed 1/2

Clock Cycle 4691:
 Current CPU Blocking $t4
(sw, 3188, 1748, 1, 2, 673, )(sw, 1260, 1748, 0, 0, 668, )(lw, 140, $t1, 0, 0, 670, )(lw, 2044, $t4, 0, 0, 671, )
Completed 2/2
Finished Instruction sw 3188 1748 on Line 673

Clock Cycle 4692:
 Current CPU Blocking $t4
(sw, 1260, 1748, 0, 0, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Started sw 1260 1748 on Line 668
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4693:
 Current CPU Blocking $t4
(sw, 1260, 1748, 1, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 2/22

Clock Cycle 4694:
 Current CPU Blocking $t4
(sw, 1260, 1748, 2, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 3/22

Clock Cycle 4695:
 Current CPU Blocking $t4
(sw, 1260, 1748, 3, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 4/22

Clock Cycle 4696:
 Current CPU Blocking $t4
(sw, 1260, 1748, 4, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 5/22

Clock Cycle 4697:
 Current CPU Blocking $t4
(sw, 1260, 1748, 5, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 6/22

Clock Cycle 4698:
 Current CPU Blocking $t4
(sw, 1260, 1748, 6, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 7/22

Clock Cycle 4699:
 Current CPU Blocking $t4
(sw, 1260, 1748, 7, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 8/22

Clock Cycle 4700:
 Current CPU Blocking $t4
(sw, 1260, 1748, 8, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 9/22

Clock Cycle 4701:
 Current CPU Blocking $t4
(sw, 1260, 1748, 9, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 10/22
Memory at 3188 = 1748

Clock Cycle 4702:
 Current CPU Blocking $t4
(sw, 1260, 1748, 10, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 11/22

Clock Cycle 4703:
 Current CPU Blocking $t4
(sw, 1260, 1748, 11, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 12/22

Clock Cycle 4704:
 Current CPU Blocking $t4
(sw, 1260, 1748, 12, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 13/22

Clock Cycle 4705:
 Current CPU Blocking $t4
(sw, 1260, 1748, 13, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 14/22

Clock Cycle 4706:
 Current CPU Blocking $t4
(sw, 1260, 1748, 14, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 15/22

Clock Cycle 4707:
 Current CPU Blocking $t4
(sw, 1260, 1748, 15, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 16/22

Clock Cycle 4708:
 Current CPU Blocking $t4
(sw, 1260, 1748, 16, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 17/22

Clock Cycle 4709:
 Current CPU Blocking $t4
(sw, 1260, 1748, 17, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 18/22

Clock Cycle 4710:
 Current CPU Blocking $t4
(sw, 1260, 1748, 18, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 19/22

Clock Cycle 4711:
 Current CPU Blocking $t4
(sw, 1260, 1748, 19, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 20/22

Clock Cycle 4712:
 Current CPU Blocking $t4
(sw, 1260, 1748, 20, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 21/22

Clock Cycle 4713:
 Current CPU Blocking $t4
(sw, 1260, 1748, 21, 22, 668, )(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 22/22
Finished Instruction sw 1260 1748 on Line 668

Clock Cycle 4714:
 Current CPU Blocking $t4
(lw, 2044, $t4, 0, 0, 671, )(lw, 140, $t1, 0, 0, 670, )
Started lw 2044 $t4 on Line 671
Completed 1/2

Clock Cycle 4715:
 Current CPU Blocking $t4
(lw, 2044, $t4, 1, 2, 671, )(lw, 140, $t1, 0, 0, 670, )
Completed 2/2
$t4 = 1104
Finished Instruction lw 2044 $t4 on Line 671

Clock Cycle 4716:
 Current CPU Blocking $t4
(lw, 140, $t1, 0, 0, 670, )
Started lw 140 $t1 on Line 670
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t4,1816
$t2 = 2920

Clock Cycle 4717:
 Current CPU Blocking 
(lw, 140, $t1, 1, 22, 670, )
Completed 2/22

Clock Cycle 4718:
 Current CPU Blocking $t1
(lw, 140, $t1, 2, 22, 670, )
Completed 3/22

Clock Cycle 4719:
 Current CPU Blocking $t1
(lw, 140, $t1, 3, 22, 670, )
Completed 4/22

Clock Cycle 4720:
 Current CPU Blocking $t1
(lw, 140, $t1, 4, 22, 670, )
Completed 5/22

Clock Cycle 4721:
 Current CPU Blocking $t1
(lw, 140, $t1, 5, 22, 670, )
Completed 6/22

Clock Cycle 4722:
 Current CPU Blocking $t1
(lw, 140, $t1, 6, 22, 670, )
Completed 7/22

Clock Cycle 4723:
 Current CPU Blocking $t1
(lw, 140, $t1, 7, 22, 670, )
Completed 8/22

Clock Cycle 4724:
 Current CPU Blocking $t1
(lw, 140, $t1, 8, 22, 670, )
Completed 9/22

Clock Cycle 4725:
 Current CPU Blocking $t1
(lw, 140, $t1, 9, 22, 670, )
Completed 10/22
Memory at 1260 = 1748

Clock Cycle 4726:
 Current CPU Blocking $t1
(lw, 140, $t1, 10, 22, 670, )
Completed 11/22

Clock Cycle 4727:
 Current CPU Blocking $t1
(lw, 140, $t1, 11, 22, 670, )
Completed 12/22

Clock Cycle 4728:
 Current CPU Blocking $t1
(lw, 140, $t1, 12, 22, 670, )
Completed 13/22

Clock Cycle 4729:
 Current CPU Blocking $t1
(lw, 140, $t1, 13, 22, 670, )
Completed 14/22

Clock Cycle 4730:
 Current CPU Blocking $t1
(lw, 140, $t1, 14, 22, 670, )
Completed 15/22

Clock Cycle 4731:
 Current CPU Blocking $t1
(lw, 140, $t1, 15, 22, 670, )
Completed 16/22

Clock Cycle 4732:
 Current CPU Blocking $t1
(lw, 140, $t1, 16, 22, 670, )
Completed 17/22

Clock Cycle 4733:
 Current CPU Blocking $t1
(lw, 140, $t1, 17, 22, 670, )
Completed 18/22

Clock Cycle 4734:
 Current CPU Blocking $t1
(lw, 140, $t1, 18, 22, 670, )
Completed 19/22

Clock Cycle 4735:
 Current CPU Blocking $t1
(lw, 140, $t1, 19, 22, 670, )
Completed 20/22

Clock Cycle 4736:
 Current CPU Blocking $t1
(lw, 140, $t1, 20, 22, 670, )
Completed 21/22

Clock Cycle 4737:
 Current CPU Blocking $t1
(lw, 140, $t1, 21, 22, 670, )
Completed 22/22
$t1 = 0
Finished Instruction lw 140 $t1 on Line 670

Clock Cycle 4738:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 3400 $t1 on Line 675

Clock Cycle 4739:
 Current CPU Blocking 
(lw, 3400, $t1, 0, 0, 675, )
Started lw 3400 $t1 on Line 675
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2940 2920 on Line 676

Clock Cycle 4740:
 Current CPU Blocking 
(lw, 3400, $t1, 1, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 2/12

Clock Cycle 4741:
 Current CPU Blocking $t1
(lw, 3400, $t1, 2, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 3/12

Clock Cycle 4742:
 Current CPU Blocking $t1
(lw, 3400, $t1, 3, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 4/12

Clock Cycle 4743:
 Current CPU Blocking $t1
(lw, 3400, $t1, 4, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 5/12

Clock Cycle 4744:
 Current CPU Blocking $t1
(lw, 3400, $t1, 5, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 6/12

Clock Cycle 4745:
 Current CPU Blocking $t1
(lw, 3400, $t1, 6, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 7/12

Clock Cycle 4746:
 Current CPU Blocking $t1
(lw, 3400, $t1, 7, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 8/12

Clock Cycle 4747:
 Current CPU Blocking $t1
(lw, 3400, $t1, 8, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 9/12

Clock Cycle 4748:
 Current CPU Blocking $t1
(lw, 3400, $t1, 9, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 10/12

Clock Cycle 4749:
 Current CPU Blocking $t1
(lw, 3400, $t1, 10, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 11/12

Clock Cycle 4750:
 Current CPU Blocking $t1
(lw, 3400, $t1, 11, 12, 675, )(sw, 2940, 2920, 0, 0, 676, )
Completed 12/12
$t1 = 2480
Finished Instruction lw 3400 $t1 on Line 675

Clock Cycle 4751:
 Current CPU Blocking $t1
(sw, 2940, 2920, 0, 0, 676, )
Started sw 2940 2920 on Line 676
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,3404
$t1 = 5884

Clock Cycle 4752:
 Current CPU Blocking 
(sw, 2940, 2920, 1, 12, 676, )
Completed 2/12
DRAM Request(Write) Issued for sw 272 2920 on Line 678

Clock Cycle 4753:
 Current CPU Blocking 
(sw, 2940, 2920, 2, 12, 676, )(sw, 272, 2920, 0, 0, 678, )
Completed 3/12
addi$t4,$t2,2576
$t4 = 5496

Clock Cycle 4754:
 Current CPU Blocking 
(sw, 2940, 2920, 3, 12, 676, )(sw, 272, 2920, 0, 0, 678, )
Completed 4/12
DRAM Request(Read) Issued for lw 2108 $t2 on Line 680

Clock Cycle 4755:
 Current CPU Blocking 
(sw, 2940, 2920, 4, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )
Completed 5/12
DRAM Request(Read) Issued for lw 756 $t4 on Line 681

Clock Cycle 4756:
 Current CPU Blocking 
(sw, 2940, 2920, 5, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 6/12

Clock Cycle 4757:
 Current CPU Blocking $t2
(sw, 2940, 2920, 6, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 7/12

Clock Cycle 4758:
 Current CPU Blocking $t2
(sw, 2940, 2920, 7, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 8/12

Clock Cycle 4759:
 Current CPU Blocking $t2
(sw, 2940, 2920, 8, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 9/12

Clock Cycle 4760:
 Current CPU Blocking $t2
(sw, 2940, 2920, 9, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 10/12

Clock Cycle 4761:
 Current CPU Blocking $t2
(sw, 2940, 2920, 10, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 11/12

Clock Cycle 4762:
 Current CPU Blocking $t2
(sw, 2940, 2920, 11, 12, 676, )(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 12/12
Finished Instruction sw 2940 2920 on Line 676

Clock Cycle 4763:
 Current CPU Blocking $t2
(lw, 2108, $t2, 0, 0, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Started lw 2108 $t2 on Line 680
Completed 1/2

Clock Cycle 4764:
 Current CPU Blocking $t2
(lw, 2108, $t2, 1, 2, 680, )(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2108 $t2 on Line 680

Clock Cycle 4765:
 Current CPU Blocking $t2
(sw, 272, 2920, 0, 0, 678, )(lw, 756, $t4, 0, 0, 681, )
Started sw 272 2920 on Line 678
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1576 0 on Line 682

Clock Cycle 4766:
 Current CPU Blocking 
(sw, 272, 2920, 1, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 1576, 0, 0, 0, 682, )
Completed 2/22
DRAM Request(Write) Issued for sw 2716 556 on Line 683

Clock Cycle 4767:
 Current CPU Blocking 
(sw, 272, 2920, 2, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 1576, 0, 0, 0, 682, )(sw, 2716, 556, 0, 0, 683, )
Completed 3/22
addi$t0,$t2,496
$t0 = 496

Clock Cycle 4768:
 Current CPU Blocking 
(sw, 272, 2920, 3, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 1576, 0, 0, 0, 682, )(sw, 2716, 556, 0, 0, 683, )
Completed 4/22
DRAM Request(Read) Issued for lw 2632 $t3 on Line 685

Clock Cycle 4769:
 Current CPU Blocking 
(sw, 272, 2920, 4, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 1576, 0, 0, 0, 682, )(sw, 2716, 556, 0, 0, 683, )(lw, 2632, $t3, 0, 0, 685, )
Completed 5/22
DRAM Request(Read) Issued for lw 2052 $t1 on Line 686

Clock Cycle 4770:
 Current CPU Blocking 
(sw, 272, 2920, 5, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 1576, 0, 0, 0, 682, )(sw, 2716, 556, 0, 0, 683, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 6/22

Clock Cycle 4771:
 Current CPU Blocking $t1
(sw, 272, 2920, 6, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 7/22

Clock Cycle 4772:
 Current CPU Blocking $t1
(sw, 272, 2920, 7, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 8/22

Clock Cycle 4773:
 Current CPU Blocking $t1
(sw, 272, 2920, 8, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 9/22

Clock Cycle 4774:
 Current CPU Blocking $t1
(sw, 272, 2920, 9, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 10/22
Memory at 2940 = 2920

Clock Cycle 4775:
 Current CPU Blocking $t1
(sw, 272, 2920, 10, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 11/22

Clock Cycle 4776:
 Current CPU Blocking $t1
(sw, 272, 2920, 11, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 12/22

Clock Cycle 4777:
 Current CPU Blocking $t1
(sw, 272, 2920, 12, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 13/22

Clock Cycle 4778:
 Current CPU Blocking $t1
(sw, 272, 2920, 13, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 14/22

Clock Cycle 4779:
 Current CPU Blocking $t1
(sw, 272, 2920, 14, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 15/22

Clock Cycle 4780:
 Current CPU Blocking $t1
(sw, 272, 2920, 15, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 16/22

Clock Cycle 4781:
 Current CPU Blocking $t1
(sw, 272, 2920, 16, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 17/22

Clock Cycle 4782:
 Current CPU Blocking $t1
(sw, 272, 2920, 17, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 18/22

Clock Cycle 4783:
 Current CPU Blocking $t1
(sw, 272, 2920, 18, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 19/22

Clock Cycle 4784:
 Current CPU Blocking $t1
(sw, 272, 2920, 19, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 20/22

Clock Cycle 4785:
 Current CPU Blocking $t1
(sw, 272, 2920, 20, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 21/22

Clock Cycle 4786:
 Current CPU Blocking $t1
(sw, 272, 2920, 21, 22, 678, )(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 22/22
Finished Instruction sw 272 2920 on Line 678

Clock Cycle 4787:
 Current CPU Blocking $t1
(lw, 756, $t4, 0, 0, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Started lw 756 $t4 on Line 681
Completed 1/2

Clock Cycle 4788:
 Current CPU Blocking $t1
(lw, 756, $t4, 1, 2, 681, )(sw, 2716, 556, 0, 0, 683, )(sw, 1576, 0, 0, 0, 682, )(lw, 2632, $t3, 0, 0, 685, )(lw, 2052, $t1, 0, 0, 686, )
Completed 2/2
$t4 = 0
Finished Instruction lw 756 $t4 on Line 681

Clock Cycle 4789:
 Current CPU Blocking $t1
(sw, 2716, 556, 0, 0, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Started sw 2716 556 on Line 683
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4790:
 Current CPU Blocking $t1
(sw, 2716, 556, 1, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 2/22

Clock Cycle 4791:
 Current CPU Blocking $t1
(sw, 2716, 556, 2, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 3/22

Clock Cycle 4792:
 Current CPU Blocking $t1
(sw, 2716, 556, 3, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 4/22

Clock Cycle 4793:
 Current CPU Blocking $t1
(sw, 2716, 556, 4, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 5/22

Clock Cycle 4794:
 Current CPU Blocking $t1
(sw, 2716, 556, 5, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 6/22

Clock Cycle 4795:
 Current CPU Blocking $t1
(sw, 2716, 556, 6, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 7/22

Clock Cycle 4796:
 Current CPU Blocking $t1
(sw, 2716, 556, 7, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 8/22

Clock Cycle 4797:
 Current CPU Blocking $t1
(sw, 2716, 556, 8, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 9/22

Clock Cycle 4798:
 Current CPU Blocking $t1
(sw, 2716, 556, 9, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 10/22
Memory at 272 = 2920

Clock Cycle 4799:
 Current CPU Blocking $t1
(sw, 2716, 556, 10, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 11/22

Clock Cycle 4800:
 Current CPU Blocking $t1
(sw, 2716, 556, 11, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 12/22

Clock Cycle 4801:
 Current CPU Blocking $t1
(sw, 2716, 556, 12, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 13/22

Clock Cycle 4802:
 Current CPU Blocking $t1
(sw, 2716, 556, 13, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 14/22

Clock Cycle 4803:
 Current CPU Blocking $t1
(sw, 2716, 556, 14, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 15/22

Clock Cycle 4804:
 Current CPU Blocking $t1
(sw, 2716, 556, 15, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 16/22

Clock Cycle 4805:
 Current CPU Blocking $t1
(sw, 2716, 556, 16, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 17/22

Clock Cycle 4806:
 Current CPU Blocking $t1
(sw, 2716, 556, 17, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 18/22

Clock Cycle 4807:
 Current CPU Blocking $t1
(sw, 2716, 556, 18, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 19/22

Clock Cycle 4808:
 Current CPU Blocking $t1
(sw, 2716, 556, 19, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 20/22

Clock Cycle 4809:
 Current CPU Blocking $t1
(sw, 2716, 556, 20, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 21/22

Clock Cycle 4810:
 Current CPU Blocking $t1
(sw, 2716, 556, 21, 22, 683, )(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 22/22
Finished Instruction sw 2716 556 on Line 683

Clock Cycle 4811:
 Current CPU Blocking $t1
(lw, 2052, $t1, 0, 0, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Started lw 2052 $t1 on Line 686
Completed 1/2

Clock Cycle 4812:
 Current CPU Blocking $t1
(lw, 2052, $t1, 1, 2, 686, )(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2052 $t1 on Line 686

Clock Cycle 4813:
 Current CPU Blocking $t1
(lw, 2632, $t3, 0, 0, 685, )(sw, 1576, 0, 0, 0, 682, )
Started lw 2632 $t3 on Line 685
Completed 1/2
DRAM Request(Write) Issued for sw 1348 0 on Line 687

Clock Cycle 4814:
 Current CPU Blocking 
(lw, 2632, $t3, 1, 2, 685, )(sw, 1576, 0, 0, 0, 682, )(sw, 1348, 0, 0, 0, 687, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2632 $t3 on Line 685
addi$t2,$t2,3700
$t2 = 3700

Clock Cycle 4815:
 Current CPU Blocking 
(sw, 1576, 0, 0, 0, 682, )(sw, 1348, 0, 0, 0, 687, )
Started sw 1576 0 on Line 682
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 960 $t4 on Line 689

Clock Cycle 4816:
 Current CPU Blocking 
(sw, 1576, 0, 1, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 2/22

Clock Cycle 4817:
 Current CPU Blocking $t4
(sw, 1576, 0, 2, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 3/22

Clock Cycle 4818:
 Current CPU Blocking $t4
(sw, 1576, 0, 3, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 4/22

Clock Cycle 4819:
 Current CPU Blocking $t4
(sw, 1576, 0, 4, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 5/22

Clock Cycle 4820:
 Current CPU Blocking $t4
(sw, 1576, 0, 5, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 6/22

Clock Cycle 4821:
 Current CPU Blocking $t4
(sw, 1576, 0, 6, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 7/22

Clock Cycle 4822:
 Current CPU Blocking $t4
(sw, 1576, 0, 7, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 8/22

Clock Cycle 4823:
 Current CPU Blocking $t4
(sw, 1576, 0, 8, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 9/22

Clock Cycle 4824:
 Current CPU Blocking $t4
(sw, 1576, 0, 9, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 10/22
Memory at 2716 = 556

Clock Cycle 4825:
 Current CPU Blocking $t4
(sw, 1576, 0, 10, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 11/22

Clock Cycle 4826:
 Current CPU Blocking $t4
(sw, 1576, 0, 11, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 12/22

Clock Cycle 4827:
 Current CPU Blocking $t4
(sw, 1576, 0, 12, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 13/22

Clock Cycle 4828:
 Current CPU Blocking $t4
(sw, 1576, 0, 13, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 14/22

Clock Cycle 4829:
 Current CPU Blocking $t4
(sw, 1576, 0, 14, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 15/22

Clock Cycle 4830:
 Current CPU Blocking $t4
(sw, 1576, 0, 15, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 16/22

Clock Cycle 4831:
 Current CPU Blocking $t4
(sw, 1576, 0, 16, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 17/22

Clock Cycle 4832:
 Current CPU Blocking $t4
(sw, 1576, 0, 17, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 18/22

Clock Cycle 4833:
 Current CPU Blocking $t4
(sw, 1576, 0, 18, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 19/22

Clock Cycle 4834:
 Current CPU Blocking $t4
(sw, 1576, 0, 19, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 20/22

Clock Cycle 4835:
 Current CPU Blocking $t4
(sw, 1576, 0, 20, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 21/22

Clock Cycle 4836:
 Current CPU Blocking $t4
(sw, 1576, 0, 21, 22, 682, )(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 22/22
Finished Instruction sw 1576 0 on Line 682

Clock Cycle 4837:
 Current CPU Blocking $t4
(sw, 1348, 0, 0, 0, 687, )(lw, 960, $t4, 0, 0, 689, )
Started sw 1348 0 on Line 687
Completed 1/2

Clock Cycle 4838:
 Current CPU Blocking $t4
(sw, 1348, 0, 1, 2, 687, )(lw, 960, $t4, 0, 0, 689, )
Completed 2/2
Finished Instruction sw 1348 0 on Line 687

Clock Cycle 4839:
 Current CPU Blocking $t4
(lw, 960, $t4, 0, 0, 689, )
Started lw 960 $t4 on Line 689
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4840:
 Current CPU Blocking $t4
(lw, 960, $t4, 1, 22, 689, )
Completed 2/22

Clock Cycle 4841:
 Current CPU Blocking $t4
(lw, 960, $t4, 2, 22, 689, )
Completed 3/22

Clock Cycle 4842:
 Current CPU Blocking $t4
(lw, 960, $t4, 3, 22, 689, )
Completed 4/22

Clock Cycle 4843:
 Current CPU Blocking $t4
(lw, 960, $t4, 4, 22, 689, )
Completed 5/22

Clock Cycle 4844:
 Current CPU Blocking $t4
(lw, 960, $t4, 5, 22, 689, )
Completed 6/22

Clock Cycle 4845:
 Current CPU Blocking $t4
(lw, 960, $t4, 6, 22, 689, )
Completed 7/22

Clock Cycle 4846:
 Current CPU Blocking $t4
(lw, 960, $t4, 7, 22, 689, )
Completed 8/22

Clock Cycle 4847:
 Current CPU Blocking $t4
(lw, 960, $t4, 8, 22, 689, )
Completed 9/22

Clock Cycle 4848:
 Current CPU Blocking $t4
(lw, 960, $t4, 9, 22, 689, )
Completed 10/22

Clock Cycle 4849:
 Current CPU Blocking $t4
(lw, 960, $t4, 10, 22, 689, )
Completed 11/22

Clock Cycle 4850:
 Current CPU Blocking $t4
(lw, 960, $t4, 11, 22, 689, )
Completed 12/22

Clock Cycle 4851:
 Current CPU Blocking $t4
(lw, 960, $t4, 12, 22, 689, )
Completed 13/22

Clock Cycle 4852:
 Current CPU Blocking $t4
(lw, 960, $t4, 13, 22, 689, )
Completed 14/22

Clock Cycle 4853:
 Current CPU Blocking $t4
(lw, 960, $t4, 14, 22, 689, )
Completed 15/22

Clock Cycle 4854:
 Current CPU Blocking $t4
(lw, 960, $t4, 15, 22, 689, )
Completed 16/22

Clock Cycle 4855:
 Current CPU Blocking $t4
(lw, 960, $t4, 16, 22, 689, )
Completed 17/22

Clock Cycle 4856:
 Current CPU Blocking $t4
(lw, 960, $t4, 17, 22, 689, )
Completed 18/22

Clock Cycle 4857:
 Current CPU Blocking $t4
(lw, 960, $t4, 18, 22, 689, )
Completed 19/22

Clock Cycle 4858:
 Current CPU Blocking $t4
(lw, 960, $t4, 19, 22, 689, )
Completed 20/22

Clock Cycle 4859:
 Current CPU Blocking $t4
(lw, 960, $t4, 20, 22, 689, )
Completed 21/22

Clock Cycle 4860:
 Current CPU Blocking $t4
(lw, 960, $t4, 21, 22, 689, )
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 689

Clock Cycle 4861:
 Current CPU Blocking $t4

addi$t4,$t1,2500
$t4 = 2500

Clock Cycle 4862:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1708 3700 on Line 691

Clock Cycle 4863:
 Current CPU Blocking 
(sw, 1708, 3700, 0, 0, 691, )
Started sw 1708 3700 on Line 691
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3412 $t3 on Line 692

Clock Cycle 4864:
 Current CPU Blocking 
(sw, 1708, 3700, 1, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 2/12

Clock Cycle 4865:
 Current CPU Blocking $t3
(sw, 1708, 3700, 2, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 3/12

Clock Cycle 4866:
 Current CPU Blocking $t3
(sw, 1708, 3700, 3, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 4/12

Clock Cycle 4867:
 Current CPU Blocking $t3
(sw, 1708, 3700, 4, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 5/12

Clock Cycle 4868:
 Current CPU Blocking $t3
(sw, 1708, 3700, 5, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 6/12

Clock Cycle 4869:
 Current CPU Blocking $t3
(sw, 1708, 3700, 6, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 7/12

Clock Cycle 4870:
 Current CPU Blocking $t3
(sw, 1708, 3700, 7, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 8/12

Clock Cycle 4871:
 Current CPU Blocking $t3
(sw, 1708, 3700, 8, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 9/12

Clock Cycle 4872:
 Current CPU Blocking $t3
(sw, 1708, 3700, 9, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 10/12

Clock Cycle 4873:
 Current CPU Blocking $t3
(sw, 1708, 3700, 10, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 11/12

Clock Cycle 4874:
 Current CPU Blocking $t3
(sw, 1708, 3700, 11, 12, 691, )(lw, 3412, $t3, 0, 0, 692, )
Completed 12/12
Finished Instruction sw 1708 3700 on Line 691

Clock Cycle 4875:
 Current CPU Blocking $t3
(lw, 3412, $t3, 0, 0, 692, )
Started lw 3412 $t3 on Line 692
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4876:
 Current CPU Blocking $t3
(lw, 3412, $t3, 1, 22, 692, )
Completed 2/22

Clock Cycle 4877:
 Current CPU Blocking $t3
(lw, 3412, $t3, 2, 22, 692, )
Completed 3/22

Clock Cycle 4878:
 Current CPU Blocking $t3
(lw, 3412, $t3, 3, 22, 692, )
Completed 4/22

Clock Cycle 4879:
 Current CPU Blocking $t3
(lw, 3412, $t3, 4, 22, 692, )
Completed 5/22

Clock Cycle 4880:
 Current CPU Blocking $t3
(lw, 3412, $t3, 5, 22, 692, )
Completed 6/22

Clock Cycle 4881:
 Current CPU Blocking $t3
(lw, 3412, $t3, 6, 22, 692, )
Completed 7/22

Clock Cycle 4882:
 Current CPU Blocking $t3
(lw, 3412, $t3, 7, 22, 692, )
Completed 8/22

Clock Cycle 4883:
 Current CPU Blocking $t3
(lw, 3412, $t3, 8, 22, 692, )
Completed 9/22

Clock Cycle 4884:
 Current CPU Blocking $t3
(lw, 3412, $t3, 9, 22, 692, )
Completed 10/22
Memory at 1708 = 3700

Clock Cycle 4885:
 Current CPU Blocking $t3
(lw, 3412, $t3, 10, 22, 692, )
Completed 11/22

Clock Cycle 4886:
 Current CPU Blocking $t3
(lw, 3412, $t3, 11, 22, 692, )
Completed 12/22

Clock Cycle 4887:
 Current CPU Blocking $t3
(lw, 3412, $t3, 12, 22, 692, )
Completed 13/22

Clock Cycle 4888:
 Current CPU Blocking $t3
(lw, 3412, $t3, 13, 22, 692, )
Completed 14/22

Clock Cycle 4889:
 Current CPU Blocking $t3
(lw, 3412, $t3, 14, 22, 692, )
Completed 15/22

Clock Cycle 4890:
 Current CPU Blocking $t3
(lw, 3412, $t3, 15, 22, 692, )
Completed 16/22

Clock Cycle 4891:
 Current CPU Blocking $t3
(lw, 3412, $t3, 16, 22, 692, )
Completed 17/22

Clock Cycle 4892:
 Current CPU Blocking $t3
(lw, 3412, $t3, 17, 22, 692, )
Completed 18/22

Clock Cycle 4893:
 Current CPU Blocking $t3
(lw, 3412, $t3, 18, 22, 692, )
Completed 19/22

Clock Cycle 4894:
 Current CPU Blocking $t3
(lw, 3412, $t3, 19, 22, 692, )
Completed 20/22

Clock Cycle 4895:
 Current CPU Blocking $t3
(lw, 3412, $t3, 20, 22, 692, )
Completed 21/22

Clock Cycle 4896:
 Current CPU Blocking $t3
(lw, 3412, $t3, 21, 22, 692, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3412 $t3 on Line 692

Clock Cycle 4897:
 Current CPU Blocking $t3

addi$t3,$t1,3672
$t3 = 3672

Clock Cycle 4898:
 Current CPU Blocking 

addi$t4,$t3,2712
$t4 = 6384

Clock Cycle 4899:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1976 6384 on Line 695

Clock Cycle 4900:
 Current CPU Blocking 
(sw, 1976, 6384, 0, 0, 695, )
Started sw 1976 6384 on Line 695
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2528 $t3 on Line 696

Clock Cycle 4901:
 Current CPU Blocking 
(sw, 1976, 6384, 1, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )
Completed 2/12
DRAM Request(Write) Issued for sw 2352 496 on Line 697

Clock Cycle 4902:
 Current CPU Blocking 
(sw, 1976, 6384, 2, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )
Completed 3/12
addi$t0,$t1,2872
$t0 = 2872

Clock Cycle 4903:
 Current CPU Blocking 
(sw, 1976, 6384, 3, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )
Completed 4/12
addi$t0,$t1,1288
$t0 = 1288

Clock Cycle 4904:
 Current CPU Blocking 
(sw, 1976, 6384, 4, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )
Completed 5/12
addi$t0,$t1,1900
$t0 = 1900

Clock Cycle 4905:
 Current CPU Blocking 
(sw, 1976, 6384, 5, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )
Completed 6/12
DRAM Request(Write) Issued for sw 3672 1900 on Line 701

Clock Cycle 4906:
 Current CPU Blocking 
(sw, 1976, 6384, 6, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 7/12
DRAM Request(Read) Issued for lw 784 $t1 on Line 702

Clock Cycle 4907:
 Current CPU Blocking 
(sw, 1976, 6384, 7, 12, 695, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )(lw, 784, $t1, 0, 0, 702, )
Completed 8/12

Clock Cycle 4908:
 Current CPU Blocking $t1
(sw, 1976, 6384, 8, 12, 695, )(lw, 784, $t1, 0, 0, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 9/12

Clock Cycle 4909:
 Current CPU Blocking $t1
(sw, 1976, 6384, 9, 12, 695, )(lw, 784, $t1, 0, 0, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 10/12

Clock Cycle 4910:
 Current CPU Blocking $t1
(sw, 1976, 6384, 10, 12, 695, )(lw, 784, $t1, 0, 0, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 11/12

Clock Cycle 4911:
 Current CPU Blocking $t1
(sw, 1976, 6384, 11, 12, 695, )(lw, 784, $t1, 0, 0, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 12/12
Finished Instruction sw 1976 6384 on Line 695

Clock Cycle 4912:
 Current CPU Blocking $t1
(lw, 784, $t1, 0, 0, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Started lw 784 $t1 on Line 702
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4913:
 Current CPU Blocking $t1
(lw, 784, $t1, 1, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 2/22

Clock Cycle 4914:
 Current CPU Blocking $t1
(lw, 784, $t1, 2, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 3/22

Clock Cycle 4915:
 Current CPU Blocking $t1
(lw, 784, $t1, 3, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 4/22

Clock Cycle 4916:
 Current CPU Blocking $t1
(lw, 784, $t1, 4, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 5/22

Clock Cycle 4917:
 Current CPU Blocking $t1
(lw, 784, $t1, 5, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 6/22

Clock Cycle 4918:
 Current CPU Blocking $t1
(lw, 784, $t1, 6, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 7/22

Clock Cycle 4919:
 Current CPU Blocking $t1
(lw, 784, $t1, 7, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 8/22

Clock Cycle 4920:
 Current CPU Blocking $t1
(lw, 784, $t1, 8, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 9/22

Clock Cycle 4921:
 Current CPU Blocking $t1
(lw, 784, $t1, 9, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 10/22
Memory at 1976 = 6384

Clock Cycle 4922:
 Current CPU Blocking $t1
(lw, 784, $t1, 10, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 11/22

Clock Cycle 4923:
 Current CPU Blocking $t1
(lw, 784, $t1, 11, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 12/22

Clock Cycle 4924:
 Current CPU Blocking $t1
(lw, 784, $t1, 12, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 13/22

Clock Cycle 4925:
 Current CPU Blocking $t1
(lw, 784, $t1, 13, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 14/22

Clock Cycle 4926:
 Current CPU Blocking $t1
(lw, 784, $t1, 14, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 15/22

Clock Cycle 4927:
 Current CPU Blocking $t1
(lw, 784, $t1, 15, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 16/22

Clock Cycle 4928:
 Current CPU Blocking $t1
(lw, 784, $t1, 16, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 17/22

Clock Cycle 4929:
 Current CPU Blocking $t1
(lw, 784, $t1, 17, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 18/22

Clock Cycle 4930:
 Current CPU Blocking $t1
(lw, 784, $t1, 18, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 19/22

Clock Cycle 4931:
 Current CPU Blocking $t1
(lw, 784, $t1, 19, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 20/22

Clock Cycle 4932:
 Current CPU Blocking $t1
(lw, 784, $t1, 20, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 21/22

Clock Cycle 4933:
 Current CPU Blocking $t1
(lw, 784, $t1, 21, 22, 702, )(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Completed 22/22
$t1 = 0
Finished Instruction lw 784 $t1 on Line 702

Clock Cycle 4934:
 Current CPU Blocking $t1
(lw, 2528, $t3, 0, 0, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 3672, 1900, 0, 0, 701, )
Started lw 2528 $t3 on Line 696
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2976 0 on Line 703

Clock Cycle 4935:
 Current CPU Blocking 
(lw, 2528, $t3, 1, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )
Completed 2/12
DRAM Request(Read) Issued for lw 3280 $t0 on Line 704

Clock Cycle 4936:
 Current CPU Blocking 
(lw, 2528, $t3, 2, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 3/12

Clock Cycle 4937:
 Current CPU Blocking $t3
(lw, 2528, $t3, 3, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 4/12

Clock Cycle 4938:
 Current CPU Blocking $t3
(lw, 2528, $t3, 4, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 5/12

Clock Cycle 4939:
 Current CPU Blocking $t3
(lw, 2528, $t3, 5, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 6/12

Clock Cycle 4940:
 Current CPU Blocking $t3
(lw, 2528, $t3, 6, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 7/12

Clock Cycle 4941:
 Current CPU Blocking $t3
(lw, 2528, $t3, 7, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 8/12

Clock Cycle 4942:
 Current CPU Blocking $t3
(lw, 2528, $t3, 8, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 9/12

Clock Cycle 4943:
 Current CPU Blocking $t3
(lw, 2528, $t3, 9, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 10/12

Clock Cycle 4944:
 Current CPU Blocking $t3
(lw, 2528, $t3, 10, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 11/12

Clock Cycle 4945:
 Current CPU Blocking $t3
(lw, 2528, $t3, 11, 12, 696, )(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2528 $t3 on Line 696

Clock Cycle 4946:
 Current CPU Blocking $t3
(sw, 2352, 496, 0, 0, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Started sw 2352 496 on Line 697
Completed 1/2
addi$t2,$t3,1764
$t2 = 1764

Clock Cycle 4947:
 Current CPU Blocking 
(sw, 2352, 496, 1, 2, 697, )(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 2/2
Finished Instruction sw 2352 496 on Line 697

Clock Cycle 4948:
 Current CPU Blocking $t0
(sw, 2976, 0, 0, 0, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Started sw 2976 0 on Line 703
Completed 1/2

Clock Cycle 4949:
 Current CPU Blocking $t0
(sw, 2976, 0, 1, 2, 703, )(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 2/2
Finished Instruction sw 2976 0 on Line 703

Clock Cycle 4950:
 Current CPU Blocking $t0
(sw, 3672, 1900, 0, 0, 701, )(lw, 3280, $t0, 0, 0, 704, )
Started sw 3672 1900 on Line 701
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4951:
 Current CPU Blocking $t0
(sw, 3672, 1900, 1, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 2/22

Clock Cycle 4952:
 Current CPU Blocking $t0
(sw, 3672, 1900, 2, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 3/22

Clock Cycle 4953:
 Current CPU Blocking $t0
(sw, 3672, 1900, 3, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 4/22

Clock Cycle 4954:
 Current CPU Blocking $t0
(sw, 3672, 1900, 4, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 5/22

Clock Cycle 4955:
 Current CPU Blocking $t0
(sw, 3672, 1900, 5, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 6/22

Clock Cycle 4956:
 Current CPU Blocking $t0
(sw, 3672, 1900, 6, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 7/22

Clock Cycle 4957:
 Current CPU Blocking $t0
(sw, 3672, 1900, 7, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 8/22

Clock Cycle 4958:
 Current CPU Blocking $t0
(sw, 3672, 1900, 8, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 9/22

Clock Cycle 4959:
 Current CPU Blocking $t0
(sw, 3672, 1900, 9, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 10/22
Memory at 2352 = 496
Memory at 2976 = 0

Clock Cycle 4960:
 Current CPU Blocking $t0
(sw, 3672, 1900, 10, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 11/22

Clock Cycle 4961:
 Current CPU Blocking $t0
(sw, 3672, 1900, 11, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 12/22

Clock Cycle 4962:
 Current CPU Blocking $t0
(sw, 3672, 1900, 12, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 13/22

Clock Cycle 4963:
 Current CPU Blocking $t0
(sw, 3672, 1900, 13, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 14/22

Clock Cycle 4964:
 Current CPU Blocking $t0
(sw, 3672, 1900, 14, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 15/22

Clock Cycle 4965:
 Current CPU Blocking $t0
(sw, 3672, 1900, 15, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 16/22

Clock Cycle 4966:
 Current CPU Blocking $t0
(sw, 3672, 1900, 16, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 17/22

Clock Cycle 4967:
 Current CPU Blocking $t0
(sw, 3672, 1900, 17, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 18/22

Clock Cycle 4968:
 Current CPU Blocking $t0
(sw, 3672, 1900, 18, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 19/22

Clock Cycle 4969:
 Current CPU Blocking $t0
(sw, 3672, 1900, 19, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 20/22

Clock Cycle 4970:
 Current CPU Blocking $t0
(sw, 3672, 1900, 20, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 21/22

Clock Cycle 4971:
 Current CPU Blocking $t0
(sw, 3672, 1900, 21, 22, 701, )(lw, 3280, $t0, 0, 0, 704, )
Completed 22/22
Finished Instruction sw 3672 1900 on Line 701

Clock Cycle 4972:
 Current CPU Blocking $t0
(lw, 3280, $t0, 0, 0, 704, )
Started lw 3280 $t0 on Line 704
Completed 1/2

Clock Cycle 4973:
 Current CPU Blocking $t0
(lw, 3280, $t0, 1, 2, 704, )
Completed 2/2
$t0 = 2312
Finished Instruction lw 3280 $t0 on Line 704

Clock Cycle 4974:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 2384 $t0 on Line 706

Clock Cycle 4975:
 Current CPU Blocking 
(lw, 2384, $t0, 0, 0, 706, )
Started lw 2384 $t0 on Line 706
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1052 0 on Line 707

Clock Cycle 4976:
 Current CPU Blocking 
(lw, 2384, $t0, 1, 22, 706, )(sw, 1052, 0, 0, 0, 707, )
Completed 2/22
DRAM Request(Write) Issued for sw 316 6384 on Line 708

Clock Cycle 4977:
 Current CPU Blocking 
(lw, 2384, $t0, 2, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 3/22

Clock Cycle 4978:
 Current CPU Blocking $t0
(lw, 2384, $t0, 3, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 4/22

Clock Cycle 4979:
 Current CPU Blocking $t0
(lw, 2384, $t0, 4, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 5/22

Clock Cycle 4980:
 Current CPU Blocking $t0
(lw, 2384, $t0, 5, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 6/22

Clock Cycle 4981:
 Current CPU Blocking $t0
(lw, 2384, $t0, 6, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 7/22

Clock Cycle 4982:
 Current CPU Blocking $t0
(lw, 2384, $t0, 7, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 8/22

Clock Cycle 4983:
 Current CPU Blocking $t0
(lw, 2384, $t0, 8, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 9/22

Clock Cycle 4984:
 Current CPU Blocking $t0
(lw, 2384, $t0, 9, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 10/22
Memory at 3672 = 1900

Clock Cycle 4985:
 Current CPU Blocking $t0
(lw, 2384, $t0, 10, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 11/22

Clock Cycle 4986:
 Current CPU Blocking $t0
(lw, 2384, $t0, 11, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 12/22

Clock Cycle 4987:
 Current CPU Blocking $t0
(lw, 2384, $t0, 12, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 13/22

Clock Cycle 4988:
 Current CPU Blocking $t0
(lw, 2384, $t0, 13, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 14/22

Clock Cycle 4989:
 Current CPU Blocking $t0
(lw, 2384, $t0, 14, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 15/22

Clock Cycle 4990:
 Current CPU Blocking $t0
(lw, 2384, $t0, 15, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 16/22

Clock Cycle 4991:
 Current CPU Blocking $t0
(lw, 2384, $t0, 16, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 17/22

Clock Cycle 4992:
 Current CPU Blocking $t0
(lw, 2384, $t0, 17, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 18/22

Clock Cycle 4993:
 Current CPU Blocking $t0
(lw, 2384, $t0, 18, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 19/22

Clock Cycle 4994:
 Current CPU Blocking $t0
(lw, 2384, $t0, 19, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 20/22

Clock Cycle 4995:
 Current CPU Blocking $t0
(lw, 2384, $t0, 20, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 21/22

Clock Cycle 4996:
 Current CPU Blocking $t0
(lw, 2384, $t0, 21, 22, 706, )(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2384 $t0 on Line 706

Clock Cycle 4997:
 Current CPU Blocking $t0
(sw, 1052, 0, 0, 0, 707, )(sw, 316, 6384, 0, 0, 708, )
Started sw 1052 0 on Line 707
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t1,1604
$t0 = 1604

Clock Cycle 4998:
 Current CPU Blocking 
(sw, 1052, 0, 1, 12, 707, )(sw, 316, 6384, 0, 0, 708, )
Completed 2/12
DRAM Request(Read) Issued for lw 3052 $t1 on Line 710

Clock Cycle 4999:
 Current CPU Blocking 
(sw, 1052, 0, 2, 12, 707, )(sw, 316, 6384, 0, 0, 708, )(lw, 3052, $t1, 0, 0, 710, )
Completed 3/12

Clock Cycle 5000:
 Current CPU Blocking $t1
(sw, 1052, 0, 3, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 4/12

Clock Cycle 5001:
 Current CPU Blocking $t1
(sw, 1052, 0, 4, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 5/12

Clock Cycle 5002:
 Current CPU Blocking $t1
(sw, 1052, 0, 5, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 6/12

Clock Cycle 5003:
 Current CPU Blocking $t1
(sw, 1052, 0, 6, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 7/12

Clock Cycle 5004:
 Current CPU Blocking $t1
(sw, 1052, 0, 7, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 8/12

Clock Cycle 5005:
 Current CPU Blocking $t1
(sw, 1052, 0, 8, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 9/12

Clock Cycle 5006:
 Current CPU Blocking $t1
(sw, 1052, 0, 9, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 10/12

Clock Cycle 5007:
 Current CPU Blocking $t1
(sw, 1052, 0, 10, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 11/12

Clock Cycle 5008:
 Current CPU Blocking $t1
(sw, 1052, 0, 11, 12, 707, )(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 12/12
Finished Instruction sw 1052 0 on Line 707

Clock Cycle 5009:
 Current CPU Blocking $t1
(lw, 3052, $t1, 0, 0, 710, )(sw, 316, 6384, 0, 0, 708, )
Started lw 3052 $t1 on Line 710
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5010:
 Current CPU Blocking $t1
(lw, 3052, $t1, 1, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 2/22

Clock Cycle 5011:
 Current CPU Blocking $t1
(lw, 3052, $t1, 2, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 3/22

Clock Cycle 5012:
 Current CPU Blocking $t1
(lw, 3052, $t1, 3, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 4/22

Clock Cycle 5013:
 Current CPU Blocking $t1
(lw, 3052, $t1, 4, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 5/22

Clock Cycle 5014:
 Current CPU Blocking $t1
(lw, 3052, $t1, 5, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 6/22

Clock Cycle 5015:
 Current CPU Blocking $t1
(lw, 3052, $t1, 6, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 7/22

Clock Cycle 5016:
 Current CPU Blocking $t1
(lw, 3052, $t1, 7, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 8/22

Clock Cycle 5017:
 Current CPU Blocking $t1
(lw, 3052, $t1, 8, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 9/22

Clock Cycle 5018:
 Current CPU Blocking $t1
(lw, 3052, $t1, 9, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 10/22

Clock Cycle 5019:
 Current CPU Blocking $t1
(lw, 3052, $t1, 10, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 11/22

Clock Cycle 5020:
 Current CPU Blocking $t1
(lw, 3052, $t1, 11, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 12/22

Clock Cycle 5021:
 Current CPU Blocking $t1
(lw, 3052, $t1, 12, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 13/22

Clock Cycle 5022:
 Current CPU Blocking $t1
(lw, 3052, $t1, 13, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 14/22

Clock Cycle 5023:
 Current CPU Blocking $t1
(lw, 3052, $t1, 14, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 15/22

Clock Cycle 5024:
 Current CPU Blocking $t1
(lw, 3052, $t1, 15, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 16/22

Clock Cycle 5025:
 Current CPU Blocking $t1
(lw, 3052, $t1, 16, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 17/22

Clock Cycle 5026:
 Current CPU Blocking $t1
(lw, 3052, $t1, 17, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 18/22

Clock Cycle 5027:
 Current CPU Blocking $t1
(lw, 3052, $t1, 18, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 19/22

Clock Cycle 5028:
 Current CPU Blocking $t1
(lw, 3052, $t1, 19, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 20/22

Clock Cycle 5029:
 Current CPU Blocking $t1
(lw, 3052, $t1, 20, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 21/22

Clock Cycle 5030:
 Current CPU Blocking $t1
(lw, 3052, $t1, 21, 22, 710, )(sw, 316, 6384, 0, 0, 708, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3052 $t1 on Line 710

Clock Cycle 5031:
 Current CPU Blocking $t1
(sw, 316, 6384, 0, 0, 708, )
Started sw 316 6384 on Line 708
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1876 0 on Line 711

Clock Cycle 5032:
 Current CPU Blocking 
(sw, 316, 6384, 1, 12, 708, )(sw, 1876, 0, 0, 0, 711, )
Completed 2/12
DRAM Request(Read) Issued for lw 1584 $t4 on Line 712

Clock Cycle 5033:
 Current CPU Blocking 
(sw, 316, 6384, 2, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )
Completed 3/12
DRAM Request(Read) Issued for lw 1480 $t1 on Line 713

Clock Cycle 5034:
 Current CPU Blocking 
(sw, 316, 6384, 3, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )
Completed 4/12
DRAM Request(Write) Issued for sw 3096 1764 on Line 714

Clock Cycle 5035:
 Current CPU Blocking 
(sw, 316, 6384, 4, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 5/12
addi$t0,$t3,3092
$t0 = 3092

Clock Cycle 5036:
 Current CPU Blocking 
(sw, 316, 6384, 5, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 6/12

Clock Cycle 5037:
 Current CPU Blocking $t1
(sw, 316, 6384, 6, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 7/12

Clock Cycle 5038:
 Current CPU Blocking $t1
(sw, 316, 6384, 7, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 8/12

Clock Cycle 5039:
 Current CPU Blocking $t1
(sw, 316, 6384, 8, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 9/12

Clock Cycle 5040:
 Current CPU Blocking $t1
(sw, 316, 6384, 9, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 10/12

Clock Cycle 5041:
 Current CPU Blocking $t1
(sw, 316, 6384, 10, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 11/12

Clock Cycle 5042:
 Current CPU Blocking $t1
(sw, 316, 6384, 11, 12, 708, )(sw, 1876, 0, 0, 0, 711, )(lw, 1584, $t4, 0, 0, 712, )(lw, 1480, $t1, 0, 0, 713, )(sw, 3096, 1764, 0, 0, 714, )
Completed 12/12
Finished Instruction sw 316 6384 on Line 708

Clock Cycle 5043:
 Current CPU Blocking $t1
(sw, 1876, 0, 0, 0, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Started sw 1876 0 on Line 711
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5044:
 Current CPU Blocking $t1
(sw, 1876, 0, 1, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 2/22

Clock Cycle 5045:
 Current CPU Blocking $t1
(sw, 1876, 0, 2, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 3/22

Clock Cycle 5046:
 Current CPU Blocking $t1
(sw, 1876, 0, 3, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 4/22

Clock Cycle 5047:
 Current CPU Blocking $t1
(sw, 1876, 0, 4, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 5/22

Clock Cycle 5048:
 Current CPU Blocking $t1
(sw, 1876, 0, 5, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 6/22

Clock Cycle 5049:
 Current CPU Blocking $t1
(sw, 1876, 0, 6, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 7/22

Clock Cycle 5050:
 Current CPU Blocking $t1
(sw, 1876, 0, 7, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 8/22

Clock Cycle 5051:
 Current CPU Blocking $t1
(sw, 1876, 0, 8, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 9/22

Clock Cycle 5052:
 Current CPU Blocking $t1
(sw, 1876, 0, 9, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 10/22
Memory at 316 = 6384

Clock Cycle 5053:
 Current CPU Blocking $t1
(sw, 1876, 0, 10, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 11/22

Clock Cycle 5054:
 Current CPU Blocking $t1
(sw, 1876, 0, 11, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 12/22

Clock Cycle 5055:
 Current CPU Blocking $t1
(sw, 1876, 0, 12, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 13/22

Clock Cycle 5056:
 Current CPU Blocking $t1
(sw, 1876, 0, 13, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 14/22

Clock Cycle 5057:
 Current CPU Blocking $t1
(sw, 1876, 0, 14, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 15/22

Clock Cycle 5058:
 Current CPU Blocking $t1
(sw, 1876, 0, 15, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 16/22

Clock Cycle 5059:
 Current CPU Blocking $t1
(sw, 1876, 0, 16, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 17/22

Clock Cycle 5060:
 Current CPU Blocking $t1
(sw, 1876, 0, 17, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 18/22

Clock Cycle 5061:
 Current CPU Blocking $t1
(sw, 1876, 0, 18, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 19/22

Clock Cycle 5062:
 Current CPU Blocking $t1
(sw, 1876, 0, 19, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 20/22

Clock Cycle 5063:
 Current CPU Blocking $t1
(sw, 1876, 0, 20, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 21/22

Clock Cycle 5064:
 Current CPU Blocking $t1
(sw, 1876, 0, 21, 22, 711, )(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 22/22
Finished Instruction sw 1876 0 on Line 711

Clock Cycle 5065:
 Current CPU Blocking $t1
(lw, 1480, $t1, 0, 0, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Started lw 1480 $t1 on Line 713
Completed 1/2

Clock Cycle 5066:
 Current CPU Blocking $t1
(lw, 1480, $t1, 1, 2, 713, )(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1480 $t1 on Line 713

Clock Cycle 5067:
 Current CPU Blocking $t1
(lw, 1584, $t4, 0, 0, 712, )(sw, 3096, 1764, 0, 0, 714, )
Started lw 1584 $t4 on Line 712
Completed 1/2
addi$t1,$t2,780
$t1 = 2544

Clock Cycle 5068:
 Current CPU Blocking 
(lw, 1584, $t4, 1, 2, 712, )(sw, 3096, 1764, 0, 0, 714, )
Completed 2/2
$t4 = 3800
Finished Instruction lw 1584 $t4 on Line 712
addi$t1,$t1,3156
$t1 = 5700

Clock Cycle 5069:
 Current CPU Blocking 
(sw, 3096, 1764, 0, 0, 714, )
Started sw 3096 1764 on Line 714
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1652 $t1 on Line 718

Clock Cycle 5070:
 Current CPU Blocking 
(sw, 3096, 1764, 1, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 2/22
addi$t4,$t3,264
$t4 = 264

Clock Cycle 5071:
 Current CPU Blocking 
(sw, 3096, 1764, 2, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 3/22

Clock Cycle 5072:
 Current CPU Blocking $t1
(sw, 3096, 1764, 3, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 4/22

Clock Cycle 5073:
 Current CPU Blocking $t1
(sw, 3096, 1764, 4, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 5/22

Clock Cycle 5074:
 Current CPU Blocking $t1
(sw, 3096, 1764, 5, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 6/22

Clock Cycle 5075:
 Current CPU Blocking $t1
(sw, 3096, 1764, 6, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 7/22

Clock Cycle 5076:
 Current CPU Blocking $t1
(sw, 3096, 1764, 7, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 8/22

Clock Cycle 5077:
 Current CPU Blocking $t1
(sw, 3096, 1764, 8, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 9/22

Clock Cycle 5078:
 Current CPU Blocking $t1
(sw, 3096, 1764, 9, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 10/22
Memory at 1876 = 0

Clock Cycle 5079:
 Current CPU Blocking $t1
(sw, 3096, 1764, 10, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 11/22

Clock Cycle 5080:
 Current CPU Blocking $t1
(sw, 3096, 1764, 11, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 12/22

Clock Cycle 5081:
 Current CPU Blocking $t1
(sw, 3096, 1764, 12, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 13/22

Clock Cycle 5082:
 Current CPU Blocking $t1
(sw, 3096, 1764, 13, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 14/22

Clock Cycle 5083:
 Current CPU Blocking $t1
(sw, 3096, 1764, 14, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 15/22

Clock Cycle 5084:
 Current CPU Blocking $t1
(sw, 3096, 1764, 15, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 16/22

Clock Cycle 5085:
 Current CPU Blocking $t1
(sw, 3096, 1764, 16, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 17/22

Clock Cycle 5086:
 Current CPU Blocking $t1
(sw, 3096, 1764, 17, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 18/22

Clock Cycle 5087:
 Current CPU Blocking $t1
(sw, 3096, 1764, 18, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 19/22

Clock Cycle 5088:
 Current CPU Blocking $t1
(sw, 3096, 1764, 19, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 20/22

Clock Cycle 5089:
 Current CPU Blocking $t1
(sw, 3096, 1764, 20, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 21/22

Clock Cycle 5090:
 Current CPU Blocking $t1
(sw, 3096, 1764, 21, 22, 714, )(lw, 1652, $t1, 0, 0, 718, )
Completed 22/22
Finished Instruction sw 3096 1764 on Line 714

Clock Cycle 5091:
 Current CPU Blocking $t1
(lw, 1652, $t1, 0, 0, 718, )
Started lw 1652 $t1 on Line 718
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5092:
 Current CPU Blocking $t1
(lw, 1652, $t1, 1, 22, 718, )
Completed 2/22

Clock Cycle 5093:
 Current CPU Blocking $t1
(lw, 1652, $t1, 2, 22, 718, )
Completed 3/22

Clock Cycle 5094:
 Current CPU Blocking $t1
(lw, 1652, $t1, 3, 22, 718, )
Completed 4/22

Clock Cycle 5095:
 Current CPU Blocking $t1
(lw, 1652, $t1, 4, 22, 718, )
Completed 5/22

Clock Cycle 5096:
 Current CPU Blocking $t1
(lw, 1652, $t1, 5, 22, 718, )
Completed 6/22

Clock Cycle 5097:
 Current CPU Blocking $t1
(lw, 1652, $t1, 6, 22, 718, )
Completed 7/22

Clock Cycle 5098:
 Current CPU Blocking $t1
(lw, 1652, $t1, 7, 22, 718, )
Completed 8/22

Clock Cycle 5099:
 Current CPU Blocking $t1
(lw, 1652, $t1, 8, 22, 718, )
Completed 9/22

Clock Cycle 5100:
 Current CPU Blocking $t1
(lw, 1652, $t1, 9, 22, 718, )
Completed 10/22
Memory at 3096 = 1764

Clock Cycle 5101:
 Current CPU Blocking $t1
(lw, 1652, $t1, 10, 22, 718, )
Completed 11/22

Clock Cycle 5102:
 Current CPU Blocking $t1
(lw, 1652, $t1, 11, 22, 718, )
Completed 12/22

Clock Cycle 5103:
 Current CPU Blocking $t1
(lw, 1652, $t1, 12, 22, 718, )
Completed 13/22

Clock Cycle 5104:
 Current CPU Blocking $t1
(lw, 1652, $t1, 13, 22, 718, )
Completed 14/22

Clock Cycle 5105:
 Current CPU Blocking $t1
(lw, 1652, $t1, 14, 22, 718, )
Completed 15/22

Clock Cycle 5106:
 Current CPU Blocking $t1
(lw, 1652, $t1, 15, 22, 718, )
Completed 16/22

Clock Cycle 5107:
 Current CPU Blocking $t1
(lw, 1652, $t1, 16, 22, 718, )
Completed 17/22

Clock Cycle 5108:
 Current CPU Blocking $t1
(lw, 1652, $t1, 17, 22, 718, )
Completed 18/22

Clock Cycle 5109:
 Current CPU Blocking $t1
(lw, 1652, $t1, 18, 22, 718, )
Completed 19/22

Clock Cycle 5110:
 Current CPU Blocking $t1
(lw, 1652, $t1, 19, 22, 718, )
Completed 20/22

Clock Cycle 5111:
 Current CPU Blocking $t1
(lw, 1652, $t1, 20, 22, 718, )
Completed 21/22

Clock Cycle 5112:
 Current CPU Blocking $t1
(lw, 1652, $t1, 21, 22, 718, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1652 $t1 on Line 718

Clock Cycle 5113:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 3608 $t1 on Line 720

Clock Cycle 5114:
 Current CPU Blocking 
(lw, 3608, $t1, 0, 0, 720, )
Started lw 3608 $t1 on Line 720
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1624 $t4 on Line 721

Clock Cycle 5115:
 Current CPU Blocking 
(lw, 3608, $t1, 1, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 2/12

Clock Cycle 5116:
 Current CPU Blocking $t1
(lw, 3608, $t1, 2, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 3/12

Clock Cycle 5117:
 Current CPU Blocking $t1
(lw, 3608, $t1, 3, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 4/12

Clock Cycle 5118:
 Current CPU Blocking $t1
(lw, 3608, $t1, 4, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 5/12

Clock Cycle 5119:
 Current CPU Blocking $t1
(lw, 3608, $t1, 5, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 6/12

Clock Cycle 5120:
 Current CPU Blocking $t1
(lw, 3608, $t1, 6, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 7/12

Clock Cycle 5121:
 Current CPU Blocking $t1
(lw, 3608, $t1, 7, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 8/12

Clock Cycle 5122:
 Current CPU Blocking $t1
(lw, 3608, $t1, 8, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 9/12

Clock Cycle 5123:
 Current CPU Blocking $t1
(lw, 3608, $t1, 9, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 10/12

Clock Cycle 5124:
 Current CPU Blocking $t1
(lw, 3608, $t1, 10, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 11/12

Clock Cycle 5125:
 Current CPU Blocking $t1
(lw, 3608, $t1, 11, 12, 720, )(lw, 1624, $t4, 0, 0, 721, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3608 $t1 on Line 720

Clock Cycle 5126:
 Current CPU Blocking $t1
(lw, 1624, $t4, 0, 0, 721, )
Started lw 1624 $t4 on Line 721
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3176 0 on Line 722

Clock Cycle 5127:
 Current CPU Blocking 
(lw, 1624, $t4, 1, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 2/12

Clock Cycle 5128:
 Current CPU Blocking $t4
(lw, 1624, $t4, 2, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 3/12

Clock Cycle 5129:
 Current CPU Blocking $t4
(lw, 1624, $t4, 3, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 4/12

Clock Cycle 5130:
 Current CPU Blocking $t4
(lw, 1624, $t4, 4, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 5/12

Clock Cycle 5131:
 Current CPU Blocking $t4
(lw, 1624, $t4, 5, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 6/12

Clock Cycle 5132:
 Current CPU Blocking $t4
(lw, 1624, $t4, 6, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 7/12

Clock Cycle 5133:
 Current CPU Blocking $t4
(lw, 1624, $t4, 7, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 8/12

Clock Cycle 5134:
 Current CPU Blocking $t4
(lw, 1624, $t4, 8, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 9/12

Clock Cycle 5135:
 Current CPU Blocking $t4
(lw, 1624, $t4, 9, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 10/12

Clock Cycle 5136:
 Current CPU Blocking $t4
(lw, 1624, $t4, 10, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 11/12

Clock Cycle 5137:
 Current CPU Blocking $t4
(lw, 1624, $t4, 11, 12, 721, )(sw, 3176, 0, 0, 0, 722, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1624 $t4 on Line 721

Clock Cycle 5138:
 Current CPU Blocking $t4
(sw, 3176, 0, 0, 0, 722, )
Started sw 3176 0 on Line 722
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t4,0
$t1 = 0

Clock Cycle 5139:
 Current CPU Blocking 
(sw, 3176, 0, 1, 12, 722, )
Completed 2/12
DRAM Request(Write) Issued for sw 2232 1764 on Line 724

Clock Cycle 5140:
 Current CPU Blocking 
(sw, 3176, 0, 2, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )
Completed 3/12
DRAM Request(Read) Issued for lw 2772 $t0 on Line 725

Clock Cycle 5141:
 Current CPU Blocking 
(sw, 3176, 0, 3, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 4/12

Clock Cycle 5142:
 Current CPU Blocking $t0
(sw, 3176, 0, 4, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 5/12

Clock Cycle 5143:
 Current CPU Blocking $t0
(sw, 3176, 0, 5, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 6/12

Clock Cycle 5144:
 Current CPU Blocking $t0
(sw, 3176, 0, 6, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 7/12

Clock Cycle 5145:
 Current CPU Blocking $t0
(sw, 3176, 0, 7, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 8/12

Clock Cycle 5146:
 Current CPU Blocking $t0
(sw, 3176, 0, 8, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 9/12

Clock Cycle 5147:
 Current CPU Blocking $t0
(sw, 3176, 0, 9, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 10/12

Clock Cycle 5148:
 Current CPU Blocking $t0
(sw, 3176, 0, 10, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 11/12

Clock Cycle 5149:
 Current CPU Blocking $t0
(sw, 3176, 0, 11, 12, 722, )(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 12/12
Finished Instruction sw 3176 0 on Line 722

Clock Cycle 5150:
 Current CPU Blocking $t0
(sw, 2232, 1764, 0, 0, 724, )(lw, 2772, $t0, 0, 0, 725, )
Started sw 2232 1764 on Line 724
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5151:
 Current CPU Blocking $t0
(sw, 2232, 1764, 1, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 2/22

Clock Cycle 5152:
 Current CPU Blocking $t0
(sw, 2232, 1764, 2, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 3/22

Clock Cycle 5153:
 Current CPU Blocking $t0
(sw, 2232, 1764, 3, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 4/22

Clock Cycle 5154:
 Current CPU Blocking $t0
(sw, 2232, 1764, 4, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 5/22

Clock Cycle 5155:
 Current CPU Blocking $t0
(sw, 2232, 1764, 5, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 6/22

Clock Cycle 5156:
 Current CPU Blocking $t0
(sw, 2232, 1764, 6, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 7/22

Clock Cycle 5157:
 Current CPU Blocking $t0
(sw, 2232, 1764, 7, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 8/22

Clock Cycle 5158:
 Current CPU Blocking $t0
(sw, 2232, 1764, 8, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 9/22

Clock Cycle 5159:
 Current CPU Blocking $t0
(sw, 2232, 1764, 9, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 10/22

Clock Cycle 5160:
 Current CPU Blocking $t0
(sw, 2232, 1764, 10, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 11/22

Clock Cycle 5161:
 Current CPU Blocking $t0
(sw, 2232, 1764, 11, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 12/22

Clock Cycle 5162:
 Current CPU Blocking $t0
(sw, 2232, 1764, 12, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 13/22

Clock Cycle 5163:
 Current CPU Blocking $t0
(sw, 2232, 1764, 13, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 14/22

Clock Cycle 5164:
 Current CPU Blocking $t0
(sw, 2232, 1764, 14, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 15/22

Clock Cycle 5165:
 Current CPU Blocking $t0
(sw, 2232, 1764, 15, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 16/22

Clock Cycle 5166:
 Current CPU Blocking $t0
(sw, 2232, 1764, 16, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 17/22

Clock Cycle 5167:
 Current CPU Blocking $t0
(sw, 2232, 1764, 17, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 18/22

Clock Cycle 5168:
 Current CPU Blocking $t0
(sw, 2232, 1764, 18, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 19/22

Clock Cycle 5169:
 Current CPU Blocking $t0
(sw, 2232, 1764, 19, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 20/22

Clock Cycle 5170:
 Current CPU Blocking $t0
(sw, 2232, 1764, 20, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 21/22

Clock Cycle 5171:
 Current CPU Blocking $t0
(sw, 2232, 1764, 21, 22, 724, )(lw, 2772, $t0, 0, 0, 725, )
Completed 22/22
Finished Instruction sw 2232 1764 on Line 724

Clock Cycle 5172:
 Current CPU Blocking $t0
(lw, 2772, $t0, 0, 0, 725, )
Started lw 2772 $t0 on Line 725
Completed 1/2

Clock Cycle 5173:
 Current CPU Blocking $t0
(lw, 2772, $t0, 1, 2, 725, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2772 $t0 on Line 725

Clock Cycle 5174:
 Current CPU Blocking $t0

addi$t2,$t0,1212
$t2 = 1212

Clock Cycle 5175:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2884 1212 on Line 727

Clock Cycle 5176:
 Current CPU Blocking 
(sw, 2884, 1212, 0, 0, 727, )
Started sw 2884 1212 on Line 727
Completed 1/2
DRAM Request(Write) Issued for sw 1032 1212 on Line 728

Clock Cycle 5177:
 Current CPU Blocking 
(sw, 2884, 1212, 1, 2, 727, )(sw, 1032, 1212, 0, 0, 728, )
Completed 2/2
Finished Instruction sw 2884 1212 on Line 727
DRAM Request(Write) Issued for sw 3244 1212 on Line 729

Clock Cycle 5178:
 Current CPU Blocking 
(sw, 1032, 1212, 0, 0, 728, )(sw, 3244, 1212, 0, 0, 729, )
Started sw 1032 1212 on Line 728
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t3,$t0,3040
$t3 = 3040

Clock Cycle 5179:
 Current CPU Blocking 
(sw, 1032, 1212, 1, 22, 728, )(sw, 3244, 1212, 0, 0, 729, )
Completed 2/22
addi$t3,$t3,352
$t3 = 3392

Clock Cycle 5180:
 Current CPU Blocking 
(sw, 1032, 1212, 2, 22, 728, )(sw, 3244, 1212, 0, 0, 729, )
Completed 3/22
addi$t3,$t3,2964
$t3 = 6356

Clock Cycle 5181:
 Current CPU Blocking 
(sw, 1032, 1212, 3, 22, 728, )(sw, 3244, 1212, 0, 0, 729, )
Completed 4/22
addi$t2,$t3,1396
$t2 = 7752

Clock Cycle 5182:
 Current CPU Blocking 
(sw, 1032, 1212, 4, 22, 728, )(sw, 3244, 1212, 0, 0, 729, )
Completed 5/22
DRAM Request(Read) Issued for lw 1936 $t3 on Line 734

Clock Cycle 5183:
 Current CPU Blocking 
(sw, 1032, 1212, 5, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 6/22

Clock Cycle 5184:
 Current CPU Blocking $t3
(sw, 1032, 1212, 6, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 7/22

Clock Cycle 5185:
 Current CPU Blocking $t3
(sw, 1032, 1212, 7, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 8/22

Clock Cycle 5186:
 Current CPU Blocking $t3
(sw, 1032, 1212, 8, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 9/22

Clock Cycle 5187:
 Current CPU Blocking $t3
(sw, 1032, 1212, 9, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 10/22
Memory at 2232 = 1764
Memory at 2884 = 1212

Clock Cycle 5188:
 Current CPU Blocking $t3
(sw, 1032, 1212, 10, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 11/22

Clock Cycle 5189:
 Current CPU Blocking $t3
(sw, 1032, 1212, 11, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 12/22

Clock Cycle 5190:
 Current CPU Blocking $t3
(sw, 1032, 1212, 12, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 13/22

Clock Cycle 5191:
 Current CPU Blocking $t3
(sw, 1032, 1212, 13, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 14/22

Clock Cycle 5192:
 Current CPU Blocking $t3
(sw, 1032, 1212, 14, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 15/22

Clock Cycle 5193:
 Current CPU Blocking $t3
(sw, 1032, 1212, 15, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 16/22

Clock Cycle 5194:
 Current CPU Blocking $t3
(sw, 1032, 1212, 16, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 17/22

Clock Cycle 5195:
 Current CPU Blocking $t3
(sw, 1032, 1212, 17, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 18/22

Clock Cycle 5196:
 Current CPU Blocking $t3
(sw, 1032, 1212, 18, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 19/22

Clock Cycle 5197:
 Current CPU Blocking $t3
(sw, 1032, 1212, 19, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 20/22

Clock Cycle 5198:
 Current CPU Blocking $t3
(sw, 1032, 1212, 20, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 21/22

Clock Cycle 5199:
 Current CPU Blocking $t3
(sw, 1032, 1212, 21, 22, 728, )(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 22/22
Finished Instruction sw 1032 1212 on Line 728

Clock Cycle 5200:
 Current CPU Blocking $t3
(lw, 1936, $t3, 0, 0, 734, )(sw, 3244, 1212, 0, 0, 729, )
Started lw 1936 $t3 on Line 734
Completed 1/2

Clock Cycle 5201:
 Current CPU Blocking $t3
(lw, 1936, $t3, 1, 2, 734, )(sw, 3244, 1212, 0, 0, 729, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1936 $t3 on Line 734

Clock Cycle 5202:
 Current CPU Blocking $t3
(sw, 3244, 1212, 0, 0, 729, )
Started sw 3244 1212 on Line 729
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t4,3632
$t3 = 3632

Clock Cycle 5203:
 Current CPU Blocking 
(sw, 3244, 1212, 1, 22, 729, )
Completed 2/22
addi$t3,$t2,3624
$t3 = 11376

Clock Cycle 5204:
 Current CPU Blocking 
(sw, 3244, 1212, 2, 22, 729, )
Completed 3/22
addi$t3,$t0,2488
$t3 = 2488

Clock Cycle 5205:
 Current CPU Blocking 
(sw, 3244, 1212, 3, 22, 729, )
Completed 4/22
DRAM Request(Write) Issued for sw 956 7752 on Line 738

Clock Cycle 5206:
 Current CPU Blocking 
(sw, 3244, 1212, 4, 22, 729, )(sw, 956, 7752, 0, 0, 738, )
Completed 5/22
DRAM Request(Write) Issued for sw 328 7752 on Line 739

Clock Cycle 5207:
 Current CPU Blocking 
(sw, 3244, 1212, 5, 22, 729, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 6/22
DRAM Request(Read) Issued for lw 1708 $t3 on Line 740

Clock Cycle 5208:
 Current CPU Blocking 
(sw, 3244, 1212, 6, 22, 729, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 1708, $t3, 0, 0, 740, )
Completed 7/22

Clock Cycle 5209:
 Current CPU Blocking $t3
(sw, 3244, 1212, 7, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 8/22

Clock Cycle 5210:
 Current CPU Blocking $t3
(sw, 3244, 1212, 8, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 9/22

Clock Cycle 5211:
 Current CPU Blocking $t3
(sw, 3244, 1212, 9, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 10/22
Memory at 1032 = 1212

Clock Cycle 5212:
 Current CPU Blocking $t3
(sw, 3244, 1212, 10, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 11/22

Clock Cycle 5213:
 Current CPU Blocking $t3
(sw, 3244, 1212, 11, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 12/22

Clock Cycle 5214:
 Current CPU Blocking $t3
(sw, 3244, 1212, 12, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 13/22

Clock Cycle 5215:
 Current CPU Blocking $t3
(sw, 3244, 1212, 13, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 14/22

Clock Cycle 5216:
 Current CPU Blocking $t3
(sw, 3244, 1212, 14, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 15/22

Clock Cycle 5217:
 Current CPU Blocking $t3
(sw, 3244, 1212, 15, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 16/22

Clock Cycle 5218:
 Current CPU Blocking $t3
(sw, 3244, 1212, 16, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 17/22

Clock Cycle 5219:
 Current CPU Blocking $t3
(sw, 3244, 1212, 17, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 18/22

Clock Cycle 5220:
 Current CPU Blocking $t3
(sw, 3244, 1212, 18, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 19/22

Clock Cycle 5221:
 Current CPU Blocking $t3
(sw, 3244, 1212, 19, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 20/22

Clock Cycle 5222:
 Current CPU Blocking $t3
(sw, 3244, 1212, 20, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 21/22

Clock Cycle 5223:
 Current CPU Blocking $t3
(sw, 3244, 1212, 21, 22, 729, )(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 22/22
Finished Instruction sw 3244 1212 on Line 729

Clock Cycle 5224:
 Current CPU Blocking $t3
(lw, 1708, $t3, 0, 0, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Started lw 1708 $t3 on Line 740
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5225:
 Current CPU Blocking $t3
(lw, 1708, $t3, 1, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 2/22

Clock Cycle 5226:
 Current CPU Blocking $t3
(lw, 1708, $t3, 2, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 3/22

Clock Cycle 5227:
 Current CPU Blocking $t3
(lw, 1708, $t3, 3, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 4/22

Clock Cycle 5228:
 Current CPU Blocking $t3
(lw, 1708, $t3, 4, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 5/22

Clock Cycle 5229:
 Current CPU Blocking $t3
(lw, 1708, $t3, 5, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 6/22

Clock Cycle 5230:
 Current CPU Blocking $t3
(lw, 1708, $t3, 6, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 7/22

Clock Cycle 5231:
 Current CPU Blocking $t3
(lw, 1708, $t3, 7, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 8/22

Clock Cycle 5232:
 Current CPU Blocking $t3
(lw, 1708, $t3, 8, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 9/22

Clock Cycle 5233:
 Current CPU Blocking $t3
(lw, 1708, $t3, 9, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 10/22
Memory at 3244 = 1212

Clock Cycle 5234:
 Current CPU Blocking $t3
(lw, 1708, $t3, 10, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 11/22

Clock Cycle 5235:
 Current CPU Blocking $t3
(lw, 1708, $t3, 11, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 12/22

Clock Cycle 5236:
 Current CPU Blocking $t3
(lw, 1708, $t3, 12, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 13/22

Clock Cycle 5237:
 Current CPU Blocking $t3
(lw, 1708, $t3, 13, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 14/22

Clock Cycle 5238:
 Current CPU Blocking $t3
(lw, 1708, $t3, 14, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 15/22

Clock Cycle 5239:
 Current CPU Blocking $t3
(lw, 1708, $t3, 15, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 16/22

Clock Cycle 5240:
 Current CPU Blocking $t3
(lw, 1708, $t3, 16, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 17/22

Clock Cycle 5241:
 Current CPU Blocking $t3
(lw, 1708, $t3, 17, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 18/22

Clock Cycle 5242:
 Current CPU Blocking $t3
(lw, 1708, $t3, 18, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 19/22

Clock Cycle 5243:
 Current CPU Blocking $t3
(lw, 1708, $t3, 19, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 20/22

Clock Cycle 5244:
 Current CPU Blocking $t3
(lw, 1708, $t3, 20, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 21/22

Clock Cycle 5245:
 Current CPU Blocking $t3
(lw, 1708, $t3, 21, 22, 740, )(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 22/22
$t3 = 3700
Finished Instruction lw 1708 $t3 on Line 740

Clock Cycle 5246:
 Current CPU Blocking $t3
(sw, 956, 7752, 0, 0, 738, )(sw, 328, 7752, 0, 0, 739, )
Started sw 956 7752 on Line 738
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t3,2920
$t2 = 6620

Clock Cycle 5247:
 Current CPU Blocking 
(sw, 956, 7752, 1, 12, 738, )(sw, 328, 7752, 0, 0, 739, )
Completed 2/12
DRAM Request(Read) Issued for lw 3628 $t3 on Line 742

Clock Cycle 5248:
 Current CPU Blocking 
(sw, 956, 7752, 2, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 3/12

Clock Cycle 5249:
 Current CPU Blocking $t3
(sw, 956, 7752, 3, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 4/12

Clock Cycle 5250:
 Current CPU Blocking $t3
(sw, 956, 7752, 4, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 5/12

Clock Cycle 5251:
 Current CPU Blocking $t3
(sw, 956, 7752, 5, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 6/12

Clock Cycle 5252:
 Current CPU Blocking $t3
(sw, 956, 7752, 6, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 7/12

Clock Cycle 5253:
 Current CPU Blocking $t3
(sw, 956, 7752, 7, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 8/12

Clock Cycle 5254:
 Current CPU Blocking $t3
(sw, 956, 7752, 8, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 9/12

Clock Cycle 5255:
 Current CPU Blocking $t3
(sw, 956, 7752, 9, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 10/12

Clock Cycle 5256:
 Current CPU Blocking $t3
(sw, 956, 7752, 10, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 11/12

Clock Cycle 5257:
 Current CPU Blocking $t3
(sw, 956, 7752, 11, 12, 738, )(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 12/12
Finished Instruction sw 956 7752 on Line 738

Clock Cycle 5258:
 Current CPU Blocking $t3
(sw, 328, 7752, 0, 0, 739, )(lw, 3628, $t3, 0, 0, 742, )
Started sw 328 7752 on Line 739
Completed 1/2

Clock Cycle 5259:
 Current CPU Blocking $t3
(sw, 328, 7752, 1, 2, 739, )(lw, 3628, $t3, 0, 0, 742, )
Completed 2/2
Finished Instruction sw 328 7752 on Line 739

Clock Cycle 5260:
 Current CPU Blocking $t3
(lw, 3628, $t3, 0, 0, 742, )
Started lw 3628 $t3 on Line 742
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5261:
 Current CPU Blocking $t3
(lw, 3628, $t3, 1, 22, 742, )
Completed 2/22

Clock Cycle 5262:
 Current CPU Blocking $t3
(lw, 3628, $t3, 2, 22, 742, )
Completed 3/22

Clock Cycle 5263:
 Current CPU Blocking $t3
(lw, 3628, $t3, 3, 22, 742, )
Completed 4/22

Clock Cycle 5264:
 Current CPU Blocking $t3
(lw, 3628, $t3, 4, 22, 742, )
Completed 5/22

Clock Cycle 5265:
 Current CPU Blocking $t3
(lw, 3628, $t3, 5, 22, 742, )
Completed 6/22

Clock Cycle 5266:
 Current CPU Blocking $t3
(lw, 3628, $t3, 6, 22, 742, )
Completed 7/22

Clock Cycle 5267:
 Current CPU Blocking $t3
(lw, 3628, $t3, 7, 22, 742, )
Completed 8/22

Clock Cycle 5268:
 Current CPU Blocking $t3
(lw, 3628, $t3, 8, 22, 742, )
Completed 9/22

Clock Cycle 5269:
 Current CPU Blocking $t3
(lw, 3628, $t3, 9, 22, 742, )
Completed 10/22
Memory at 328 = 7752
Memory at 956 = 7752

Clock Cycle 5270:
 Current CPU Blocking $t3
(lw, 3628, $t3, 10, 22, 742, )
Completed 11/22

Clock Cycle 5271:
 Current CPU Blocking $t3
(lw, 3628, $t3, 11, 22, 742, )
Completed 12/22

Clock Cycle 5272:
 Current CPU Blocking $t3
(lw, 3628, $t3, 12, 22, 742, )
Completed 13/22

Clock Cycle 5273:
 Current CPU Blocking $t3
(lw, 3628, $t3, 13, 22, 742, )
Completed 14/22

Clock Cycle 5274:
 Current CPU Blocking $t3
(lw, 3628, $t3, 14, 22, 742, )
Completed 15/22

Clock Cycle 5275:
 Current CPU Blocking $t3
(lw, 3628, $t3, 15, 22, 742, )
Completed 16/22

Clock Cycle 5276:
 Current CPU Blocking $t3
(lw, 3628, $t3, 16, 22, 742, )
Completed 17/22

Clock Cycle 5277:
 Current CPU Blocking $t3
(lw, 3628, $t3, 17, 22, 742, )
Completed 18/22

Clock Cycle 5278:
 Current CPU Blocking $t3
(lw, 3628, $t3, 18, 22, 742, )
Completed 19/22

Clock Cycle 5279:
 Current CPU Blocking $t3
(lw, 3628, $t3, 19, 22, 742, )
Completed 20/22

Clock Cycle 5280:
 Current CPU Blocking $t3
(lw, 3628, $t3, 20, 22, 742, )
Completed 21/22

Clock Cycle 5281:
 Current CPU Blocking $t3
(lw, 3628, $t3, 21, 22, 742, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3628 $t3 on Line 742

Clock Cycle 5282:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 656 $t3 on Line 743

Clock Cycle 5283:
 Current CPU Blocking 
(lw, 656, $t3, 0, 0, 743, )
Started lw 656 $t3 on Line 743
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3260 0 on Line 744

Clock Cycle 5284:
 Current CPU Blocking 
(lw, 656, $t3, 1, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 2/12

Clock Cycle 5285:
 Current CPU Blocking $t3
(lw, 656, $t3, 2, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 3/12

Clock Cycle 5286:
 Current CPU Blocking $t3
(lw, 656, $t3, 3, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 4/12

Clock Cycle 5287:
 Current CPU Blocking $t3
(lw, 656, $t3, 4, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 5/12

Clock Cycle 5288:
 Current CPU Blocking $t3
(lw, 656, $t3, 5, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 6/12

Clock Cycle 5289:
 Current CPU Blocking $t3
(lw, 656, $t3, 6, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 7/12

Clock Cycle 5290:
 Current CPU Blocking $t3
(lw, 656, $t3, 7, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 8/12

Clock Cycle 5291:
 Current CPU Blocking $t3
(lw, 656, $t3, 8, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 9/12

Clock Cycle 5292:
 Current CPU Blocking $t3
(lw, 656, $t3, 9, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 10/12

Clock Cycle 5293:
 Current CPU Blocking $t3
(lw, 656, $t3, 10, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 11/12

Clock Cycle 5294:
 Current CPU Blocking $t3
(lw, 656, $t3, 11, 12, 743, )(sw, 3260, 0, 0, 0, 744, )
Completed 12/12
$t3 = 0
Finished Instruction lw 656 $t3 on Line 743

Clock Cycle 5295:
 Current CPU Blocking $t3
(sw, 3260, 0, 0, 0, 744, )
Started sw 3260 0 on Line 744
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 856 $t3 on Line 745

Clock Cycle 5296:
 Current CPU Blocking 
(sw, 3260, 0, 1, 12, 744, )(lw, 856, $t3, 0, 0, 745, )
Completed 2/12
DRAM Request(Read) Issued for lw 2316 $t2 on Line 746

Clock Cycle 5297:
 Current CPU Blocking 
(sw, 3260, 0, 2, 12, 744, )(lw, 856, $t3, 0, 0, 745, )(lw, 2316, $t2, 0, 0, 746, )
Completed 3/12

Clock Cycle 5298:
 Current CPU Blocking $t2
(sw, 3260, 0, 3, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 4/12

Clock Cycle 5299:
 Current CPU Blocking $t2
(sw, 3260, 0, 4, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 5/12

Clock Cycle 5300:
 Current CPU Blocking $t2
(sw, 3260, 0, 5, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 6/12

Clock Cycle 5301:
 Current CPU Blocking $t2
(sw, 3260, 0, 6, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 7/12

Clock Cycle 5302:
 Current CPU Blocking $t2
(sw, 3260, 0, 7, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 8/12

Clock Cycle 5303:
 Current CPU Blocking $t2
(sw, 3260, 0, 8, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 9/12

Clock Cycle 5304:
 Current CPU Blocking $t2
(sw, 3260, 0, 9, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 10/12

Clock Cycle 5305:
 Current CPU Blocking $t2
(sw, 3260, 0, 10, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 11/12

Clock Cycle 5306:
 Current CPU Blocking $t2
(sw, 3260, 0, 11, 12, 744, )(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 12/12
Finished Instruction sw 3260 0 on Line 744

Clock Cycle 5307:
 Current CPU Blocking $t2
(lw, 2316, $t2, 0, 0, 746, )(lw, 856, $t3, 0, 0, 745, )
Started lw 2316 $t2 on Line 746
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5308:
 Current CPU Blocking $t2
(lw, 2316, $t2, 1, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 2/22

Clock Cycle 5309:
 Current CPU Blocking $t2
(lw, 2316, $t2, 2, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 3/22

Clock Cycle 5310:
 Current CPU Blocking $t2
(lw, 2316, $t2, 3, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 4/22

Clock Cycle 5311:
 Current CPU Blocking $t2
(lw, 2316, $t2, 4, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 5/22

Clock Cycle 5312:
 Current CPU Blocking $t2
(lw, 2316, $t2, 5, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 6/22

Clock Cycle 5313:
 Current CPU Blocking $t2
(lw, 2316, $t2, 6, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 7/22

Clock Cycle 5314:
 Current CPU Blocking $t2
(lw, 2316, $t2, 7, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 8/22

Clock Cycle 5315:
 Current CPU Blocking $t2
(lw, 2316, $t2, 8, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 9/22

Clock Cycle 5316:
 Current CPU Blocking $t2
(lw, 2316, $t2, 9, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 10/22

Clock Cycle 5317:
 Current CPU Blocking $t2
(lw, 2316, $t2, 10, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 11/22

Clock Cycle 5318:
 Current CPU Blocking $t2
(lw, 2316, $t2, 11, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 12/22

Clock Cycle 5319:
 Current CPU Blocking $t2
(lw, 2316, $t2, 12, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 13/22

Clock Cycle 5320:
 Current CPU Blocking $t2
(lw, 2316, $t2, 13, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 14/22

Clock Cycle 5321:
 Current CPU Blocking $t2
(lw, 2316, $t2, 14, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 15/22

Clock Cycle 5322:
 Current CPU Blocking $t2
(lw, 2316, $t2, 15, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 16/22

Clock Cycle 5323:
 Current CPU Blocking $t2
(lw, 2316, $t2, 16, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 17/22

Clock Cycle 5324:
 Current CPU Blocking $t2
(lw, 2316, $t2, 17, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 18/22

Clock Cycle 5325:
 Current CPU Blocking $t2
(lw, 2316, $t2, 18, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 19/22

Clock Cycle 5326:
 Current CPU Blocking $t2
(lw, 2316, $t2, 19, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 20/22

Clock Cycle 5327:
 Current CPU Blocking $t2
(lw, 2316, $t2, 20, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 21/22

Clock Cycle 5328:
 Current CPU Blocking $t2
(lw, 2316, $t2, 21, 22, 746, )(lw, 856, $t3, 0, 0, 745, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2316 $t2 on Line 746

Clock Cycle 5329:
 Current CPU Blocking $t2
(lw, 856, $t3, 0, 0, 745, )
Started lw 856 $t3 on Line 745
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 532 0 on Line 747

Clock Cycle 5330:
 Current CPU Blocking 
(lw, 856, $t3, 1, 12, 745, )(sw, 532, 0, 0, 0, 747, )
Completed 2/12
DRAM Request(Read) Issued for lw 1852 $t4 on Line 748

Clock Cycle 5331:
 Current CPU Blocking 
(lw, 856, $t3, 2, 12, 745, )(sw, 532, 0, 0, 0, 747, )(lw, 1852, $t4, 0, 0, 748, )
Completed 3/12
DRAM Request(Write) Issued for sw 3116 0 on Line 749

Clock Cycle 5332:
 Current CPU Blocking 
(lw, 856, $t3, 3, 12, 745, )(sw, 532, 0, 0, 0, 747, )(lw, 1852, $t4, 0, 0, 748, )(sw, 3116, 0, 0, 0, 749, )
Completed 4/12
DRAM Request(Read) Issued for lw 1308 $t0 on Line 750

Clock Cycle 5333:
 Current CPU Blocking 
(lw, 856, $t3, 4, 12, 745, )(sw, 532, 0, 0, 0, 747, )(lw, 1852, $t4, 0, 0, 748, )(sw, 3116, 0, 0, 0, 749, )(lw, 1308, $t0, 0, 0, 750, )
Completed 5/12
DRAM Request(Read) Issued for lw 4000 $t2 on Line 751

Clock Cycle 5334:
 Current CPU Blocking 
(lw, 856, $t3, 5, 12, 745, )(sw, 532, 0, 0, 0, 747, )(lw, 1852, $t4, 0, 0, 748, )(sw, 3116, 0, 0, 0, 749, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 6/12

Clock Cycle 5335:
 Current CPU Blocking $t2
(lw, 856, $t3, 6, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 7/12

Clock Cycle 5336:
 Current CPU Blocking $t2
(lw, 856, $t3, 7, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 8/12

Clock Cycle 5337:
 Current CPU Blocking $t2
(lw, 856, $t3, 8, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 9/12

Clock Cycle 5338:
 Current CPU Blocking $t2
(lw, 856, $t3, 9, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 10/12

Clock Cycle 5339:
 Current CPU Blocking $t2
(lw, 856, $t3, 10, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 11/12

Clock Cycle 5340:
 Current CPU Blocking $t2
(lw, 856, $t3, 11, 12, 745, )(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 12/12
$t3 = 0
Finished Instruction lw 856 $t3 on Line 745

Clock Cycle 5341:
 Current CPU Blocking $t2
(sw, 532, 0, 0, 0, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Started sw 532 0 on Line 747
Completed 1/2

Clock Cycle 5342:
 Current CPU Blocking $t2
(sw, 532, 0, 1, 2, 747, )(sw, 3116, 0, 0, 0, 749, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )(lw, 4000, $t2, 0, 0, 751, )
Completed 2/2
Finished Instruction sw 532 0 on Line 747

Clock Cycle 5343:
 Current CPU Blocking $t2
(sw, 3116, 0, 0, 0, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Started sw 3116 0 on Line 749
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5344:
 Current CPU Blocking $t2
(sw, 3116, 0, 1, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 2/22

Clock Cycle 5345:
 Current CPU Blocking $t2
(sw, 3116, 0, 2, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 3/22

Clock Cycle 5346:
 Current CPU Blocking $t2
(sw, 3116, 0, 3, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 4/22

Clock Cycle 5347:
 Current CPU Blocking $t2
(sw, 3116, 0, 4, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 5/22

Clock Cycle 5348:
 Current CPU Blocking $t2
(sw, 3116, 0, 5, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 6/22

Clock Cycle 5349:
 Current CPU Blocking $t2
(sw, 3116, 0, 6, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 7/22

Clock Cycle 5350:
 Current CPU Blocking $t2
(sw, 3116, 0, 7, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 8/22

Clock Cycle 5351:
 Current CPU Blocking $t2
(sw, 3116, 0, 8, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 9/22

Clock Cycle 5352:
 Current CPU Blocking $t2
(sw, 3116, 0, 9, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 10/22

Clock Cycle 5353:
 Current CPU Blocking $t2
(sw, 3116, 0, 10, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 11/22

Clock Cycle 5354:
 Current CPU Blocking $t2
(sw, 3116, 0, 11, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 12/22

Clock Cycle 5355:
 Current CPU Blocking $t2
(sw, 3116, 0, 12, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 13/22

Clock Cycle 5356:
 Current CPU Blocking $t2
(sw, 3116, 0, 13, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 14/22

Clock Cycle 5357:
 Current CPU Blocking $t2
(sw, 3116, 0, 14, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 15/22

Clock Cycle 5358:
 Current CPU Blocking $t2
(sw, 3116, 0, 15, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 16/22

Clock Cycle 5359:
 Current CPU Blocking $t2
(sw, 3116, 0, 16, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 17/22

Clock Cycle 5360:
 Current CPU Blocking $t2
(sw, 3116, 0, 17, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 18/22

Clock Cycle 5361:
 Current CPU Blocking $t2
(sw, 3116, 0, 18, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 19/22

Clock Cycle 5362:
 Current CPU Blocking $t2
(sw, 3116, 0, 19, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 20/22

Clock Cycle 5363:
 Current CPU Blocking $t2
(sw, 3116, 0, 20, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 21/22

Clock Cycle 5364:
 Current CPU Blocking $t2
(sw, 3116, 0, 21, 22, 749, )(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 22/22
Finished Instruction sw 3116 0 on Line 749

Clock Cycle 5365:
 Current CPU Blocking $t2
(lw, 4000, $t2, 0, 0, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Started lw 4000 $t2 on Line 751
Completed 1/2

Clock Cycle 5366:
 Current CPU Blocking $t2
(lw, 4000, $t2, 1, 2, 751, )(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 2/2
$t2 = 0
Finished Instruction lw 4000 $t2 on Line 751

Clock Cycle 5367:
 Current CPU Blocking $t2
(lw, 1852, $t4, 0, 0, 748, )(lw, 1308, $t0, 0, 0, 750, )
Started lw 1852 $t4 on Line 748
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5368:
 Current CPU Blocking $t4
(lw, 1852, $t4, 1, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 2/22

Clock Cycle 5369:
 Current CPU Blocking $t4
(lw, 1852, $t4, 2, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 3/22

Clock Cycle 5370:
 Current CPU Blocking $t4
(lw, 1852, $t4, 3, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 4/22

Clock Cycle 5371:
 Current CPU Blocking $t4
(lw, 1852, $t4, 4, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 5/22

Clock Cycle 5372:
 Current CPU Blocking $t4
(lw, 1852, $t4, 5, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 6/22

Clock Cycle 5373:
 Current CPU Blocking $t4
(lw, 1852, $t4, 6, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 7/22

Clock Cycle 5374:
 Current CPU Blocking $t4
(lw, 1852, $t4, 7, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 8/22

Clock Cycle 5375:
 Current CPU Blocking $t4
(lw, 1852, $t4, 8, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 9/22

Clock Cycle 5376:
 Current CPU Blocking $t4
(lw, 1852, $t4, 9, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 10/22

Clock Cycle 5377:
 Current CPU Blocking $t4
(lw, 1852, $t4, 10, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 11/22

Clock Cycle 5378:
 Current CPU Blocking $t4
(lw, 1852, $t4, 11, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 12/22

Clock Cycle 5379:
 Current CPU Blocking $t4
(lw, 1852, $t4, 12, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 13/22

Clock Cycle 5380:
 Current CPU Blocking $t4
(lw, 1852, $t4, 13, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 14/22

Clock Cycle 5381:
 Current CPU Blocking $t4
(lw, 1852, $t4, 14, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 15/22

Clock Cycle 5382:
 Current CPU Blocking $t4
(lw, 1852, $t4, 15, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 16/22

Clock Cycle 5383:
 Current CPU Blocking $t4
(lw, 1852, $t4, 16, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 17/22

Clock Cycle 5384:
 Current CPU Blocking $t4
(lw, 1852, $t4, 17, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 18/22

Clock Cycle 5385:
 Current CPU Blocking $t4
(lw, 1852, $t4, 18, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 19/22

Clock Cycle 5386:
 Current CPU Blocking $t4
(lw, 1852, $t4, 19, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 20/22

Clock Cycle 5387:
 Current CPU Blocking $t4
(lw, 1852, $t4, 20, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 21/22

Clock Cycle 5388:
 Current CPU Blocking $t4
(lw, 1852, $t4, 21, 22, 748, )(lw, 1308, $t0, 0, 0, 750, )
Completed 22/22
$t4 = 2060
Finished Instruction lw 1852 $t4 on Line 748

Clock Cycle 5389:
 Current CPU Blocking $t4
(lw, 1308, $t0, 0, 0, 750, )
Started lw 1308 $t0 on Line 750
Completed 1/2
addi$t2,$t4,3788
$t2 = 5848

Clock Cycle 5390:
 Current CPU Blocking 
(lw, 1308, $t0, 1, 2, 750, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1308 $t0 on Line 750
addi$t2,$t3,1792
$t2 = 1792

Clock Cycle 5391:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 684 $t0 on Line 754

Clock Cycle 5392:
 Current CPU Blocking 
(lw, 684, $t0, 0, 0, 754, )
Started lw 684 $t0 on Line 754
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t1,2808
$t2 = 2808

Clock Cycle 5393:
 Current CPU Blocking 
(lw, 684, $t0, 1, 12, 754, )
Completed 2/12
DRAM Request(Read) Issued for lw 1536 $t4 on Line 756

Clock Cycle 5394:
 Current CPU Blocking 
(lw, 684, $t0, 2, 12, 754, )(lw, 1536, $t4, 0, 0, 756, )
Completed 3/12
DRAM Request(Read) Issued for lw 624 $t3 on Line 757

Clock Cycle 5395:
 Current CPU Blocking 
(lw, 684, $t0, 3, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 4/12

Clock Cycle 5396:
 Current CPU Blocking $t4
(lw, 684, $t0, 4, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 5/12

Clock Cycle 5397:
 Current CPU Blocking $t4
(lw, 684, $t0, 5, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 6/12

Clock Cycle 5398:
 Current CPU Blocking $t4
(lw, 684, $t0, 6, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 7/12

Clock Cycle 5399:
 Current CPU Blocking $t4
(lw, 684, $t0, 7, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 8/12

Clock Cycle 5400:
 Current CPU Blocking $t4
(lw, 684, $t0, 8, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 9/12

Clock Cycle 5401:
 Current CPU Blocking $t4
(lw, 684, $t0, 9, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 10/12

Clock Cycle 5402:
 Current CPU Blocking $t4
(lw, 684, $t0, 10, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 11/12

Clock Cycle 5403:
 Current CPU Blocking $t4
(lw, 684, $t0, 11, 12, 754, )(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 12/12
$t0 = 1680
Finished Instruction lw 684 $t0 on Line 754

Clock Cycle 5404:
 Current CPU Blocking $t4
(lw, 624, $t3, 0, 0, 757, )(lw, 1536, $t4, 0, 0, 756, )
Started lw 624 $t3 on Line 757
Completed 1/2

Clock Cycle 5405:
 Current CPU Blocking $t4
(lw, 624, $t3, 1, 2, 757, )(lw, 1536, $t4, 0, 0, 756, )
Completed 2/2
$t3 = 0
Finished Instruction lw 624 $t3 on Line 757

Clock Cycle 5406:
 Current CPU Blocking $t4
(lw, 1536, $t4, 0, 0, 756, )
Started lw 1536 $t4 on Line 756
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5407:
 Current CPU Blocking $t4
(lw, 1536, $t4, 1, 12, 756, )
Completed 2/12

Clock Cycle 5408:
 Current CPU Blocking $t4
(lw, 1536, $t4, 2, 12, 756, )
Completed 3/12

Clock Cycle 5409:
 Current CPU Blocking $t4
(lw, 1536, $t4, 3, 12, 756, )
Completed 4/12

Clock Cycle 5410:
 Current CPU Blocking $t4
(lw, 1536, $t4, 4, 12, 756, )
Completed 5/12

Clock Cycle 5411:
 Current CPU Blocking $t4
(lw, 1536, $t4, 5, 12, 756, )
Completed 6/12

Clock Cycle 5412:
 Current CPU Blocking $t4
(lw, 1536, $t4, 6, 12, 756, )
Completed 7/12

Clock Cycle 5413:
 Current CPU Blocking $t4
(lw, 1536, $t4, 7, 12, 756, )
Completed 8/12

Clock Cycle 5414:
 Current CPU Blocking $t4
(lw, 1536, $t4, 8, 12, 756, )
Completed 9/12

Clock Cycle 5415:
 Current CPU Blocking $t4
(lw, 1536, $t4, 9, 12, 756, )
Completed 10/12

Clock Cycle 5416:
 Current CPU Blocking $t4
(lw, 1536, $t4, 10, 12, 756, )
Completed 11/12

Clock Cycle 5417:
 Current CPU Blocking $t4
(lw, 1536, $t4, 11, 12, 756, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1536 $t4 on Line 756

Clock Cycle 5418:
 Current CPU Blocking $t4

addi$t2,$t4,2560
$t2 = 2560

Clock Cycle 5419:
 Current CPU Blocking 

addi$t1,$t4,2456
$t1 = 2456

Clock Cycle 5420:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3840 $t0 on Line 760

Clock Cycle 5421:
 Current CPU Blocking 
(lw, 3840, $t0, 0, 0, 760, )
Started lw 3840 $t0 on Line 760
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3732 0 on Line 761

Clock Cycle 5422:
 Current CPU Blocking 
(lw, 3840, $t0, 1, 12, 760, )(sw, 3732, 0, 0, 0, 761, )
Completed 2/12
DRAM Request(Read) Issued for lw 3084 $t4 on Line 762

Clock Cycle 5423:
 Current CPU Blocking 
(lw, 3840, $t0, 2, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 3/12

Clock Cycle 5424:
 Current CPU Blocking $t0
(lw, 3840, $t0, 3, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 4/12

Clock Cycle 5425:
 Current CPU Blocking $t0
(lw, 3840, $t0, 4, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 5/12

Clock Cycle 5426:
 Current CPU Blocking $t0
(lw, 3840, $t0, 5, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 6/12

Clock Cycle 5427:
 Current CPU Blocking $t0
(lw, 3840, $t0, 6, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 7/12

Clock Cycle 5428:
 Current CPU Blocking $t0
(lw, 3840, $t0, 7, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 8/12

Clock Cycle 5429:
 Current CPU Blocking $t0
(lw, 3840, $t0, 8, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 9/12

Clock Cycle 5430:
 Current CPU Blocking $t0
(lw, 3840, $t0, 9, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 10/12

Clock Cycle 5431:
 Current CPU Blocking $t0
(lw, 3840, $t0, 10, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 11/12

Clock Cycle 5432:
 Current CPU Blocking $t0
(lw, 3840, $t0, 11, 12, 760, )(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3840 $t0 on Line 760

Clock Cycle 5433:
 Current CPU Blocking $t0
(sw, 3732, 0, 0, 0, 761, )(lw, 3084, $t4, 0, 0, 762, )
Started sw 3732 0 on Line 761
Completed 1/2
addi$t2,$t0,388
$t2 = 388

Clock Cycle 5434:
 Current CPU Blocking 
(sw, 3732, 0, 1, 2, 761, )(lw, 3084, $t4, 0, 0, 762, )
Completed 2/2
Finished Instruction sw 3732 0 on Line 761
DRAM Request(Write) Issued for sw 3652 0 on Line 764

Clock Cycle 5435:
 Current CPU Blocking 
(lw, 3084, $t4, 0, 0, 762, )(sw, 3652, 0, 0, 0, 764, )
Started lw 3084 $t4 on Line 762
Completed 1/2
DRAM Request(Write) Issued for sw 2312 0 on Line 765

Clock Cycle 5436:
 Current CPU Blocking 
(lw, 3084, $t4, 1, 2, 762, )(sw, 3652, 0, 0, 0, 764, )(sw, 2312, 0, 0, 0, 765, )
Completed 2/2
$t4 = 1384
Finished Instruction lw 3084 $t4 on Line 762
addi$t3,$t2,2888
$t3 = 3276

Clock Cycle 5437:
 Current CPU Blocking 
(sw, 3652, 0, 0, 0, 764, )(sw, 2312, 0, 0, 0, 765, )
Started sw 3652 0 on Line 764
Completed 1/2
DRAM Request(Read) Issued for lw 3240 $t0 on Line 767

Clock Cycle 5438:
 Current CPU Blocking 
(sw, 3652, 0, 1, 2, 764, )(lw, 3240, $t0, 0, 0, 767, )(sw, 2312, 0, 0, 0, 765, )
Completed 2/2
Finished Instruction sw 3652 0 on Line 764
DRAM Request(Write) Issued for sw 3664 2456 on Line 768

Clock Cycle 5439:
 Current CPU Blocking 
(lw, 3240, $t0, 0, 0, 767, )(sw, 3664, 2456, 0, 0, 768, )(sw, 2312, 0, 0, 0, 765, )
Started lw 3240 $t0 on Line 767
Completed 1/2
DRAM Request(Write) Issued for sw 1260 3276 on Line 769

Clock Cycle 5440:
 Current CPU Blocking 
(lw, 3240, $t0, 1, 2, 767, )(sw, 3664, 2456, 0, 0, 768, )(sw, 2312, 0, 0, 0, 765, )(sw, 1260, 3276, 0, 0, 769, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3240 $t0 on Line 767

Clock Cycle 5441:
 Current CPU Blocking $t0
(sw, 3664, 2456, 0, 0, 768, )(sw, 2312, 0, 0, 0, 765, )(sw, 1260, 3276, 0, 0, 769, )
Started sw 3664 2456 on Line 768
Completed 1/2
addi$t0,$t3,3452
$t0 = 6728

Clock Cycle 5442:
 Current CPU Blocking 
(sw, 3664, 2456, 1, 2, 768, )(sw, 2312, 0, 0, 0, 765, )(sw, 1260, 3276, 0, 0, 769, )
Completed 2/2
Finished Instruction sw 3664 2456 on Line 768
DRAM Request(Read) Issued for lw 376 $t1 on Line 771

Clock Cycle 5443:
 Current CPU Blocking 
(sw, 2312, 0, 0, 0, 765, )(sw, 1260, 3276, 0, 0, 769, )(lw, 376, $t1, 0, 0, 771, )
Started sw 2312 0 on Line 765
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5444:
 Current CPU Blocking $t1
(sw, 2312, 0, 1, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 2/22

Clock Cycle 5445:
 Current CPU Blocking $t1
(sw, 2312, 0, 2, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 3/22

Clock Cycle 5446:
 Current CPU Blocking $t1
(sw, 2312, 0, 3, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 4/22

Clock Cycle 5447:
 Current CPU Blocking $t1
(sw, 2312, 0, 4, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 5/22

Clock Cycle 5448:
 Current CPU Blocking $t1
(sw, 2312, 0, 5, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 6/22

Clock Cycle 5449:
 Current CPU Blocking $t1
(sw, 2312, 0, 6, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 7/22

Clock Cycle 5450:
 Current CPU Blocking $t1
(sw, 2312, 0, 7, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 8/22

Clock Cycle 5451:
 Current CPU Blocking $t1
(sw, 2312, 0, 8, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 9/22

Clock Cycle 5452:
 Current CPU Blocking $t1
(sw, 2312, 0, 9, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 10/22
Memory at 3652 = 0
Memory at 3664 = 2456

Clock Cycle 5453:
 Current CPU Blocking $t1
(sw, 2312, 0, 10, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 11/22

Clock Cycle 5454:
 Current CPU Blocking $t1
(sw, 2312, 0, 11, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 12/22

Clock Cycle 5455:
 Current CPU Blocking $t1
(sw, 2312, 0, 12, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 13/22

Clock Cycle 5456:
 Current CPU Blocking $t1
(sw, 2312, 0, 13, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 14/22

Clock Cycle 5457:
 Current CPU Blocking $t1
(sw, 2312, 0, 14, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 15/22

Clock Cycle 5458:
 Current CPU Blocking $t1
(sw, 2312, 0, 15, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 16/22

Clock Cycle 5459:
 Current CPU Blocking $t1
(sw, 2312, 0, 16, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 17/22

Clock Cycle 5460:
 Current CPU Blocking $t1
(sw, 2312, 0, 17, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 18/22

Clock Cycle 5461:
 Current CPU Blocking $t1
(sw, 2312, 0, 18, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 19/22

Clock Cycle 5462:
 Current CPU Blocking $t1
(sw, 2312, 0, 19, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 20/22

Clock Cycle 5463:
 Current CPU Blocking $t1
(sw, 2312, 0, 20, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 21/22

Clock Cycle 5464:
 Current CPU Blocking $t1
(sw, 2312, 0, 21, 22, 765, )(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 22/22
Finished Instruction sw 2312 0 on Line 765

Clock Cycle 5465:
 Current CPU Blocking $t1
(lw, 376, $t1, 0, 0, 771, )(sw, 1260, 3276, 0, 0, 769, )
Started lw 376 $t1 on Line 771
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5466:
 Current CPU Blocking $t1
(lw, 376, $t1, 1, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 2/22

Clock Cycle 5467:
 Current CPU Blocking $t1
(lw, 376, $t1, 2, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 3/22

Clock Cycle 5468:
 Current CPU Blocking $t1
(lw, 376, $t1, 3, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 4/22

Clock Cycle 5469:
 Current CPU Blocking $t1
(lw, 376, $t1, 4, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 5/22

Clock Cycle 5470:
 Current CPU Blocking $t1
(lw, 376, $t1, 5, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 6/22

Clock Cycle 5471:
 Current CPU Blocking $t1
(lw, 376, $t1, 6, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 7/22

Clock Cycle 5472:
 Current CPU Blocking $t1
(lw, 376, $t1, 7, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 8/22

Clock Cycle 5473:
 Current CPU Blocking $t1
(lw, 376, $t1, 8, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 9/22

Clock Cycle 5474:
 Current CPU Blocking $t1
(lw, 376, $t1, 9, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 10/22

Clock Cycle 5475:
 Current CPU Blocking $t1
(lw, 376, $t1, 10, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 11/22

Clock Cycle 5476:
 Current CPU Blocking $t1
(lw, 376, $t1, 11, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 12/22

Clock Cycle 5477:
 Current CPU Blocking $t1
(lw, 376, $t1, 12, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 13/22

Clock Cycle 5478:
 Current CPU Blocking $t1
(lw, 376, $t1, 13, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 14/22

Clock Cycle 5479:
 Current CPU Blocking $t1
(lw, 376, $t1, 14, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 15/22

Clock Cycle 5480:
 Current CPU Blocking $t1
(lw, 376, $t1, 15, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 16/22

Clock Cycle 5481:
 Current CPU Blocking $t1
(lw, 376, $t1, 16, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 17/22

Clock Cycle 5482:
 Current CPU Blocking $t1
(lw, 376, $t1, 17, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 18/22

Clock Cycle 5483:
 Current CPU Blocking $t1
(lw, 376, $t1, 18, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 19/22

Clock Cycle 5484:
 Current CPU Blocking $t1
(lw, 376, $t1, 19, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 20/22

Clock Cycle 5485:
 Current CPU Blocking $t1
(lw, 376, $t1, 20, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 21/22

Clock Cycle 5486:
 Current CPU Blocking $t1
(lw, 376, $t1, 21, 22, 771, )(sw, 1260, 3276, 0, 0, 769, )
Completed 22/22
$t1 = 0
Finished Instruction lw 376 $t1 on Line 771

Clock Cycle 5487:
 Current CPU Blocking $t1
(sw, 1260, 3276, 0, 0, 769, )
Started sw 1260 3276 on Line 769
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,3628
$t3 = 3628

Clock Cycle 5488:
 Current CPU Blocking 
(sw, 1260, 3276, 1, 12, 769, )
Completed 2/12
DRAM Request(Write) Issued for sw 1296 1384 on Line 773

Clock Cycle 5489:
 Current CPU Blocking 
(sw, 1260, 3276, 2, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )
Completed 3/12
addi$t0,$t4,300
$t0 = 1684

Clock Cycle 5490:
 Current CPU Blocking 
(sw, 1260, 3276, 3, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )
Completed 4/12
DRAM Request(Write) Issued for sw 708 1684 on Line 775

Clock Cycle 5491:
 Current CPU Blocking 
(sw, 1260, 3276, 4, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )
Completed 5/12
DRAM Request(Read) Issued for lw 340 $t0 on Line 776

Clock Cycle 5492:
 Current CPU Blocking 
(sw, 1260, 3276, 5, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 6/12

Clock Cycle 5493:
 Current CPU Blocking $t0
(sw, 1260, 3276, 6, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 7/12

Clock Cycle 5494:
 Current CPU Blocking $t0
(sw, 1260, 3276, 7, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 8/12

Clock Cycle 5495:
 Current CPU Blocking $t0
(sw, 1260, 3276, 8, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 9/12

Clock Cycle 5496:
 Current CPU Blocking $t0
(sw, 1260, 3276, 9, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 10/12

Clock Cycle 5497:
 Current CPU Blocking $t0
(sw, 1260, 3276, 10, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 11/12

Clock Cycle 5498:
 Current CPU Blocking $t0
(sw, 1260, 3276, 11, 12, 769, )(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 12/12
Finished Instruction sw 1260 3276 on Line 769

Clock Cycle 5499:
 Current CPU Blocking $t0
(sw, 1296, 1384, 0, 0, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Started sw 1296 1384 on Line 773
Completed 1/2

Clock Cycle 5500:
 Current CPU Blocking $t0
(sw, 1296, 1384, 1, 2, 773, )(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 2/2
Finished Instruction sw 1296 1384 on Line 773

Clock Cycle 5501:
 Current CPU Blocking $t0
(sw, 708, 1684, 0, 0, 775, )(lw, 340, $t0, 0, 0, 776, )
Started sw 708 1684 on Line 775
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5502:
 Current CPU Blocking $t0
(sw, 708, 1684, 1, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 2/22

Clock Cycle 5503:
 Current CPU Blocking $t0
(sw, 708, 1684, 2, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 3/22

Clock Cycle 5504:
 Current CPU Blocking $t0
(sw, 708, 1684, 3, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 4/22

Clock Cycle 5505:
 Current CPU Blocking $t0
(sw, 708, 1684, 4, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 5/22

Clock Cycle 5506:
 Current CPU Blocking $t0
(sw, 708, 1684, 5, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 6/22

Clock Cycle 5507:
 Current CPU Blocking $t0
(sw, 708, 1684, 6, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 7/22

Clock Cycle 5508:
 Current CPU Blocking $t0
(sw, 708, 1684, 7, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 8/22

Clock Cycle 5509:
 Current CPU Blocking $t0
(sw, 708, 1684, 8, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 9/22

Clock Cycle 5510:
 Current CPU Blocking $t0
(sw, 708, 1684, 9, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 10/22
Memory at 1260 = 3276
Memory at 1296 = 1384

Clock Cycle 5511:
 Current CPU Blocking $t0
(sw, 708, 1684, 10, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 11/22

Clock Cycle 5512:
 Current CPU Blocking $t0
(sw, 708, 1684, 11, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 12/22

Clock Cycle 5513:
 Current CPU Blocking $t0
(sw, 708, 1684, 12, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 13/22

Clock Cycle 5514:
 Current CPU Blocking $t0
(sw, 708, 1684, 13, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 14/22

Clock Cycle 5515:
 Current CPU Blocking $t0
(sw, 708, 1684, 14, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 15/22

Clock Cycle 5516:
 Current CPU Blocking $t0
(sw, 708, 1684, 15, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 16/22

Clock Cycle 5517:
 Current CPU Blocking $t0
(sw, 708, 1684, 16, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 17/22

Clock Cycle 5518:
 Current CPU Blocking $t0
(sw, 708, 1684, 17, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 18/22

Clock Cycle 5519:
 Current CPU Blocking $t0
(sw, 708, 1684, 18, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 19/22

Clock Cycle 5520:
 Current CPU Blocking $t0
(sw, 708, 1684, 19, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 20/22

Clock Cycle 5521:
 Current CPU Blocking $t0
(sw, 708, 1684, 20, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 21/22

Clock Cycle 5522:
 Current CPU Blocking $t0
(sw, 708, 1684, 21, 22, 775, )(lw, 340, $t0, 0, 0, 776, )
Completed 22/22
Finished Instruction sw 708 1684 on Line 775

Clock Cycle 5523:
 Current CPU Blocking $t0
(lw, 340, $t0, 0, 0, 776, )
Started lw 340 $t0 on Line 776
Completed 1/2

Clock Cycle 5524:
 Current CPU Blocking $t0
(lw, 340, $t0, 1, 2, 776, )
Completed 2/2
$t0 = 0
Finished Instruction lw 340 $t0 on Line 776

Clock Cycle 5525:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 104 $t0 on Line 777

Clock Cycle 5526:
 Current CPU Blocking 
(lw, 104, $t0, 0, 0, 777, )
Started lw 104 $t0 on Line 777
Completed 1/2

Clock Cycle 5527:
 Current CPU Blocking $t0
(lw, 104, $t0, 1, 2, 777, )
Completed 2/2
$t0 = 2964
Finished Instruction lw 104 $t0 on Line 777

Clock Cycle 5528:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1012 2964 on Line 778

Clock Cycle 5529:
 Current CPU Blocking 
(sw, 1012, 2964, 0, 0, 778, )
Started sw 1012 2964 on Line 778
Completed 1/2
addi$t0,$t0,780
$t0 = 3744

Clock Cycle 5530:
 Current CPU Blocking 
(sw, 1012, 2964, 1, 2, 778, )
Completed 2/2
Finished Instruction sw 1012 2964 on Line 778
DRAM Request(Write) Issued for sw 2460 3744 on Line 780

Clock Cycle 5531:
 Current CPU Blocking 
(sw, 2460, 3744, 0, 0, 780, )
Started sw 2460 3744 on Line 780
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1896 388 on Line 781

Clock Cycle 5532:
 Current CPU Blocking 
(sw, 2460, 3744, 1, 22, 780, )(sw, 1896, 388, 0, 0, 781, )
Completed 2/22
addi$t0,$t3,324
$t0 = 3952

Clock Cycle 5533:
 Current CPU Blocking 
(sw, 2460, 3744, 2, 22, 780, )(sw, 1896, 388, 0, 0, 781, )
Completed 3/22
DRAM Request(Read) Issued for lw 2540 $t1 on Line 783

Clock Cycle 5534:
 Current CPU Blocking 
(sw, 2460, 3744, 3, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(sw, 1896, 388, 0, 0, 781, )
Completed 4/22
DRAM Request(Write) Issued for sw 1952 3952 on Line 784

Clock Cycle 5535:
 Current CPU Blocking 
(sw, 2460, 3744, 4, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )
Completed 5/22
DRAM Request(Read) Issued for lw 3660 $t2 on Line 785

Clock Cycle 5536:
 Current CPU Blocking 
(sw, 2460, 3744, 5, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(lw, 3660, $t2, 0, 0, 785, )
Completed 6/22
DRAM Request(Write) Issued for sw 1452 1384 on Line 786

Clock Cycle 5537:
 Current CPU Blocking 
(sw, 2460, 3744, 6, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1452, 1384, 0, 0, 786, )
Completed 7/22

Clock Cycle 5538:
 Current CPU Blocking $t2
(sw, 2460, 3744, 7, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 8/22

Clock Cycle 5539:
 Current CPU Blocking $t2
(sw, 2460, 3744, 8, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 9/22

Clock Cycle 5540:
 Current CPU Blocking $t2
(sw, 2460, 3744, 9, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 10/22
Memory at 708 = 1684
Memory at 1012 = 2964

Clock Cycle 5541:
 Current CPU Blocking $t2
(sw, 2460, 3744, 10, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 11/22

Clock Cycle 5542:
 Current CPU Blocking $t2
(sw, 2460, 3744, 11, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 12/22

Clock Cycle 5543:
 Current CPU Blocking $t2
(sw, 2460, 3744, 12, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 13/22

Clock Cycle 5544:
 Current CPU Blocking $t2
(sw, 2460, 3744, 13, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 14/22

Clock Cycle 5545:
 Current CPU Blocking $t2
(sw, 2460, 3744, 14, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 15/22

Clock Cycle 5546:
 Current CPU Blocking $t2
(sw, 2460, 3744, 15, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 16/22

Clock Cycle 5547:
 Current CPU Blocking $t2
(sw, 2460, 3744, 16, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 17/22

Clock Cycle 5548:
 Current CPU Blocking $t2
(sw, 2460, 3744, 17, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 18/22

Clock Cycle 5549:
 Current CPU Blocking $t2
(sw, 2460, 3744, 18, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 19/22

Clock Cycle 5550:
 Current CPU Blocking $t2
(sw, 2460, 3744, 19, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 20/22

Clock Cycle 5551:
 Current CPU Blocking $t2
(sw, 2460, 3744, 20, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 21/22

Clock Cycle 5552:
 Current CPU Blocking $t2
(sw, 2460, 3744, 21, 22, 780, )(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 22/22
Finished Instruction sw 2460 3744 on Line 780

Clock Cycle 5553:
 Current CPU Blocking $t2
(lw, 2540, $t1, 0, 0, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Started lw 2540 $t1 on Line 783
Completed 1/2

Clock Cycle 5554:
 Current CPU Blocking $t2
(lw, 2540, $t1, 1, 2, 783, )(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2540 $t1 on Line 783

Clock Cycle 5555:
 Current CPU Blocking $t2
(lw, 3660, $t2, 0, 0, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Started lw 3660 $t2 on Line 785
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5556:
 Current CPU Blocking $t2
(lw, 3660, $t2, 1, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 2/22

Clock Cycle 5557:
 Current CPU Blocking $t2
(lw, 3660, $t2, 2, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 3/22

Clock Cycle 5558:
 Current CPU Blocking $t2
(lw, 3660, $t2, 3, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 4/22

Clock Cycle 5559:
 Current CPU Blocking $t2
(lw, 3660, $t2, 4, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 5/22

Clock Cycle 5560:
 Current CPU Blocking $t2
(lw, 3660, $t2, 5, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 6/22

Clock Cycle 5561:
 Current CPU Blocking $t2
(lw, 3660, $t2, 6, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 7/22

Clock Cycle 5562:
 Current CPU Blocking $t2
(lw, 3660, $t2, 7, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 8/22

Clock Cycle 5563:
 Current CPU Blocking $t2
(lw, 3660, $t2, 8, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 9/22

Clock Cycle 5564:
 Current CPU Blocking $t2
(lw, 3660, $t2, 9, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 10/22
Memory at 2460 = 3744

Clock Cycle 5565:
 Current CPU Blocking $t2
(lw, 3660, $t2, 10, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 11/22

Clock Cycle 5566:
 Current CPU Blocking $t2
(lw, 3660, $t2, 11, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 12/22

Clock Cycle 5567:
 Current CPU Blocking $t2
(lw, 3660, $t2, 12, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 13/22

Clock Cycle 5568:
 Current CPU Blocking $t2
(lw, 3660, $t2, 13, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 14/22

Clock Cycle 5569:
 Current CPU Blocking $t2
(lw, 3660, $t2, 14, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 15/22

Clock Cycle 5570:
 Current CPU Blocking $t2
(lw, 3660, $t2, 15, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 16/22

Clock Cycle 5571:
 Current CPU Blocking $t2
(lw, 3660, $t2, 16, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 17/22

Clock Cycle 5572:
 Current CPU Blocking $t2
(lw, 3660, $t2, 17, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 18/22

Clock Cycle 5573:
 Current CPU Blocking $t2
(lw, 3660, $t2, 18, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 19/22

Clock Cycle 5574:
 Current CPU Blocking $t2
(lw, 3660, $t2, 19, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 20/22

Clock Cycle 5575:
 Current CPU Blocking $t2
(lw, 3660, $t2, 20, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 21/22

Clock Cycle 5576:
 Current CPU Blocking $t2
(lw, 3660, $t2, 21, 22, 785, )(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3660 $t2 on Line 785

Clock Cycle 5577:
 Current CPU Blocking $t2
(sw, 1896, 388, 0, 0, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Started sw 1896 388 on Line 781
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t2,1804
$t2 = 1804

Clock Cycle 5578:
 Current CPU Blocking 
(sw, 1896, 388, 1, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )
Completed 2/12
DRAM Request(Read) Issued for lw 1024 $t3 on Line 788

Clock Cycle 5579:
 Current CPU Blocking 
(sw, 1896, 388, 2, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )
Completed 3/12
DRAM Request(Write) Issued for sw 3928 0 on Line 789

Clock Cycle 5580:
 Current CPU Blocking 
(sw, 1896, 388, 3, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )(sw, 3928, 0, 0, 0, 789, )
Completed 4/12
addi$t0,$t4,308
$t0 = 1692

Clock Cycle 5581:
 Current CPU Blocking 
(sw, 1896, 388, 4, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )(sw, 3928, 0, 0, 0, 789, )
Completed 5/12
addi$t2,$t4,3228
$t2 = 4612

Clock Cycle 5582:
 Current CPU Blocking 
(sw, 1896, 388, 5, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )(sw, 3928, 0, 0, 0, 789, )
Completed 6/12
DRAM Request(Read) Issued for lw 3612 $t2 on Line 792

Clock Cycle 5583:
 Current CPU Blocking 
(sw, 1896, 388, 6, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 7/12
DRAM Request(Write) Issued for sw 1644 1384 on Line 793

Clock Cycle 5584:
 Current CPU Blocking 
(sw, 1896, 388, 7, 12, 781, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(lw, 1024, $t3, 0, 0, 788, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 8/12

Clock Cycle 5585:
 Current CPU Blocking $t3
(sw, 1896, 388, 8, 12, 781, )(lw, 1024, $t3, 0, 0, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 9/12

Clock Cycle 5586:
 Current CPU Blocking $t3
(sw, 1896, 388, 9, 12, 781, )(lw, 1024, $t3, 0, 0, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 10/12

Clock Cycle 5587:
 Current CPU Blocking $t3
(sw, 1896, 388, 10, 12, 781, )(lw, 1024, $t3, 0, 0, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 11/12

Clock Cycle 5588:
 Current CPU Blocking $t3
(sw, 1896, 388, 11, 12, 781, )(lw, 1024, $t3, 0, 0, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 12/12
Finished Instruction sw 1896 388 on Line 781

Clock Cycle 5589:
 Current CPU Blocking $t3
(lw, 1024, $t3, 0, 0, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started lw 1024 $t3 on Line 788
Completed 1/2

Clock Cycle 5590:
 Current CPU Blocking $t3
(lw, 1024, $t3, 1, 2, 788, )(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1024 $t3 on Line 788

Clock Cycle 5591:
 Current CPU Blocking $t3
(sw, 1952, 3952, 0, 0, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started sw 1952 3952 on Line 784
Completed 1/2
DRAM Request(Read) Issued for lw 1756 $t3 on Line 794

Clock Cycle 5592:
 Current CPU Blocking 
(sw, 1952, 3952, 1, 2, 784, )(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/2
Finished Instruction sw 1952 3952 on Line 784

Clock Cycle 5593:
 Current CPU Blocking $t2
(sw, 1452, 1384, 0, 0, 786, )(sw, 1644, 1384, 0, 0, 793, )(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started sw 1452 1384 on Line 786
Completed 1/2

Clock Cycle 5594:
 Current CPU Blocking $t2
(sw, 1452, 1384, 1, 2, 786, )(sw, 1644, 1384, 0, 0, 793, )(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/2
Finished Instruction sw 1452 1384 on Line 786

Clock Cycle 5595:
 Current CPU Blocking $t2
(sw, 1644, 1384, 0, 0, 793, )(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started sw 1644 1384 on Line 793
Completed 1/2

Clock Cycle 5596:
 Current CPU Blocking $t2
(sw, 1644, 1384, 1, 2, 793, )(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/2
Finished Instruction sw 1644 1384 on Line 793

Clock Cycle 5597:
 Current CPU Blocking $t2
(lw, 1756, $t3, 0, 0, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started lw 1756 $t3 on Line 794
Completed 1/2

Clock Cycle 5598:
 Current CPU Blocking $t2
(lw, 1756, $t3, 1, 2, 794, )(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1756 $t3 on Line 794

Clock Cycle 5599:
 Current CPU Blocking $t2
(sw, 3928, 0, 0, 0, 789, )(lw, 3612, $t2, 0, 0, 792, )
Started sw 3928 0 on Line 789
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5600:
 Current CPU Blocking $t2
(sw, 3928, 0, 1, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 2/22

Clock Cycle 5601:
 Current CPU Blocking $t2
(sw, 3928, 0, 2, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 3/22

Clock Cycle 5602:
 Current CPU Blocking $t2
(sw, 3928, 0, 3, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 4/22

Clock Cycle 5603:
 Current CPU Blocking $t2
(sw, 3928, 0, 4, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 5/22

Clock Cycle 5604:
 Current CPU Blocking $t2
(sw, 3928, 0, 5, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 6/22

Clock Cycle 5605:
 Current CPU Blocking $t2
(sw, 3928, 0, 6, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 7/22

Clock Cycle 5606:
 Current CPU Blocking $t2
(sw, 3928, 0, 7, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 8/22

Clock Cycle 5607:
 Current CPU Blocking $t2
(sw, 3928, 0, 8, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 9/22

Clock Cycle 5608:
 Current CPU Blocking $t2
(sw, 3928, 0, 9, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 10/22
Memory at 1452 = 1384
Memory at 1644 = 1384
Memory at 1896 = 388
Memory at 1952 = 3952

Clock Cycle 5609:
 Current CPU Blocking $t2
(sw, 3928, 0, 10, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 11/22

Clock Cycle 5610:
 Current CPU Blocking $t2
(sw, 3928, 0, 11, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 12/22

Clock Cycle 5611:
 Current CPU Blocking $t2
(sw, 3928, 0, 12, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 13/22

Clock Cycle 5612:
 Current CPU Blocking $t2
(sw, 3928, 0, 13, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 14/22

Clock Cycle 5613:
 Current CPU Blocking $t2
(sw, 3928, 0, 14, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 15/22

Clock Cycle 5614:
 Current CPU Blocking $t2
(sw, 3928, 0, 15, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 16/22

Clock Cycle 5615:
 Current CPU Blocking $t2
(sw, 3928, 0, 16, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 17/22

Clock Cycle 5616:
 Current CPU Blocking $t2
(sw, 3928, 0, 17, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 18/22

Clock Cycle 5617:
 Current CPU Blocking $t2
(sw, 3928, 0, 18, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 19/22

Clock Cycle 5618:
 Current CPU Blocking $t2
(sw, 3928, 0, 19, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 20/22

Clock Cycle 5619:
 Current CPU Blocking $t2
(sw, 3928, 0, 20, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 21/22

Clock Cycle 5620:
 Current CPU Blocking $t2
(sw, 3928, 0, 21, 22, 789, )(lw, 3612, $t2, 0, 0, 792, )
Completed 22/22
Finished Instruction sw 3928 0 on Line 789

Clock Cycle 5621:
 Current CPU Blocking $t2
(lw, 3612, $t2, 0, 0, 792, )
Started lw 3612 $t2 on Line 792
Completed 1/2

Clock Cycle 5622:
 Current CPU Blocking $t2
(lw, 3612, $t2, 1, 2, 792, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3612 $t2 on Line 792

Clock Cycle 5623:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3812 0 on Line 795

Clock Cycle 5624:
 Current CPU Blocking 
(sw, 3812, 0, 0, 0, 795, )
Started sw 3812 0 on Line 795
Completed 1/2
DRAM Request(Write) Issued for sw 3084 0 on Line 796

Clock Cycle 5625:
 Current CPU Blocking 
(sw, 3812, 0, 1, 2, 795, )(sw, 3084, 0, 0, 0, 796, )
Completed 2/2
Finished Instruction sw 3812 0 on Line 795
DRAM Request(Write) Issued for sw 272 0 on Line 797

Clock Cycle 5626:
 Current CPU Blocking 
(sw, 3084, 0, 0, 0, 796, )(sw, 272, 0, 0, 0, 797, )
Started sw 3084 0 on Line 796
Completed 1/2
addi$t0,$t0,2024
$t0 = 3716

Clock Cycle 5627:
 Current CPU Blocking 
(sw, 3084, 0, 1, 2, 796, )(sw, 272, 0, 0, 0, 797, )
Completed 2/2
Finished Instruction sw 3084 0 on Line 796
addi$t3,$t1,1468
$t3 = 1468

Clock Cycle 5628:
 Current CPU Blocking 
(sw, 272, 0, 0, 0, 797, )
Started sw 272 0 on Line 797
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t3,688
$t4 = 2156

Clock Cycle 5629:
 Current CPU Blocking 
(sw, 272, 0, 1, 22, 797, )
Completed 2/22
addi$t1,$t2,3868
$t1 = 3868

Clock Cycle 5630:
 Current CPU Blocking 
(sw, 272, 0, 2, 22, 797, )
Completed 3/22
DRAM Request(Read) Issued for lw 796 $t4 on Line 802

Clock Cycle 5631:
 Current CPU Blocking 
(sw, 272, 0, 3, 22, 797, )(lw, 796, $t4, 0, 0, 802, )
Completed 4/22
DRAM Request(Read) Issued for lw 740 $t1 on Line 803

Clock Cycle 5632:
 Current CPU Blocking 
(sw, 272, 0, 4, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 5/22

Clock Cycle 5633:
 Current CPU Blocking $t4
(sw, 272, 0, 5, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 6/22

Clock Cycle 5634:
 Current CPU Blocking $t4
(sw, 272, 0, 6, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 7/22

Clock Cycle 5635:
 Current CPU Blocking $t4
(sw, 272, 0, 7, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 8/22

Clock Cycle 5636:
 Current CPU Blocking $t4
(sw, 272, 0, 8, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 9/22

Clock Cycle 5637:
 Current CPU Blocking $t4
(sw, 272, 0, 9, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 10/22
Memory at 3084 = 0
Memory at 3928 = 0

Clock Cycle 5638:
 Current CPU Blocking $t4
(sw, 272, 0, 10, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 11/22

Clock Cycle 5639:
 Current CPU Blocking $t4
(sw, 272, 0, 11, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 12/22

Clock Cycle 5640:
 Current CPU Blocking $t4
(sw, 272, 0, 12, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 13/22

Clock Cycle 5641:
 Current CPU Blocking $t4
(sw, 272, 0, 13, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 14/22

Clock Cycle 5642:
 Current CPU Blocking $t4
(sw, 272, 0, 14, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 15/22

Clock Cycle 5643:
 Current CPU Blocking $t4
(sw, 272, 0, 15, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 16/22

Clock Cycle 5644:
 Current CPU Blocking $t4
(sw, 272, 0, 16, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 17/22

Clock Cycle 5645:
 Current CPU Blocking $t4
(sw, 272, 0, 17, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 18/22

Clock Cycle 5646:
 Current CPU Blocking $t4
(sw, 272, 0, 18, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 19/22

Clock Cycle 5647:
 Current CPU Blocking $t4
(sw, 272, 0, 19, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 20/22

Clock Cycle 5648:
 Current CPU Blocking $t4
(sw, 272, 0, 20, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 21/22

Clock Cycle 5649:
 Current CPU Blocking $t4
(sw, 272, 0, 21, 22, 797, )(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 22/22
Finished Instruction sw 272 0 on Line 797

Clock Cycle 5650:
 Current CPU Blocking $t4
(lw, 796, $t4, 0, 0, 802, )(lw, 740, $t1, 0, 0, 803, )
Started lw 796 $t4 on Line 802
Completed 1/2

Clock Cycle 5651:
 Current CPU Blocking $t4
(lw, 796, $t4, 1, 2, 802, )(lw, 740, $t1, 0, 0, 803, )
Completed 2/2
$t4 = 0
Finished Instruction lw 796 $t4 on Line 802

Clock Cycle 5652:
 Current CPU Blocking $t4
(lw, 740, $t1, 0, 0, 803, )
Started lw 740 $t1 on Line 803
Completed 1/2
addi$t4,$t3,3856
$t4 = 5324

Clock Cycle 5653:
 Current CPU Blocking 
(lw, 740, $t1, 1, 2, 803, )
Completed 2/2
$t1 = 0
Finished Instruction lw 740 $t1 on Line 803
DRAM Request(Write) Issued for sw 404 3716 on Line 805

Clock Cycle 5654:
 Current CPU Blocking 
(sw, 404, 3716, 0, 0, 805, )
Started sw 404 3716 on Line 805
Completed 1/2
DRAM Request(Read) Issued for lw 3668 $t2 on Line 806

Clock Cycle 5655:
 Current CPU Blocking 
(sw, 404, 3716, 1, 2, 805, )(lw, 3668, $t2, 0, 0, 806, )
Completed 2/2
Finished Instruction sw 404 3716 on Line 805

Clock Cycle 5656:
 Current CPU Blocking $t2
(lw, 3668, $t2, 0, 0, 806, )
Started lw 3668 $t2 on Line 806
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5657:
 Current CPU Blocking $t2
(lw, 3668, $t2, 1, 22, 806, )
Completed 2/22

Clock Cycle 5658:
 Current CPU Blocking $t2
(lw, 3668, $t2, 2, 22, 806, )
Completed 3/22

Clock Cycle 5659:
 Current CPU Blocking $t2
(lw, 3668, $t2, 3, 22, 806, )
Completed 4/22

Clock Cycle 5660:
 Current CPU Blocking $t2
(lw, 3668, $t2, 4, 22, 806, )
Completed 5/22

Clock Cycle 5661:
 Current CPU Blocking $t2
(lw, 3668, $t2, 5, 22, 806, )
Completed 6/22

Clock Cycle 5662:
 Current CPU Blocking $t2
(lw, 3668, $t2, 6, 22, 806, )
Completed 7/22

Clock Cycle 5663:
 Current CPU Blocking $t2
(lw, 3668, $t2, 7, 22, 806, )
Completed 8/22

Clock Cycle 5664:
 Current CPU Blocking $t2
(lw, 3668, $t2, 8, 22, 806, )
Completed 9/22

Clock Cycle 5665:
 Current CPU Blocking $t2
(lw, 3668, $t2, 9, 22, 806, )
Completed 10/22
Memory at 272 = 0
Memory at 404 = 3716

Clock Cycle 5666:
 Current CPU Blocking $t2
(lw, 3668, $t2, 10, 22, 806, )
Completed 11/22

Clock Cycle 5667:
 Current CPU Blocking $t2
(lw, 3668, $t2, 11, 22, 806, )
Completed 12/22

Clock Cycle 5668:
 Current CPU Blocking $t2
(lw, 3668, $t2, 12, 22, 806, )
Completed 13/22

Clock Cycle 5669:
 Current CPU Blocking $t2
(lw, 3668, $t2, 13, 22, 806, )
Completed 14/22

Clock Cycle 5670:
 Current CPU Blocking $t2
(lw, 3668, $t2, 14, 22, 806, )
Completed 15/22

Clock Cycle 5671:
 Current CPU Blocking $t2
(lw, 3668, $t2, 15, 22, 806, )
Completed 16/22

Clock Cycle 5672:
 Current CPU Blocking $t2
(lw, 3668, $t2, 16, 22, 806, )
Completed 17/22

Clock Cycle 5673:
 Current CPU Blocking $t2
(lw, 3668, $t2, 17, 22, 806, )
Completed 18/22

Clock Cycle 5674:
 Current CPU Blocking $t2
(lw, 3668, $t2, 18, 22, 806, )
Completed 19/22

Clock Cycle 5675:
 Current CPU Blocking $t2
(lw, 3668, $t2, 19, 22, 806, )
Completed 20/22

Clock Cycle 5676:
 Current CPU Blocking $t2
(lw, 3668, $t2, 20, 22, 806, )
Completed 21/22

Clock Cycle 5677:
 Current CPU Blocking $t2
(lw, 3668, $t2, 21, 22, 806, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3668 $t2 on Line 806

Clock Cycle 5678:
 Current CPU Blocking $t2

addi$t1,$t2,1384
$t1 = 1384

Clock Cycle 5679:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1704 3716 on Line 808

Clock Cycle 5680:
 Current CPU Blocking 
(sw, 1704, 3716, 0, 0, 808, )
Started sw 1704 3716 on Line 808
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t0,3556
$t4 = 7272

Clock Cycle 5681:
 Current CPU Blocking 
(sw, 1704, 3716, 1, 12, 808, )
Completed 2/12
addi$t4,$t2,1636
$t4 = 1636

Clock Cycle 5682:
 Current CPU Blocking 
(sw, 1704, 3716, 2, 12, 808, )
Completed 3/12
DRAM Request(Read) Issued for lw 3120 $t0 on Line 811

Clock Cycle 5683:
 Current CPU Blocking 
(sw, 1704, 3716, 3, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 4/12

Clock Cycle 5684:
 Current CPU Blocking $t0
(sw, 1704, 3716, 4, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 5/12

Clock Cycle 5685:
 Current CPU Blocking $t0
(sw, 1704, 3716, 5, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 6/12

Clock Cycle 5686:
 Current CPU Blocking $t0
(sw, 1704, 3716, 6, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 7/12

Clock Cycle 5687:
 Current CPU Blocking $t0
(sw, 1704, 3716, 7, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 8/12

Clock Cycle 5688:
 Current CPU Blocking $t0
(sw, 1704, 3716, 8, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 9/12

Clock Cycle 5689:
 Current CPU Blocking $t0
(sw, 1704, 3716, 9, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 10/12

Clock Cycle 5690:
 Current CPU Blocking $t0
(sw, 1704, 3716, 10, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 11/12

Clock Cycle 5691:
 Current CPU Blocking $t0
(sw, 1704, 3716, 11, 12, 808, )(lw, 3120, $t0, 0, 0, 811, )
Completed 12/12
Finished Instruction sw 1704 3716 on Line 808

Clock Cycle 5692:
 Current CPU Blocking $t0
(lw, 3120, $t0, 0, 0, 811, )
Started lw 3120 $t0 on Line 811
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5693:
 Current CPU Blocking $t0
(lw, 3120, $t0, 1, 22, 811, )
Completed 2/22

Clock Cycle 5694:
 Current CPU Blocking $t0
(lw, 3120, $t0, 2, 22, 811, )
Completed 3/22

Clock Cycle 5695:
 Current CPU Blocking $t0
(lw, 3120, $t0, 3, 22, 811, )
Completed 4/22

Clock Cycle 5696:
 Current CPU Blocking $t0
(lw, 3120, $t0, 4, 22, 811, )
Completed 5/22

Clock Cycle 5697:
 Current CPU Blocking $t0
(lw, 3120, $t0, 5, 22, 811, )
Completed 6/22

Clock Cycle 5698:
 Current CPU Blocking $t0
(lw, 3120, $t0, 6, 22, 811, )
Completed 7/22

Clock Cycle 5699:
 Current CPU Blocking $t0
(lw, 3120, $t0, 7, 22, 811, )
Completed 8/22

Clock Cycle 5700:
 Current CPU Blocking $t0
(lw, 3120, $t0, 8, 22, 811, )
Completed 9/22

Clock Cycle 5701:
 Current CPU Blocking $t0
(lw, 3120, $t0, 9, 22, 811, )
Completed 10/22
Memory at 1704 = 3716

Clock Cycle 5702:
 Current CPU Blocking $t0
(lw, 3120, $t0, 10, 22, 811, )
Completed 11/22

Clock Cycle 5703:
 Current CPU Blocking $t0
(lw, 3120, $t0, 11, 22, 811, )
Completed 12/22

Clock Cycle 5704:
 Current CPU Blocking $t0
(lw, 3120, $t0, 12, 22, 811, )
Completed 13/22

Clock Cycle 5705:
 Current CPU Blocking $t0
(lw, 3120, $t0, 13, 22, 811, )
Completed 14/22

Clock Cycle 5706:
 Current CPU Blocking $t0
(lw, 3120, $t0, 14, 22, 811, )
Completed 15/22

Clock Cycle 5707:
 Current CPU Blocking $t0
(lw, 3120, $t0, 15, 22, 811, )
Completed 16/22

Clock Cycle 5708:
 Current CPU Blocking $t0
(lw, 3120, $t0, 16, 22, 811, )
Completed 17/22

Clock Cycle 5709:
 Current CPU Blocking $t0
(lw, 3120, $t0, 17, 22, 811, )
Completed 18/22

Clock Cycle 5710:
 Current CPU Blocking $t0
(lw, 3120, $t0, 18, 22, 811, )
Completed 19/22

Clock Cycle 5711:
 Current CPU Blocking $t0
(lw, 3120, $t0, 19, 22, 811, )
Completed 20/22

Clock Cycle 5712:
 Current CPU Blocking $t0
(lw, 3120, $t0, 20, 22, 811, )
Completed 21/22

Clock Cycle 5713:
 Current CPU Blocking $t0
(lw, 3120, $t0, 21, 22, 811, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3120 $t0 on Line 811

Clock Cycle 5714:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 2344 $t0 on Line 812

Clock Cycle 5715:
 Current CPU Blocking 
(lw, 2344, $t0, 0, 0, 812, )
Started lw 2344 $t0 on Line 812
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 5716:
 Current CPU Blocking $t0
(lw, 2344, $t0, 1, 12, 812, )
Completed 2/12

Clock Cycle 5717:
 Current CPU Blocking $t0
(lw, 2344, $t0, 2, 12, 812, )
Completed 3/12

Clock Cycle 5718:
 Current CPU Blocking $t0
(lw, 2344, $t0, 3, 12, 812, )
Completed 4/12

Clock Cycle 5719:
 Current CPU Blocking $t0
(lw, 2344, $t0, 4, 12, 812, )
Completed 5/12

Clock Cycle 5720:
 Current CPU Blocking $t0
(lw, 2344, $t0, 5, 12, 812, )
Completed 6/12

Clock Cycle 5721:
 Current CPU Blocking $t0
(lw, 2344, $t0, 6, 12, 812, )
Completed 7/12

Clock Cycle 5722:
 Current CPU Blocking $t0
(lw, 2344, $t0, 7, 12, 812, )
Completed 8/12

Clock Cycle 5723:
 Current CPU Blocking $t0
(lw, 2344, $t0, 8, 12, 812, )
Completed 9/12

Clock Cycle 5724:
 Current CPU Blocking $t0
(lw, 2344, $t0, 9, 12, 812, )
Completed 10/12

Clock Cycle 5725:
 Current CPU Blocking $t0
(lw, 2344, $t0, 10, 12, 812, )
Completed 11/12

Clock Cycle 5726:
 Current CPU Blocking $t0
(lw, 2344, $t0, 11, 12, 812, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2344 $t0 on Line 812

Clock Cycle 5727:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 2676 $t0 on Line 813

Clock Cycle 5728:
 Current CPU Blocking 
(lw, 2676, $t0, 0, 0, 813, )
Started lw 2676 $t0 on Line 813
Completed 1/2
DRAM Request(Read) Issued for lw 1064 $t3 on Line 814

Clock Cycle 5729:
 Current CPU Blocking 
(lw, 2676, $t0, 1, 2, 813, )(lw, 1064, $t3, 0, 0, 814, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2676 $t0 on Line 813
addi$t1,$t1,2400
$t1 = 3784

Clock Cycle 5730:
 Current CPU Blocking 
(lw, 1064, $t3, 0, 0, 814, )
Started lw 1064 $t3 on Line 814
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2360 0 on Line 816

Clock Cycle 5731:
 Current CPU Blocking 
(lw, 1064, $t3, 1, 12, 814, )(sw, 2360, 0, 0, 0, 816, )
Completed 2/12
DRAM Request(Write) Issued for sw 716 0 on Line 817

Clock Cycle 5732:
 Current CPU Blocking 
(lw, 1064, $t3, 2, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )
Completed 3/12
DRAM Request(Read) Issued for lw 636 $t4 on Line 818

Clock Cycle 5733:
 Current CPU Blocking 
(lw, 1064, $t3, 3, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )
Completed 4/12
addi$t2,$t0,712
$t2 = 712

Clock Cycle 5734:
 Current CPU Blocking 
(lw, 1064, $t3, 4, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )
Completed 5/12
addi$t2,$t0,1928
$t2 = 1928

Clock Cycle 5735:
 Current CPU Blocking 
(lw, 1064, $t3, 5, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )
Completed 6/12
DRAM Request(Write) Issued for sw 24 1928 on Line 821

Clock Cycle 5736:
 Current CPU Blocking 
(lw, 1064, $t3, 6, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 7/12
addi$t0,$t0,1788
$t0 = 1788

Clock Cycle 5737:
 Current CPU Blocking 
(lw, 1064, $t3, 7, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 8/12

Clock Cycle 5738:
 Current CPU Blocking $t3
(lw, 1064, $t3, 8, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 9/12

Clock Cycle 5739:
 Current CPU Blocking $t3
(lw, 1064, $t3, 9, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 10/12

Clock Cycle 5740:
 Current CPU Blocking $t3
(lw, 1064, $t3, 10, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 11/12

Clock Cycle 5741:
 Current CPU Blocking $t3
(lw, 1064, $t3, 11, 12, 814, )(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1064 $t3 on Line 814

Clock Cycle 5742:
 Current CPU Blocking $t3
(sw, 2360, 0, 0, 0, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )
Started sw 2360 0 on Line 816
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1776 $t3 on Line 823

Clock Cycle 5743:
 Current CPU Blocking 
(sw, 2360, 0, 1, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 2/12
addi$t1,$t2,764
$t1 = 2692

Clock Cycle 5744:
 Current CPU Blocking 
(sw, 2360, 0, 2, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 3/12

Clock Cycle 5745:
 Current CPU Blocking $t4
(sw, 2360, 0, 3, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 4/12

Clock Cycle 5746:
 Current CPU Blocking $t4
(sw, 2360, 0, 4, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 5/12

Clock Cycle 5747:
 Current CPU Blocking $t4
(sw, 2360, 0, 5, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 6/12

Clock Cycle 5748:
 Current CPU Blocking $t4
(sw, 2360, 0, 6, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 7/12

Clock Cycle 5749:
 Current CPU Blocking $t4
(sw, 2360, 0, 7, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 8/12

Clock Cycle 5750:
 Current CPU Blocking $t4
(sw, 2360, 0, 8, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 9/12

Clock Cycle 5751:
 Current CPU Blocking $t4
(sw, 2360, 0, 9, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 10/12

Clock Cycle 5752:
 Current CPU Blocking $t4
(sw, 2360, 0, 10, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 11/12

Clock Cycle 5753:
 Current CPU Blocking $t4
(sw, 2360, 0, 11, 12, 816, )(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 12/12
Finished Instruction sw 2360 0 on Line 816

Clock Cycle 5754:
 Current CPU Blocking $t4
(sw, 716, 0, 0, 0, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Started sw 716 0 on Line 817
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5755:
 Current CPU Blocking $t4
(sw, 716, 0, 1, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 2/22

Clock Cycle 5756:
 Current CPU Blocking $t4
(sw, 716, 0, 2, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 3/22

Clock Cycle 5757:
 Current CPU Blocking $t4
(sw, 716, 0, 3, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 4/22

Clock Cycle 5758:
 Current CPU Blocking $t4
(sw, 716, 0, 4, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 5/22

Clock Cycle 5759:
 Current CPU Blocking $t4
(sw, 716, 0, 5, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 6/22

Clock Cycle 5760:
 Current CPU Blocking $t4
(sw, 716, 0, 6, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 7/22

Clock Cycle 5761:
 Current CPU Blocking $t4
(sw, 716, 0, 7, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 8/22

Clock Cycle 5762:
 Current CPU Blocking $t4
(sw, 716, 0, 8, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 9/22

Clock Cycle 5763:
 Current CPU Blocking $t4
(sw, 716, 0, 9, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 10/22

Clock Cycle 5764:
 Current CPU Blocking $t4
(sw, 716, 0, 10, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 11/22

Clock Cycle 5765:
 Current CPU Blocking $t4
(sw, 716, 0, 11, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 12/22

Clock Cycle 5766:
 Current CPU Blocking $t4
(sw, 716, 0, 12, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 13/22

Clock Cycle 5767:
 Current CPU Blocking $t4
(sw, 716, 0, 13, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 14/22

Clock Cycle 5768:
 Current CPU Blocking $t4
(sw, 716, 0, 14, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 15/22

Clock Cycle 5769:
 Current CPU Blocking $t4
(sw, 716, 0, 15, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 16/22

Clock Cycle 5770:
 Current CPU Blocking $t4
(sw, 716, 0, 16, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 17/22

Clock Cycle 5771:
 Current CPU Blocking $t4
(sw, 716, 0, 17, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 18/22

Clock Cycle 5772:
 Current CPU Blocking $t4
(sw, 716, 0, 18, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 19/22

Clock Cycle 5773:
 Current CPU Blocking $t4
(sw, 716, 0, 19, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 20/22

Clock Cycle 5774:
 Current CPU Blocking $t4
(sw, 716, 0, 20, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 21/22

Clock Cycle 5775:
 Current CPU Blocking $t4
(sw, 716, 0, 21, 22, 817, )(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 22/22
Finished Instruction sw 716 0 on Line 817

Clock Cycle 5776:
 Current CPU Blocking $t4
(lw, 636, $t4, 0, 0, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Started lw 636 $t4 on Line 818
Completed 1/2

Clock Cycle 5777:
 Current CPU Blocking $t4
(lw, 636, $t4, 1, 2, 818, )(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Completed 2/2
$t4 = 0
Finished Instruction lw 636 $t4 on Line 818

Clock Cycle 5778:
 Current CPU Blocking $t4
(sw, 24, 1928, 0, 0, 821, )(lw, 1776, $t3, 0, 0, 823, )
Started sw 24 1928 on Line 821
Completed 1/2
DRAM Request(Read) Issued for lw 3132 $t4 on Line 825

Clock Cycle 5779:
 Current CPU Blocking 
(sw, 24, 1928, 1, 2, 821, )(lw, 1776, $t3, 0, 0, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 2/2
Finished Instruction sw 24 1928 on Line 821

Clock Cycle 5780:
 Current CPU Blocking $t3
(lw, 1776, $t3, 0, 0, 823, )(lw, 3132, $t4, 0, 0, 825, )
Started lw 1776 $t3 on Line 823
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5781:
 Current CPU Blocking $t3
(lw, 1776, $t3, 1, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 2/22

Clock Cycle 5782:
 Current CPU Blocking $t3
(lw, 1776, $t3, 2, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 3/22

Clock Cycle 5783:
 Current CPU Blocking $t3
(lw, 1776, $t3, 3, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 4/22

Clock Cycle 5784:
 Current CPU Blocking $t3
(lw, 1776, $t3, 4, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 5/22

Clock Cycle 5785:
 Current CPU Blocking $t3
(lw, 1776, $t3, 5, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 6/22

Clock Cycle 5786:
 Current CPU Blocking $t3
(lw, 1776, $t3, 6, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 7/22

Clock Cycle 5787:
 Current CPU Blocking $t3
(lw, 1776, $t3, 7, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 8/22

Clock Cycle 5788:
 Current CPU Blocking $t3
(lw, 1776, $t3, 8, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 9/22

Clock Cycle 5789:
 Current CPU Blocking $t3
(lw, 1776, $t3, 9, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 10/22
Memory at 24 = 1928

Clock Cycle 5790:
 Current CPU Blocking $t3
(lw, 1776, $t3, 10, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 11/22

Clock Cycle 5791:
 Current CPU Blocking $t3
(lw, 1776, $t3, 11, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 12/22

Clock Cycle 5792:
 Current CPU Blocking $t3
(lw, 1776, $t3, 12, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 13/22

Clock Cycle 5793:
 Current CPU Blocking $t3
(lw, 1776, $t3, 13, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 14/22

Clock Cycle 5794:
 Current CPU Blocking $t3
(lw, 1776, $t3, 14, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 15/22

Clock Cycle 5795:
 Current CPU Blocking $t3
(lw, 1776, $t3, 15, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 16/22

Clock Cycle 5796:
 Current CPU Blocking $t3
(lw, 1776, $t3, 16, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 17/22

Clock Cycle 5797:
 Current CPU Blocking $t3
(lw, 1776, $t3, 17, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 18/22

Clock Cycle 5798:
 Current CPU Blocking $t3
(lw, 1776, $t3, 18, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 19/22

Clock Cycle 5799:
 Current CPU Blocking $t3
(lw, 1776, $t3, 19, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 20/22

Clock Cycle 5800:
 Current CPU Blocking $t3
(lw, 1776, $t3, 20, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 21/22

Clock Cycle 5801:
 Current CPU Blocking $t3
(lw, 1776, $t3, 21, 22, 823, )(lw, 3132, $t4, 0, 0, 825, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1776 $t3 on Line 823

Clock Cycle 5802:
 Current CPU Blocking $t3
(lw, 3132, $t4, 0, 0, 825, )
Started lw 3132 $t4 on Line 825
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 688 $t3 on Line 826

Clock Cycle 5803:
 Current CPU Blocking 
(lw, 3132, $t4, 1, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 2/12

Clock Cycle 5804:
 Current CPU Blocking $t4
(lw, 3132, $t4, 2, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 3/12

Clock Cycle 5805:
 Current CPU Blocking $t4
(lw, 3132, $t4, 3, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 4/12

Clock Cycle 5806:
 Current CPU Blocking $t4
(lw, 3132, $t4, 4, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 5/12

Clock Cycle 5807:
 Current CPU Blocking $t4
(lw, 3132, $t4, 5, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 6/12

Clock Cycle 5808:
 Current CPU Blocking $t4
(lw, 3132, $t4, 6, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 7/12

Clock Cycle 5809:
 Current CPU Blocking $t4
(lw, 3132, $t4, 7, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 8/12

Clock Cycle 5810:
 Current CPU Blocking $t4
(lw, 3132, $t4, 8, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 9/12

Clock Cycle 5811:
 Current CPU Blocking $t4
(lw, 3132, $t4, 9, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 10/12

Clock Cycle 5812:
 Current CPU Blocking $t4
(lw, 3132, $t4, 10, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 11/12

Clock Cycle 5813:
 Current CPU Blocking $t4
(lw, 3132, $t4, 11, 12, 825, )(lw, 688, $t3, 0, 0, 826, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3132 $t4 on Line 825

Clock Cycle 5814:
 Current CPU Blocking $t4
(lw, 688, $t3, 0, 0, 826, )
Started lw 688 $t3 on Line 826
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2396 $t4 on Line 827

Clock Cycle 5815:
 Current CPU Blocking 
(lw, 688, $t3, 1, 12, 826, )(lw, 2396, $t4, 0, 0, 827, )
Completed 2/12
addi$t1,$t1,920
$t1 = 3612

Clock Cycle 5816:
 Current CPU Blocking 
(lw, 688, $t3, 2, 12, 826, )(lw, 2396, $t4, 0, 0, 827, )
Completed 3/12
DRAM Request(Write) Issued for sw 1052 1788 on Line 829

Clock Cycle 5817:
 Current CPU Blocking 
(lw, 688, $t3, 3, 12, 826, )(lw, 2396, $t4, 0, 0, 827, )(sw, 1052, 1788, 0, 0, 829, )
Completed 4/12
DRAM Request(Write) Issued for sw 3616 1788 on Line 830

Clock Cycle 5818:
 Current CPU Blocking 
(lw, 688, $t3, 4, 12, 826, )(lw, 2396, $t4, 0, 0, 827, )(sw, 1052, 1788, 0, 0, 829, )(sw, 3616, 1788, 0, 0, 830, )
Completed 5/12
DRAM Request(Read) Issued for lw 1552 $t0 on Line 831

Clock Cycle 5819:
 Current CPU Blocking 
(lw, 688, $t3, 5, 12, 826, )(lw, 2396, $t4, 0, 0, 827, )(sw, 1052, 1788, 0, 0, 829, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 6/12

Clock Cycle 5820:
 Current CPU Blocking $t0
(lw, 688, $t3, 6, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 7/12

Clock Cycle 5821:
 Current CPU Blocking $t0
(lw, 688, $t3, 7, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 8/12

Clock Cycle 5822:
 Current CPU Blocking $t0
(lw, 688, $t3, 8, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 9/12

Clock Cycle 5823:
 Current CPU Blocking $t0
(lw, 688, $t3, 9, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 10/12

Clock Cycle 5824:
 Current CPU Blocking $t0
(lw, 688, $t3, 10, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 11/12

Clock Cycle 5825:
 Current CPU Blocking $t0
(lw, 688, $t3, 11, 12, 826, )(sw, 1052, 1788, 0, 0, 829, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )(lw, 1552, $t0, 0, 0, 831, )
Completed 12/12
$t3 = 0
Finished Instruction lw 688 $t3 on Line 826

Clock Cycle 5826:
 Current CPU Blocking $t0
(sw, 1052, 1788, 0, 0, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Started sw 1052 1788 on Line 829
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5827:
 Current CPU Blocking $t0
(sw, 1052, 1788, 1, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 2/12

Clock Cycle 5828:
 Current CPU Blocking $t0
(sw, 1052, 1788, 2, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 3/12

Clock Cycle 5829:
 Current CPU Blocking $t0
(sw, 1052, 1788, 3, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 4/12

Clock Cycle 5830:
 Current CPU Blocking $t0
(sw, 1052, 1788, 4, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 5/12

Clock Cycle 5831:
 Current CPU Blocking $t0
(sw, 1052, 1788, 5, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 6/12

Clock Cycle 5832:
 Current CPU Blocking $t0
(sw, 1052, 1788, 6, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 7/12

Clock Cycle 5833:
 Current CPU Blocking $t0
(sw, 1052, 1788, 7, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 8/12

Clock Cycle 5834:
 Current CPU Blocking $t0
(sw, 1052, 1788, 8, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 9/12

Clock Cycle 5835:
 Current CPU Blocking $t0
(sw, 1052, 1788, 9, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 10/12

Clock Cycle 5836:
 Current CPU Blocking $t0
(sw, 1052, 1788, 10, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 11/12

Clock Cycle 5837:
 Current CPU Blocking $t0
(sw, 1052, 1788, 11, 12, 829, )(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 12/12
Finished Instruction sw 1052 1788 on Line 829

Clock Cycle 5838:
 Current CPU Blocking $t0
(lw, 1552, $t0, 0, 0, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Started lw 1552 $t0 on Line 831
Completed 1/2

Clock Cycle 5839:
 Current CPU Blocking $t0
(lw, 1552, $t0, 1, 2, 831, )(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1552 $t0 on Line 831

Clock Cycle 5840:
 Current CPU Blocking $t0
(lw, 2396, $t4, 0, 0, 827, )(sw, 3616, 1788, 0, 0, 830, )
Started lw 2396 $t4 on Line 827
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2604 $t0 on Line 832

Clock Cycle 5841:
 Current CPU Blocking 
(lw, 2396, $t4, 1, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 2/22

Clock Cycle 5842:
 Current CPU Blocking $t0
(lw, 2396, $t4, 2, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 3/22

Clock Cycle 5843:
 Current CPU Blocking $t0
(lw, 2396, $t4, 3, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 4/22

Clock Cycle 5844:
 Current CPU Blocking $t0
(lw, 2396, $t4, 4, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 5/22

Clock Cycle 5845:
 Current CPU Blocking $t0
(lw, 2396, $t4, 5, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 6/22

Clock Cycle 5846:
 Current CPU Blocking $t0
(lw, 2396, $t4, 6, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 7/22

Clock Cycle 5847:
 Current CPU Blocking $t0
(lw, 2396, $t4, 7, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 8/22

Clock Cycle 5848:
 Current CPU Blocking $t0
(lw, 2396, $t4, 8, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 9/22

Clock Cycle 5849:
 Current CPU Blocking $t0
(lw, 2396, $t4, 9, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 10/22
Memory at 1052 = 1788

Clock Cycle 5850:
 Current CPU Blocking $t0
(lw, 2396, $t4, 10, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 11/22

Clock Cycle 5851:
 Current CPU Blocking $t0
(lw, 2396, $t4, 11, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 12/22

Clock Cycle 5852:
 Current CPU Blocking $t0
(lw, 2396, $t4, 12, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 13/22

Clock Cycle 5853:
 Current CPU Blocking $t0
(lw, 2396, $t4, 13, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 14/22

Clock Cycle 5854:
 Current CPU Blocking $t0
(lw, 2396, $t4, 14, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 15/22

Clock Cycle 5855:
 Current CPU Blocking $t0
(lw, 2396, $t4, 15, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 16/22

Clock Cycle 5856:
 Current CPU Blocking $t0
(lw, 2396, $t4, 16, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 17/22

Clock Cycle 5857:
 Current CPU Blocking $t0
(lw, 2396, $t4, 17, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 18/22

Clock Cycle 5858:
 Current CPU Blocking $t0
(lw, 2396, $t4, 18, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 19/22

Clock Cycle 5859:
 Current CPU Blocking $t0
(lw, 2396, $t4, 19, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 20/22

Clock Cycle 5860:
 Current CPU Blocking $t0
(lw, 2396, $t4, 20, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 21/22

Clock Cycle 5861:
 Current CPU Blocking $t0
(lw, 2396, $t4, 21, 22, 827, )(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2396 $t4 on Line 827

Clock Cycle 5862:
 Current CPU Blocking $t0
(lw, 2604, $t0, 0, 0, 832, )(sw, 3616, 1788, 0, 0, 830, )
Started lw 2604 $t0 on Line 832
Completed 1/2

Clock Cycle 5863:
 Current CPU Blocking $t0
(lw, 2604, $t0, 1, 2, 832, )(sw, 3616, 1788, 0, 0, 830, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2604 $t0 on Line 832

Clock Cycle 5864:
 Current CPU Blocking $t0
(sw, 3616, 1788, 0, 0, 830, )
Started sw 3616 1788 on Line 830
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2732 $t0 on Line 833

Clock Cycle 5865:
 Current CPU Blocking 
(sw, 3616, 1788, 1, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 2/12

Clock Cycle 5866:
 Current CPU Blocking $t0
(sw, 3616, 1788, 2, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 3/12

Clock Cycle 5867:
 Current CPU Blocking $t0
(sw, 3616, 1788, 3, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 4/12

Clock Cycle 5868:
 Current CPU Blocking $t0
(sw, 3616, 1788, 4, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 5/12

Clock Cycle 5869:
 Current CPU Blocking $t0
(sw, 3616, 1788, 5, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 6/12

Clock Cycle 5870:
 Current CPU Blocking $t0
(sw, 3616, 1788, 6, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 7/12

Clock Cycle 5871:
 Current CPU Blocking $t0
(sw, 3616, 1788, 7, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 8/12

Clock Cycle 5872:
 Current CPU Blocking $t0
(sw, 3616, 1788, 8, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 9/12

Clock Cycle 5873:
 Current CPU Blocking $t0
(sw, 3616, 1788, 9, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 10/12

Clock Cycle 5874:
 Current CPU Blocking $t0
(sw, 3616, 1788, 10, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 11/12

Clock Cycle 5875:
 Current CPU Blocking $t0
(sw, 3616, 1788, 11, 12, 830, )(lw, 2732, $t0, 0, 0, 833, )
Completed 12/12
Finished Instruction sw 3616 1788 on Line 830

Clock Cycle 5876:
 Current CPU Blocking $t0
(lw, 2732, $t0, 0, 0, 833, )
Started lw 2732 $t0 on Line 833
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5877:
 Current CPU Blocking $t0
(lw, 2732, $t0, 1, 22, 833, )
Completed 2/22

Clock Cycle 5878:
 Current CPU Blocking $t0
(lw, 2732, $t0, 2, 22, 833, )
Completed 3/22

Clock Cycle 5879:
 Current CPU Blocking $t0
(lw, 2732, $t0, 3, 22, 833, )
Completed 4/22

Clock Cycle 5880:
 Current CPU Blocking $t0
(lw, 2732, $t0, 4, 22, 833, )
Completed 5/22

Clock Cycle 5881:
 Current CPU Blocking $t0
(lw, 2732, $t0, 5, 22, 833, )
Completed 6/22

Clock Cycle 5882:
 Current CPU Blocking $t0
(lw, 2732, $t0, 6, 22, 833, )
Completed 7/22

Clock Cycle 5883:
 Current CPU Blocking $t0
(lw, 2732, $t0, 7, 22, 833, )
Completed 8/22

Clock Cycle 5884:
 Current CPU Blocking $t0
(lw, 2732, $t0, 8, 22, 833, )
Completed 9/22

Clock Cycle 5885:
 Current CPU Blocking $t0
(lw, 2732, $t0, 9, 22, 833, )
Completed 10/22
Memory at 3616 = 1788

Clock Cycle 5886:
 Current CPU Blocking $t0
(lw, 2732, $t0, 10, 22, 833, )
Completed 11/22

Clock Cycle 5887:
 Current CPU Blocking $t0
(lw, 2732, $t0, 11, 22, 833, )
Completed 12/22

Clock Cycle 5888:
 Current CPU Blocking $t0
(lw, 2732, $t0, 12, 22, 833, )
Completed 13/22

Clock Cycle 5889:
 Current CPU Blocking $t0
(lw, 2732, $t0, 13, 22, 833, )
Completed 14/22

Clock Cycle 5890:
 Current CPU Blocking $t0
(lw, 2732, $t0, 14, 22, 833, )
Completed 15/22

Clock Cycle 5891:
 Current CPU Blocking $t0
(lw, 2732, $t0, 15, 22, 833, )
Completed 16/22

Clock Cycle 5892:
 Current CPU Blocking $t0
(lw, 2732, $t0, 16, 22, 833, )
Completed 17/22

Clock Cycle 5893:
 Current CPU Blocking $t0
(lw, 2732, $t0, 17, 22, 833, )
Completed 18/22

Clock Cycle 5894:
 Current CPU Blocking $t0
(lw, 2732, $t0, 18, 22, 833, )
Completed 19/22

Clock Cycle 5895:
 Current CPU Blocking $t0
(lw, 2732, $t0, 19, 22, 833, )
Completed 20/22

Clock Cycle 5896:
 Current CPU Blocking $t0
(lw, 2732, $t0, 20, 22, 833, )
Completed 21/22

Clock Cycle 5897:
 Current CPU Blocking $t0
(lw, 2732, $t0, 21, 22, 833, )
Completed 22/22
$t0 = 2612
Finished Instruction lw 2732 $t0 on Line 833

Clock Cycle 5898:
 Current CPU Blocking $t0

addi$t0,$t1,2252
$t0 = 5864

Clock Cycle 5899:
 Current CPU Blocking 

addi$t1,$t1,2972
$t1 = 6584

Clock Cycle 5900:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3036 $t0 on Line 836

Clock Cycle 5901:
 Current CPU Blocking 
(lw, 3036, $t0, 0, 0, 836, )
Started lw 3036 $t0 on Line 836
Completed 1/2

Clock Cycle 5902:
 Current CPU Blocking $t0
(lw, 3036, $t0, 1, 2, 836, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3036 $t0 on Line 836

Clock Cycle 5903:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 3300 0 on Line 837

Clock Cycle 5904:
 Current CPU Blocking 
(sw, 3300, 0, 0, 0, 837, )
Started sw 3300 0 on Line 837
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2792 $t1 on Line 838

Clock Cycle 5905:
 Current CPU Blocking 
(sw, 3300, 0, 1, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 2/12

Clock Cycle 5906:
 Current CPU Blocking $t1
(sw, 3300, 0, 2, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 3/12

Clock Cycle 5907:
 Current CPU Blocking $t1
(sw, 3300, 0, 3, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 4/12

Clock Cycle 5908:
 Current CPU Blocking $t1
(sw, 3300, 0, 4, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 5/12

Clock Cycle 5909:
 Current CPU Blocking $t1
(sw, 3300, 0, 5, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 6/12

Clock Cycle 5910:
 Current CPU Blocking $t1
(sw, 3300, 0, 6, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 7/12

Clock Cycle 5911:
 Current CPU Blocking $t1
(sw, 3300, 0, 7, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 8/12

Clock Cycle 5912:
 Current CPU Blocking $t1
(sw, 3300, 0, 8, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 9/12

Clock Cycle 5913:
 Current CPU Blocking $t1
(sw, 3300, 0, 9, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 10/12

Clock Cycle 5914:
 Current CPU Blocking $t1
(sw, 3300, 0, 10, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 11/12

Clock Cycle 5915:
 Current CPU Blocking $t1
(sw, 3300, 0, 11, 12, 837, )(lw, 2792, $t1, 0, 0, 838, )
Completed 12/12
Finished Instruction sw 3300 0 on Line 837

Clock Cycle 5916:
 Current CPU Blocking $t1
(lw, 2792, $t1, 0, 0, 838, )
Started lw 2792 $t1 on Line 838
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5917:
 Current CPU Blocking $t1
(lw, 2792, $t1, 1, 22, 838, )
Completed 2/22

Clock Cycle 5918:
 Current CPU Blocking $t1
(lw, 2792, $t1, 2, 22, 838, )
Completed 3/22

Clock Cycle 5919:
 Current CPU Blocking $t1
(lw, 2792, $t1, 3, 22, 838, )
Completed 4/22

Clock Cycle 5920:
 Current CPU Blocking $t1
(lw, 2792, $t1, 4, 22, 838, )
Completed 5/22

Clock Cycle 5921:
 Current CPU Blocking $t1
(lw, 2792, $t1, 5, 22, 838, )
Completed 6/22

Clock Cycle 5922:
 Current CPU Blocking $t1
(lw, 2792, $t1, 6, 22, 838, )
Completed 7/22

Clock Cycle 5923:
 Current CPU Blocking $t1
(lw, 2792, $t1, 7, 22, 838, )
Completed 8/22

Clock Cycle 5924:
 Current CPU Blocking $t1
(lw, 2792, $t1, 8, 22, 838, )
Completed 9/22

Clock Cycle 5925:
 Current CPU Blocking $t1
(lw, 2792, $t1, 9, 22, 838, )
Completed 10/22

Clock Cycle 5926:
 Current CPU Blocking $t1
(lw, 2792, $t1, 10, 22, 838, )
Completed 11/22

Clock Cycle 5927:
 Current CPU Blocking $t1
(lw, 2792, $t1, 11, 22, 838, )
Completed 12/22

Clock Cycle 5928:
 Current CPU Blocking $t1
(lw, 2792, $t1, 12, 22, 838, )
Completed 13/22

Clock Cycle 5929:
 Current CPU Blocking $t1
(lw, 2792, $t1, 13, 22, 838, )
Completed 14/22

Clock Cycle 5930:
 Current CPU Blocking $t1
(lw, 2792, $t1, 14, 22, 838, )
Completed 15/22

Clock Cycle 5931:
 Current CPU Blocking $t1
(lw, 2792, $t1, 15, 22, 838, )
Completed 16/22

Clock Cycle 5932:
 Current CPU Blocking $t1
(lw, 2792, $t1, 16, 22, 838, )
Completed 17/22

Clock Cycle 5933:
 Current CPU Blocking $t1
(lw, 2792, $t1, 17, 22, 838, )
Completed 18/22

Clock Cycle 5934:
 Current CPU Blocking $t1
(lw, 2792, $t1, 18, 22, 838, )
Completed 19/22

Clock Cycle 5935:
 Current CPU Blocking $t1
(lw, 2792, $t1, 19, 22, 838, )
Completed 20/22

Clock Cycle 5936:
 Current CPU Blocking $t1
(lw, 2792, $t1, 20, 22, 838, )
Completed 21/22

Clock Cycle 5937:
 Current CPU Blocking $t1
(lw, 2792, $t1, 21, 22, 838, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2792 $t1 on Line 838

Clock Cycle 5938:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 3872 $t1 on Line 839

Clock Cycle 5939:
 Current CPU Blocking 
(lw, 3872, $t1, 0, 0, 839, )
Started lw 3872 $t1 on Line 839
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 744 $t2 on Line 840

Clock Cycle 5940:
 Current CPU Blocking 
(lw, 3872, $t1, 1, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 2/12

Clock Cycle 5941:
 Current CPU Blocking $t1
(lw, 3872, $t1, 2, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 3/12

Clock Cycle 5942:
 Current CPU Blocking $t1
(lw, 3872, $t1, 3, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 4/12

Clock Cycle 5943:
 Current CPU Blocking $t1
(lw, 3872, $t1, 4, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 5/12

Clock Cycle 5944:
 Current CPU Blocking $t1
(lw, 3872, $t1, 5, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 6/12

Clock Cycle 5945:
 Current CPU Blocking $t1
(lw, 3872, $t1, 6, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 7/12

Clock Cycle 5946:
 Current CPU Blocking $t1
(lw, 3872, $t1, 7, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 8/12

Clock Cycle 5947:
 Current CPU Blocking $t1
(lw, 3872, $t1, 8, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 9/12

Clock Cycle 5948:
 Current CPU Blocking $t1
(lw, 3872, $t1, 9, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 10/12

Clock Cycle 5949:
 Current CPU Blocking $t1
(lw, 3872, $t1, 10, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 11/12

Clock Cycle 5950:
 Current CPU Blocking $t1
(lw, 3872, $t1, 11, 12, 839, )(lw, 744, $t2, 0, 0, 840, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3872 $t1 on Line 839

Clock Cycle 5951:
 Current CPU Blocking $t1
(lw, 744, $t2, 0, 0, 840, )
Started lw 744 $t2 on Line 840
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t4,888
$t1 = 888

Clock Cycle 5952:
 Current CPU Blocking 
(lw, 744, $t2, 1, 12, 840, )
Completed 2/12

Clock Cycle 5953:
 Current CPU Blocking $t2
(lw, 744, $t2, 2, 12, 840, )
Completed 3/12

Clock Cycle 5954:
 Current CPU Blocking $t2
(lw, 744, $t2, 3, 12, 840, )
Completed 4/12

Clock Cycle 5955:
 Current CPU Blocking $t2
(lw, 744, $t2, 4, 12, 840, )
Completed 5/12

Clock Cycle 5956:
 Current CPU Blocking $t2
(lw, 744, $t2, 5, 12, 840, )
Completed 6/12

Clock Cycle 5957:
 Current CPU Blocking $t2
(lw, 744, $t2, 6, 12, 840, )
Completed 7/12

Clock Cycle 5958:
 Current CPU Blocking $t2
(lw, 744, $t2, 7, 12, 840, )
Completed 8/12

Clock Cycle 5959:
 Current CPU Blocking $t2
(lw, 744, $t2, 8, 12, 840, )
Completed 9/12

Clock Cycle 5960:
 Current CPU Blocking $t2
(lw, 744, $t2, 9, 12, 840, )
Completed 10/12

Clock Cycle 5961:
 Current CPU Blocking $t2
(lw, 744, $t2, 10, 12, 840, )
Completed 11/12

Clock Cycle 5962:
 Current CPU Blocking $t2
(lw, 744, $t2, 11, 12, 840, )
Completed 12/12
$t2 = 0
Finished Instruction lw 744 $t2 on Line 840

Clock Cycle 5963:
 Current CPU Blocking $t2

addi$t2,$t1,1820
$t2 = 2708

Clock Cycle 5964:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1024 2708 on Line 843

Clock Cycle 5965:
 Current CPU Blocking 
(sw, 1024, 2708, 0, 0, 843, )
Started sw 1024 2708 on Line 843
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t3,1884
$t4 = 1884

Clock Cycle 5966:
 Current CPU Blocking 
(sw, 1024, 2708, 1, 12, 843, )
Completed 2/12
DRAM Request(Read) Issued for lw 564 $t2 on Line 845

Clock Cycle 5967:
 Current CPU Blocking 
(sw, 1024, 2708, 2, 12, 843, )(lw, 564, $t2, 0, 0, 845, )
Completed 3/12
DRAM Request(Write) Issued for sw 3760 888 on Line 846

Clock Cycle 5968:
 Current CPU Blocking 
(sw, 1024, 2708, 3, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )
Completed 4/12
DRAM Request(Read) Issued for lw 768 $t1 on Line 847

Clock Cycle 5969:
 Current CPU Blocking 
(sw, 1024, 2708, 4, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )
Completed 5/12
DRAM Request(Write) Issued for sw 3952 0 on Line 848

Clock Cycle 5970:
 Current CPU Blocking 
(sw, 1024, 2708, 5, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )
Completed 6/12
DRAM Request(Write) Issued for sw 3744 0 on Line 849

Clock Cycle 5971:
 Current CPU Blocking 
(sw, 1024, 2708, 6, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 7/12
DRAM Request(Read) Issued for lw 2108 $t4 on Line 850

Clock Cycle 5972:
 Current CPU Blocking 
(sw, 1024, 2708, 7, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 8/12

Clock Cycle 5973:
 Current CPU Blocking $t2
(sw, 1024, 2708, 8, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 9/12

Clock Cycle 5974:
 Current CPU Blocking $t2
(sw, 1024, 2708, 9, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 10/12

Clock Cycle 5975:
 Current CPU Blocking $t2
(sw, 1024, 2708, 10, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 11/12

Clock Cycle 5976:
 Current CPU Blocking $t2
(sw, 1024, 2708, 11, 12, 843, )(lw, 564, $t2, 0, 0, 845, )(sw, 3760, 888, 0, 0, 846, )(lw, 768, $t1, 0, 0, 847, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 12/12
Finished Instruction sw 1024 2708 on Line 843

Clock Cycle 5977:
 Current CPU Blocking $t2
(lw, 564, $t2, 0, 0, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Started lw 564 $t2 on Line 845
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5978:
 Current CPU Blocking $t2
(lw, 564, $t2, 1, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 2/22

Clock Cycle 5979:
 Current CPU Blocking $t2
(lw, 564, $t2, 2, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 3/22

Clock Cycle 5980:
 Current CPU Blocking $t2
(lw, 564, $t2, 3, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 4/22

Clock Cycle 5981:
 Current CPU Blocking $t2
(lw, 564, $t2, 4, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 5/22

Clock Cycle 5982:
 Current CPU Blocking $t2
(lw, 564, $t2, 5, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 6/22

Clock Cycle 5983:
 Current CPU Blocking $t2
(lw, 564, $t2, 6, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 7/22

Clock Cycle 5984:
 Current CPU Blocking $t2
(lw, 564, $t2, 7, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 8/22

Clock Cycle 5985:
 Current CPU Blocking $t2
(lw, 564, $t2, 8, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 9/22

Clock Cycle 5986:
 Current CPU Blocking $t2
(lw, 564, $t2, 9, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 10/22
Memory at 1024 = 2708

Clock Cycle 5987:
 Current CPU Blocking $t2
(lw, 564, $t2, 10, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 11/22

Clock Cycle 5988:
 Current CPU Blocking $t2
(lw, 564, $t2, 11, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 12/22

Clock Cycle 5989:
 Current CPU Blocking $t2
(lw, 564, $t2, 12, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 13/22

Clock Cycle 5990:
 Current CPU Blocking $t2
(lw, 564, $t2, 13, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 14/22

Clock Cycle 5991:
 Current CPU Blocking $t2
(lw, 564, $t2, 14, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 15/22

Clock Cycle 5992:
 Current CPU Blocking $t2
(lw, 564, $t2, 15, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 16/22

Clock Cycle 5993:
 Current CPU Blocking $t2
(lw, 564, $t2, 16, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 17/22

Clock Cycle 5994:
 Current CPU Blocking $t2
(lw, 564, $t2, 17, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 18/22

Clock Cycle 5995:
 Current CPU Blocking $t2
(lw, 564, $t2, 18, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 19/22

Clock Cycle 5996:
 Current CPU Blocking $t2
(lw, 564, $t2, 19, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 20/22

Clock Cycle 5997:
 Current CPU Blocking $t2
(lw, 564, $t2, 20, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 21/22

Clock Cycle 5998:
 Current CPU Blocking $t2
(lw, 564, $t2, 21, 22, 845, )(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Completed 22/22
$t2 = 0
Finished Instruction lw 564 $t2 on Line 845

Clock Cycle 5999:
 Current CPU Blocking $t2
(lw, 768, $t1, 0, 0, 847, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2108, $t4, 0, 0, 850, )
Started lw 768 $t1 on Line 847
Completed 1/2

Clock Cycle 6000:
 Current CPU Blocking $t4
(lw, 768, $t1, 1, 2, 847, )(lw, 2108, $t4, 0, 0, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 2/2
$t1 = 0
Finished Instruction lw 768 $t1 on Line 847

Clock Cycle 6001:
 Current CPU Blocking $t4
(lw, 2108, $t4, 0, 0, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Started lw 2108 $t4 on Line 850
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6002:
 Current CPU Blocking $t4
(lw, 2108, $t4, 1, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 2/12

Clock Cycle 6003:
 Current CPU Blocking $t4
(lw, 2108, $t4, 2, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 3/12

Clock Cycle 6004:
 Current CPU Blocking $t4
(lw, 2108, $t4, 3, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 4/12

Clock Cycle 6005:
 Current CPU Blocking $t4
(lw, 2108, $t4, 4, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 5/12

Clock Cycle 6006:
 Current CPU Blocking $t4
(lw, 2108, $t4, 5, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 6/12

Clock Cycle 6007:
 Current CPU Blocking $t4
(lw, 2108, $t4, 6, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 7/12

Clock Cycle 6008:
 Current CPU Blocking $t4
(lw, 2108, $t4, 7, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 8/12

Clock Cycle 6009:
 Current CPU Blocking $t4
(lw, 2108, $t4, 8, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 9/12

Clock Cycle 6010:
 Current CPU Blocking $t4
(lw, 2108, $t4, 9, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 10/12

Clock Cycle 6011:
 Current CPU Blocking $t4
(lw, 2108, $t4, 10, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 11/12

Clock Cycle 6012:
 Current CPU Blocking $t4
(lw, 2108, $t4, 11, 12, 850, )(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2108 $t4 on Line 850

Clock Cycle 6013:
 Current CPU Blocking $t4
(sw, 3760, 888, 0, 0, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Started sw 3760 888 on Line 846
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t4,1032
$t2 = 1032

Clock Cycle 6014:
 Current CPU Blocking 
(sw, 3760, 888, 1, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )
Completed 2/12
DRAM Request(Read) Issued for lw 2688 $t1 on Line 852

Clock Cycle 6015:
 Current CPU Blocking 
(sw, 3760, 888, 2, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2688, $t1, 0, 0, 852, )
Completed 3/12
DRAM Request(Read) Issued for lw 1896 $t4 on Line 853

Clock Cycle 6016:
 Current CPU Blocking 
(sw, 3760, 888, 3, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2688, $t1, 0, 0, 852, )(lw, 1896, $t4, 0, 0, 853, )
Completed 4/12
DRAM Request(Write) Issued for sw 188 1032 on Line 854

Clock Cycle 6017:
 Current CPU Blocking 
(sw, 3760, 888, 4, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2688, $t1, 0, 0, 852, )(lw, 1896, $t4, 0, 0, 853, )(sw, 188, 1032, 0, 0, 854, )
Completed 5/12
DRAM Request(Write) Issued for sw 2336 0 on Line 855

Clock Cycle 6018:
 Current CPU Blocking 
(sw, 3760, 888, 5, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 2688, $t1, 0, 0, 852, )(lw, 1896, $t4, 0, 0, 853, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 6/12

Clock Cycle 6019:
 Current CPU Blocking $t4
(sw, 3760, 888, 6, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 7/12

Clock Cycle 6020:
 Current CPU Blocking $t4
(sw, 3760, 888, 7, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 8/12

Clock Cycle 6021:
 Current CPU Blocking $t4
(sw, 3760, 888, 8, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 9/12

Clock Cycle 6022:
 Current CPU Blocking $t4
(sw, 3760, 888, 9, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 10/12

Clock Cycle 6023:
 Current CPU Blocking $t4
(sw, 3760, 888, 10, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 11/12

Clock Cycle 6024:
 Current CPU Blocking $t4
(sw, 3760, 888, 11, 12, 846, )(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 12/12
Finished Instruction sw 3760 888 on Line 846

Clock Cycle 6025:
 Current CPU Blocking $t4
(sw, 3952, 0, 0, 0, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Started sw 3952 0 on Line 848
Completed 1/2

Clock Cycle 6026:
 Current CPU Blocking $t4
(sw, 3952, 0, 1, 2, 848, )(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 2/2
Finished Instruction sw 3952 0 on Line 848

Clock Cycle 6027:
 Current CPU Blocking $t4
(sw, 3744, 0, 0, 0, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Started sw 3744 0 on Line 849
Completed 1/2

Clock Cycle 6028:
 Current CPU Blocking $t4
(sw, 3744, 0, 1, 2, 849, )(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 2/2
Finished Instruction sw 3744 0 on Line 849

Clock Cycle 6029:
 Current CPU Blocking $t4
(lw, 1896, $t4, 0, 0, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Started lw 1896 $t4 on Line 853
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6030:
 Current CPU Blocking $t4
(lw, 1896, $t4, 1, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 2/22

Clock Cycle 6031:
 Current CPU Blocking $t4
(lw, 1896, $t4, 2, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 3/22

Clock Cycle 6032:
 Current CPU Blocking $t4
(lw, 1896, $t4, 3, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 4/22

Clock Cycle 6033:
 Current CPU Blocking $t4
(lw, 1896, $t4, 4, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 5/22

Clock Cycle 6034:
 Current CPU Blocking $t4
(lw, 1896, $t4, 5, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 6/22

Clock Cycle 6035:
 Current CPU Blocking $t4
(lw, 1896, $t4, 6, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 7/22

Clock Cycle 6036:
 Current CPU Blocking $t4
(lw, 1896, $t4, 7, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 8/22

Clock Cycle 6037:
 Current CPU Blocking $t4
(lw, 1896, $t4, 8, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 9/22

Clock Cycle 6038:
 Current CPU Blocking $t4
(lw, 1896, $t4, 9, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 10/22
Memory at 3760 = 888

Clock Cycle 6039:
 Current CPU Blocking $t4
(lw, 1896, $t4, 10, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 11/22

Clock Cycle 6040:
 Current CPU Blocking $t4
(lw, 1896, $t4, 11, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 12/22

Clock Cycle 6041:
 Current CPU Blocking $t4
(lw, 1896, $t4, 12, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 13/22

Clock Cycle 6042:
 Current CPU Blocking $t4
(lw, 1896, $t4, 13, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 14/22

Clock Cycle 6043:
 Current CPU Blocking $t4
(lw, 1896, $t4, 14, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 15/22

Clock Cycle 6044:
 Current CPU Blocking $t4
(lw, 1896, $t4, 15, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 16/22

Clock Cycle 6045:
 Current CPU Blocking $t4
(lw, 1896, $t4, 16, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 17/22

Clock Cycle 6046:
 Current CPU Blocking $t4
(lw, 1896, $t4, 17, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 18/22

Clock Cycle 6047:
 Current CPU Blocking $t4
(lw, 1896, $t4, 18, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 19/22

Clock Cycle 6048:
 Current CPU Blocking $t4
(lw, 1896, $t4, 19, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 20/22

Clock Cycle 6049:
 Current CPU Blocking $t4
(lw, 1896, $t4, 20, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 21/22

Clock Cycle 6050:
 Current CPU Blocking $t4
(lw, 1896, $t4, 21, 22, 853, )(lw, 2688, $t1, 0, 0, 852, )(sw, 188, 1032, 0, 0, 854, )(sw, 2336, 0, 0, 0, 855, )
Completed 22/22
$t4 = 388
Finished Instruction lw 1896 $t4 on Line 853

Clock Cycle 6051:
 Current CPU Blocking $t4
(lw, 2688, $t1, 0, 0, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 188, 1032, 0, 0, 854, )
Started lw 2688 $t1 on Line 852
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 524 $t4 on Line 856

Clock Cycle 6052:
 Current CPU Blocking 
(lw, 2688, $t1, 1, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 2/12
DRAM Request(Write) Issued for sw 2504 0 on Line 857

Clock Cycle 6053:
 Current CPU Blocking 
(lw, 2688, $t1, 2, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 3/12

Clock Cycle 6054:
 Current CPU Blocking $t1
(lw, 2688, $t1, 3, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 4/12

Clock Cycle 6055:
 Current CPU Blocking $t1
(lw, 2688, $t1, 4, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 5/12

Clock Cycle 6056:
 Current CPU Blocking $t1
(lw, 2688, $t1, 5, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 6/12

Clock Cycle 6057:
 Current CPU Blocking $t1
(lw, 2688, $t1, 6, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 7/12

Clock Cycle 6058:
 Current CPU Blocking $t1
(lw, 2688, $t1, 7, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 8/12

Clock Cycle 6059:
 Current CPU Blocking $t1
(lw, 2688, $t1, 8, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 9/12

Clock Cycle 6060:
 Current CPU Blocking $t1
(lw, 2688, $t1, 9, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 10/12

Clock Cycle 6061:
 Current CPU Blocking $t1
(lw, 2688, $t1, 10, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 11/12

Clock Cycle 6062:
 Current CPU Blocking $t1
(lw, 2688, $t1, 11, 12, 852, )(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2688 $t1 on Line 852

Clock Cycle 6063:
 Current CPU Blocking $t1
(sw, 2336, 0, 0, 0, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )
Started sw 2336 0 on Line 855
Completed 1/2
DRAM Request(Write) Issued for sw 1964 0 on Line 858

Clock Cycle 6064:
 Current CPU Blocking 
(sw, 2336, 0, 1, 2, 855, )(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 2/2
Finished Instruction sw 2336 0 on Line 855

Clock Cycle 6065:
 Current CPU Blocking $t4
(sw, 2504, 0, 0, 0, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Started sw 2504 0 on Line 857
Completed 1/2

Clock Cycle 6066:
 Current CPU Blocking $t4
(sw, 2504, 0, 1, 2, 857, )(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 2/2
Finished Instruction sw 2504 0 on Line 857

Clock Cycle 6067:
 Current CPU Blocking $t4
(sw, 188, 1032, 0, 0, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Started sw 188 1032 on Line 854
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6068:
 Current CPU Blocking $t4
(sw, 188, 1032, 1, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 2/22

Clock Cycle 6069:
 Current CPU Blocking $t4
(sw, 188, 1032, 2, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 3/22

Clock Cycle 6070:
 Current CPU Blocking $t4
(sw, 188, 1032, 3, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 4/22

Clock Cycle 6071:
 Current CPU Blocking $t4
(sw, 188, 1032, 4, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 5/22

Clock Cycle 6072:
 Current CPU Blocking $t4
(sw, 188, 1032, 5, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 6/22

Clock Cycle 6073:
 Current CPU Blocking $t4
(sw, 188, 1032, 6, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 7/22

Clock Cycle 6074:
 Current CPU Blocking $t4
(sw, 188, 1032, 7, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 8/22

Clock Cycle 6075:
 Current CPU Blocking $t4
(sw, 188, 1032, 8, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 9/22

Clock Cycle 6076:
 Current CPU Blocking $t4
(sw, 188, 1032, 9, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 10/22

Clock Cycle 6077:
 Current CPU Blocking $t4
(sw, 188, 1032, 10, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 11/22

Clock Cycle 6078:
 Current CPU Blocking $t4
(sw, 188, 1032, 11, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 12/22

Clock Cycle 6079:
 Current CPU Blocking $t4
(sw, 188, 1032, 12, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 13/22

Clock Cycle 6080:
 Current CPU Blocking $t4
(sw, 188, 1032, 13, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 14/22

Clock Cycle 6081:
 Current CPU Blocking $t4
(sw, 188, 1032, 14, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 15/22

Clock Cycle 6082:
 Current CPU Blocking $t4
(sw, 188, 1032, 15, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 16/22

Clock Cycle 6083:
 Current CPU Blocking $t4
(sw, 188, 1032, 16, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 17/22

Clock Cycle 6084:
 Current CPU Blocking $t4
(sw, 188, 1032, 17, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 18/22

Clock Cycle 6085:
 Current CPU Blocking $t4
(sw, 188, 1032, 18, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 19/22

Clock Cycle 6086:
 Current CPU Blocking $t4
(sw, 188, 1032, 19, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 20/22

Clock Cycle 6087:
 Current CPU Blocking $t4
(sw, 188, 1032, 20, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 21/22

Clock Cycle 6088:
 Current CPU Blocking $t4
(sw, 188, 1032, 21, 22, 854, )(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 22/22
Finished Instruction sw 188 1032 on Line 854

Clock Cycle 6089:
 Current CPU Blocking $t4
(lw, 524, $t4, 0, 0, 856, )(sw, 1964, 0, 0, 0, 858, )
Started lw 524 $t4 on Line 856
Completed 1/2

Clock Cycle 6090:
 Current CPU Blocking $t4
(lw, 524, $t4, 1, 2, 856, )(sw, 1964, 0, 0, 0, 858, )
Completed 2/2
$t4 = 0
Finished Instruction lw 524 $t4 on Line 856

Clock Cycle 6091:
 Current CPU Blocking $t4
(sw, 1964, 0, 0, 0, 858, )
Started sw 1964 0 on Line 858
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 952 $t4 on Line 859

Clock Cycle 6092:
 Current CPU Blocking 
(sw, 1964, 0, 1, 22, 858, )(lw, 952, $t4, 0, 0, 859, )
Completed 2/22
DRAM Request(Read) Issued for lw 1000 $t0 on Line 860

Clock Cycle 6093:
 Current CPU Blocking 
(sw, 1964, 0, 2, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )
Completed 3/22
DRAM Request(Write) Issued for sw 3716 0 on Line 861

Clock Cycle 6094:
 Current CPU Blocking 
(sw, 1964, 0, 3, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 4/22

Clock Cycle 6095:
 Current CPU Blocking $t0
(sw, 1964, 0, 4, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 5/22

Clock Cycle 6096:
 Current CPU Blocking $t0
(sw, 1964, 0, 5, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 6/22

Clock Cycle 6097:
 Current CPU Blocking $t0
(sw, 1964, 0, 6, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 7/22

Clock Cycle 6098:
 Current CPU Blocking $t0
(sw, 1964, 0, 7, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 8/22

Clock Cycle 6099:
 Current CPU Blocking $t0
(sw, 1964, 0, 8, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 9/22

Clock Cycle 6100:
 Current CPU Blocking $t0
(sw, 1964, 0, 9, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 10/22
Memory at 188 = 1032

Clock Cycle 6101:
 Current CPU Blocking $t0
(sw, 1964, 0, 10, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 11/22

Clock Cycle 6102:
 Current CPU Blocking $t0
(sw, 1964, 0, 11, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 12/22

Clock Cycle 6103:
 Current CPU Blocking $t0
(sw, 1964, 0, 12, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 13/22

Clock Cycle 6104:
 Current CPU Blocking $t0
(sw, 1964, 0, 13, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 14/22

Clock Cycle 6105:
 Current CPU Blocking $t0
(sw, 1964, 0, 14, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 15/22

Clock Cycle 6106:
 Current CPU Blocking $t0
(sw, 1964, 0, 15, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 16/22

Clock Cycle 6107:
 Current CPU Blocking $t0
(sw, 1964, 0, 16, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 17/22

Clock Cycle 6108:
 Current CPU Blocking $t0
(sw, 1964, 0, 17, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 18/22

Clock Cycle 6109:
 Current CPU Blocking $t0
(sw, 1964, 0, 18, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 19/22

Clock Cycle 6110:
 Current CPU Blocking $t0
(sw, 1964, 0, 19, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 20/22

Clock Cycle 6111:
 Current CPU Blocking $t0
(sw, 1964, 0, 20, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 21/22

Clock Cycle 6112:
 Current CPU Blocking $t0
(sw, 1964, 0, 21, 22, 858, )(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 22/22
Finished Instruction sw 1964 0 on Line 858

Clock Cycle 6113:
 Current CPU Blocking $t0
(lw, 952, $t4, 0, 0, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Started lw 952 $t4 on Line 859
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6114:
 Current CPU Blocking $t0
(lw, 952, $t4, 1, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 2/22

Clock Cycle 6115:
 Current CPU Blocking $t0
(lw, 952, $t4, 2, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 3/22

Clock Cycle 6116:
 Current CPU Blocking $t0
(lw, 952, $t4, 3, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 4/22

Clock Cycle 6117:
 Current CPU Blocking $t0
(lw, 952, $t4, 4, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 5/22

Clock Cycle 6118:
 Current CPU Blocking $t0
(lw, 952, $t4, 5, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 6/22

Clock Cycle 6119:
 Current CPU Blocking $t0
(lw, 952, $t4, 6, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 7/22

Clock Cycle 6120:
 Current CPU Blocking $t0
(lw, 952, $t4, 7, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 8/22

Clock Cycle 6121:
 Current CPU Blocking $t0
(lw, 952, $t4, 8, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 9/22

Clock Cycle 6122:
 Current CPU Blocking $t0
(lw, 952, $t4, 9, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 10/22

Clock Cycle 6123:
 Current CPU Blocking $t0
(lw, 952, $t4, 10, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 11/22

Clock Cycle 6124:
 Current CPU Blocking $t0
(lw, 952, $t4, 11, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 12/22

Clock Cycle 6125:
 Current CPU Blocking $t0
(lw, 952, $t4, 12, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 13/22

Clock Cycle 6126:
 Current CPU Blocking $t0
(lw, 952, $t4, 13, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 14/22

Clock Cycle 6127:
 Current CPU Blocking $t0
(lw, 952, $t4, 14, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 15/22

Clock Cycle 6128:
 Current CPU Blocking $t0
(lw, 952, $t4, 15, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 16/22

Clock Cycle 6129:
 Current CPU Blocking $t0
(lw, 952, $t4, 16, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 17/22

Clock Cycle 6130:
 Current CPU Blocking $t0
(lw, 952, $t4, 17, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 18/22

Clock Cycle 6131:
 Current CPU Blocking $t0
(lw, 952, $t4, 18, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 19/22

Clock Cycle 6132:
 Current CPU Blocking $t0
(lw, 952, $t4, 19, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 20/22

Clock Cycle 6133:
 Current CPU Blocking $t0
(lw, 952, $t4, 20, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 21/22

Clock Cycle 6134:
 Current CPU Blocking $t0
(lw, 952, $t4, 21, 22, 859, )(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 22/22
$t4 = 0
Finished Instruction lw 952 $t4 on Line 859

Clock Cycle 6135:
 Current CPU Blocking $t0
(lw, 1000, $t0, 0, 0, 860, )(sw, 3716, 0, 0, 0, 861, )
Started lw 1000 $t0 on Line 860
Completed 1/2

Clock Cycle 6136:
 Current CPU Blocking $t0
(lw, 1000, $t0, 1, 2, 860, )(sw, 3716, 0, 0, 0, 861, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1000 $t0 on Line 860

Clock Cycle 6137:
 Current CPU Blocking $t0
(sw, 3716, 0, 0, 0, 861, )
Started sw 3716 0 on Line 861
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2184 $t0 on Line 862

Clock Cycle 6138:
 Current CPU Blocking 
(sw, 3716, 0, 1, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 2/12

Clock Cycle 6139:
 Current CPU Blocking $t0
(sw, 3716, 0, 2, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 3/12

Clock Cycle 6140:
 Current CPU Blocking $t0
(sw, 3716, 0, 3, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 4/12

Clock Cycle 6141:
 Current CPU Blocking $t0
(sw, 3716, 0, 4, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 5/12

Clock Cycle 6142:
 Current CPU Blocking $t0
(sw, 3716, 0, 5, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 6/12

Clock Cycle 6143:
 Current CPU Blocking $t0
(sw, 3716, 0, 6, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 7/12

Clock Cycle 6144:
 Current CPU Blocking $t0
(sw, 3716, 0, 7, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 8/12

Clock Cycle 6145:
 Current CPU Blocking $t0
(sw, 3716, 0, 8, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 9/12

Clock Cycle 6146:
 Current CPU Blocking $t0
(sw, 3716, 0, 9, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 10/12

Clock Cycle 6147:
 Current CPU Blocking $t0
(sw, 3716, 0, 10, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 11/12

Clock Cycle 6148:
 Current CPU Blocking $t0
(sw, 3716, 0, 11, 12, 861, )(lw, 2184, $t0, 0, 0, 862, )
Completed 12/12
Finished Instruction sw 3716 0 on Line 861

Clock Cycle 6149:
 Current CPU Blocking $t0
(lw, 2184, $t0, 0, 0, 862, )
Started lw 2184 $t0 on Line 862
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6150:
 Current CPU Blocking $t0
(lw, 2184, $t0, 1, 22, 862, )
Completed 2/22

Clock Cycle 6151:
 Current CPU Blocking $t0
(lw, 2184, $t0, 2, 22, 862, )
Completed 3/22

Clock Cycle 6152:
 Current CPU Blocking $t0
(lw, 2184, $t0, 3, 22, 862, )
Completed 4/22

Clock Cycle 6153:
 Current CPU Blocking $t0
(lw, 2184, $t0, 4, 22, 862, )
Completed 5/22

Clock Cycle 6154:
 Current CPU Blocking $t0
(lw, 2184, $t0, 5, 22, 862, )
Completed 6/22

Clock Cycle 6155:
 Current CPU Blocking $t0
(lw, 2184, $t0, 6, 22, 862, )
Completed 7/22

Clock Cycle 6156:
 Current CPU Blocking $t0
(lw, 2184, $t0, 7, 22, 862, )
Completed 8/22

Clock Cycle 6157:
 Current CPU Blocking $t0
(lw, 2184, $t0, 8, 22, 862, )
Completed 9/22

Clock Cycle 6158:
 Current CPU Blocking $t0
(lw, 2184, $t0, 9, 22, 862, )
Completed 10/22

Clock Cycle 6159:
 Current CPU Blocking $t0
(lw, 2184, $t0, 10, 22, 862, )
Completed 11/22

Clock Cycle 6160:
 Current CPU Blocking $t0
(lw, 2184, $t0, 11, 22, 862, )
Completed 12/22

Clock Cycle 6161:
 Current CPU Blocking $t0
(lw, 2184, $t0, 12, 22, 862, )
Completed 13/22

Clock Cycle 6162:
 Current CPU Blocking $t0
(lw, 2184, $t0, 13, 22, 862, )
Completed 14/22

Clock Cycle 6163:
 Current CPU Blocking $t0
(lw, 2184, $t0, 14, 22, 862, )
Completed 15/22

Clock Cycle 6164:
 Current CPU Blocking $t0
(lw, 2184, $t0, 15, 22, 862, )
Completed 16/22

Clock Cycle 6165:
 Current CPU Blocking $t0
(lw, 2184, $t0, 16, 22, 862, )
Completed 17/22

Clock Cycle 6166:
 Current CPU Blocking $t0
(lw, 2184, $t0, 17, 22, 862, )
Completed 18/22

Clock Cycle 6167:
 Current CPU Blocking $t0
(lw, 2184, $t0, 18, 22, 862, )
Completed 19/22

Clock Cycle 6168:
 Current CPU Blocking $t0
(lw, 2184, $t0, 19, 22, 862, )
Completed 20/22

Clock Cycle 6169:
 Current CPU Blocking $t0
(lw, 2184, $t0, 20, 22, 862, )
Completed 21/22

Clock Cycle 6170:
 Current CPU Blocking $t0
(lw, 2184, $t0, 21, 22, 862, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2184 $t0 on Line 862

Clock Cycle 6171:
 Current CPU Blocking $t0

addi$t1,$t0,204
$t1 = 204

Clock Cycle 6172:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2832 $t4 on Line 864

Clock Cycle 6173:
 Current CPU Blocking 
(lw, 2832, $t4, 0, 0, 864, )
Started lw 2832 $t4 on Line 864
Completed 1/2

Clock Cycle 6174:
 Current CPU Blocking $t4
(lw, 2832, $t4, 1, 2, 864, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2832 $t4 on Line 864

Clock Cycle 6175:
 Current CPU Blocking $t4

addi$t4,$t2,2900
$t4 = 3932

Clock Cycle 6176:
 Current CPU Blocking 

addi$t4,$t4,2580
$t4 = 6512

Clock Cycle 6177:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3752 0 on Line 867

Clock Cycle 6178:
 Current CPU Blocking 
(sw, 3752, 0, 0, 0, 867, )
Started sw 3752 0 on Line 867
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2856 $t3 on Line 868

Clock Cycle 6179:
 Current CPU Blocking 
(sw, 3752, 0, 1, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 2/12

Clock Cycle 6180:
 Current CPU Blocking $t3
(sw, 3752, 0, 2, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 3/12

Clock Cycle 6181:
 Current CPU Blocking $t3
(sw, 3752, 0, 3, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 4/12

Clock Cycle 6182:
 Current CPU Blocking $t3
(sw, 3752, 0, 4, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 5/12

Clock Cycle 6183:
 Current CPU Blocking $t3
(sw, 3752, 0, 5, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 6/12

Clock Cycle 6184:
 Current CPU Blocking $t3
(sw, 3752, 0, 6, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 7/12

Clock Cycle 6185:
 Current CPU Blocking $t3
(sw, 3752, 0, 7, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 8/12

Clock Cycle 6186:
 Current CPU Blocking $t3
(sw, 3752, 0, 8, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 9/12

Clock Cycle 6187:
 Current CPU Blocking $t3
(sw, 3752, 0, 9, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 10/12

Clock Cycle 6188:
 Current CPU Blocking $t3
(sw, 3752, 0, 10, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 11/12

Clock Cycle 6189:
 Current CPU Blocking $t3
(sw, 3752, 0, 11, 12, 867, )(lw, 2856, $t3, 0, 0, 868, )
Completed 12/12
Finished Instruction sw 3752 0 on Line 867

Clock Cycle 6190:
 Current CPU Blocking $t3
(lw, 2856, $t3, 0, 0, 868, )
Started lw 2856 $t3 on Line 868
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6191:
 Current CPU Blocking $t3
(lw, 2856, $t3, 1, 22, 868, )
Completed 2/22

Clock Cycle 6192:
 Current CPU Blocking $t3
(lw, 2856, $t3, 2, 22, 868, )
Completed 3/22

Clock Cycle 6193:
 Current CPU Blocking $t3
(lw, 2856, $t3, 3, 22, 868, )
Completed 4/22

Clock Cycle 6194:
 Current CPU Blocking $t3
(lw, 2856, $t3, 4, 22, 868, )
Completed 5/22

Clock Cycle 6195:
 Current CPU Blocking $t3
(lw, 2856, $t3, 5, 22, 868, )
Completed 6/22

Clock Cycle 6196:
 Current CPU Blocking $t3
(lw, 2856, $t3, 6, 22, 868, )
Completed 7/22

Clock Cycle 6197:
 Current CPU Blocking $t3
(lw, 2856, $t3, 7, 22, 868, )
Completed 8/22

Clock Cycle 6198:
 Current CPU Blocking $t3
(lw, 2856, $t3, 8, 22, 868, )
Completed 9/22

Clock Cycle 6199:
 Current CPU Blocking $t3
(lw, 2856, $t3, 9, 22, 868, )
Completed 10/22

Clock Cycle 6200:
 Current CPU Blocking $t3
(lw, 2856, $t3, 10, 22, 868, )
Completed 11/22

Clock Cycle 6201:
 Current CPU Blocking $t3
(lw, 2856, $t3, 11, 22, 868, )
Completed 12/22

Clock Cycle 6202:
 Current CPU Blocking $t3
(lw, 2856, $t3, 12, 22, 868, )
Completed 13/22

Clock Cycle 6203:
 Current CPU Blocking $t3
(lw, 2856, $t3, 13, 22, 868, )
Completed 14/22

Clock Cycle 6204:
 Current CPU Blocking $t3
(lw, 2856, $t3, 14, 22, 868, )
Completed 15/22

Clock Cycle 6205:
 Current CPU Blocking $t3
(lw, 2856, $t3, 15, 22, 868, )
Completed 16/22

Clock Cycle 6206:
 Current CPU Blocking $t3
(lw, 2856, $t3, 16, 22, 868, )
Completed 17/22

Clock Cycle 6207:
 Current CPU Blocking $t3
(lw, 2856, $t3, 17, 22, 868, )
Completed 18/22

Clock Cycle 6208:
 Current CPU Blocking $t3
(lw, 2856, $t3, 18, 22, 868, )
Completed 19/22

Clock Cycle 6209:
 Current CPU Blocking $t3
(lw, 2856, $t3, 19, 22, 868, )
Completed 20/22

Clock Cycle 6210:
 Current CPU Blocking $t3
(lw, 2856, $t3, 20, 22, 868, )
Completed 21/22

Clock Cycle 6211:
 Current CPU Blocking $t3
(lw, 2856, $t3, 21, 22, 868, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2856 $t3 on Line 868

Clock Cycle 6212:
 Current CPU Blocking $t3

addi$t3,$t4,2380
$t3 = 8892

Clock Cycle 6213:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1260 $t0 on Line 870

Clock Cycle 6214:
 Current CPU Blocking 
(lw, 1260, $t0, 0, 0, 870, )
Started lw 1260 $t0 on Line 870
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2164 1032 on Line 871

Clock Cycle 6215:
 Current CPU Blocking 
(lw, 1260, $t0, 1, 12, 870, )(sw, 2164, 1032, 0, 0, 871, )
Completed 2/12
DRAM Request(Write) Issued for sw 1896 6512 on Line 872

Clock Cycle 6216:
 Current CPU Blocking 
(lw, 1260, $t0, 2, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(sw, 2164, 1032, 0, 0, 871, )
Completed 3/12
DRAM Request(Write) Issued for sw 2188 6512 on Line 873

Clock Cycle 6217:
 Current CPU Blocking 
(lw, 1260, $t0, 3, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )
Completed 4/12
DRAM Request(Write) Issued for sw 856 1032 on Line 874

Clock Cycle 6218:
 Current CPU Blocking 
(lw, 1260, $t0, 4, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 5/12
DRAM Request(Read) Issued for lw 1868 $t4 on Line 875

Clock Cycle 6219:
 Current CPU Blocking 
(lw, 1260, $t0, 5, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 6/12
DRAM Request(Write) Issued for sw 1264 204 on Line 876

Clock Cycle 6220:
 Current CPU Blocking 
(lw, 1260, $t0, 6, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 7/12
DRAM Request(Read) Issued for lw 3260 $t2 on Line 877

Clock Cycle 6221:
 Current CPU Blocking 
(lw, 1260, $t0, 7, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(lw, 3260, $t2, 0, 0, 877, )
Completed 8/12

Clock Cycle 6222:
 Current CPU Blocking $t2
(lw, 1260, $t0, 8, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 9/12

Clock Cycle 6223:
 Current CPU Blocking $t2
(lw, 1260, $t0, 9, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 10/12

Clock Cycle 6224:
 Current CPU Blocking $t2
(lw, 1260, $t0, 10, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 11/12

Clock Cycle 6225:
 Current CPU Blocking $t2
(lw, 1260, $t0, 11, 12, 870, )(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 12/12
$t0 = 3276
Finished Instruction lw 1260 $t0 on Line 870

Clock Cycle 6226:
 Current CPU Blocking $t2
(sw, 1896, 6512, 0, 0, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Started sw 1896 6512 on Line 872
Completed 1/2

Clock Cycle 6227:
 Current CPU Blocking $t2
(sw, 1896, 6512, 1, 2, 872, )(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 2/2
Finished Instruction sw 1896 6512 on Line 872

Clock Cycle 6228:
 Current CPU Blocking $t2
(lw, 1868, $t4, 0, 0, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Started lw 1868 $t4 on Line 875
Completed 1/2

Clock Cycle 6229:
 Current CPU Blocking $t2
(lw, 1868, $t4, 1, 2, 875, )(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1868 $t4 on Line 875

Clock Cycle 6230:
 Current CPU Blocking $t2
(sw, 1264, 204, 0, 0, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Started sw 1264 204 on Line 876
Completed 1/2

Clock Cycle 6231:
 Current CPU Blocking $t2
(sw, 1264, 204, 1, 2, 876, )(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 2/2
Finished Instruction sw 1264 204 on Line 876

Clock Cycle 6232:
 Current CPU Blocking $t2
(lw, 3260, $t2, 0, 0, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Started lw 3260 $t2 on Line 877
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6233:
 Current CPU Blocking $t2
(lw, 3260, $t2, 1, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 2/22

Clock Cycle 6234:
 Current CPU Blocking $t2
(lw, 3260, $t2, 2, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 3/22

Clock Cycle 6235:
 Current CPU Blocking $t2
(lw, 3260, $t2, 3, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 4/22

Clock Cycle 6236:
 Current CPU Blocking $t2
(lw, 3260, $t2, 4, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 5/22

Clock Cycle 6237:
 Current CPU Blocking $t2
(lw, 3260, $t2, 5, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 6/22

Clock Cycle 6238:
 Current CPU Blocking $t2
(lw, 3260, $t2, 6, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 7/22

Clock Cycle 6239:
 Current CPU Blocking $t2
(lw, 3260, $t2, 7, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 8/22

Clock Cycle 6240:
 Current CPU Blocking $t2
(lw, 3260, $t2, 8, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 9/22

Clock Cycle 6241:
 Current CPU Blocking $t2
(lw, 3260, $t2, 9, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 10/22
Memory at 1264 = 204
Memory at 1896 = 6512

Clock Cycle 6242:
 Current CPU Blocking $t2
(lw, 3260, $t2, 10, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 11/22

Clock Cycle 6243:
 Current CPU Blocking $t2
(lw, 3260, $t2, 11, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 12/22

Clock Cycle 6244:
 Current CPU Blocking $t2
(lw, 3260, $t2, 12, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 13/22

Clock Cycle 6245:
 Current CPU Blocking $t2
(lw, 3260, $t2, 13, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 14/22

Clock Cycle 6246:
 Current CPU Blocking $t2
(lw, 3260, $t2, 14, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 15/22

Clock Cycle 6247:
 Current CPU Blocking $t2
(lw, 3260, $t2, 15, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 16/22

Clock Cycle 6248:
 Current CPU Blocking $t2
(lw, 3260, $t2, 16, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 17/22

Clock Cycle 6249:
 Current CPU Blocking $t2
(lw, 3260, $t2, 17, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 18/22

Clock Cycle 6250:
 Current CPU Blocking $t2
(lw, 3260, $t2, 18, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 19/22

Clock Cycle 6251:
 Current CPU Blocking $t2
(lw, 3260, $t2, 19, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 20/22

Clock Cycle 6252:
 Current CPU Blocking $t2
(lw, 3260, $t2, 20, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 21/22

Clock Cycle 6253:
 Current CPU Blocking $t2
(lw, 3260, $t2, 21, 22, 877, )(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3260 $t2 on Line 877

Clock Cycle 6254:
 Current CPU Blocking $t2
(sw, 2164, 1032, 0, 0, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )
Started sw 2164 1032 on Line 871
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3808 0 on Line 878

Clock Cycle 6255:
 Current CPU Blocking 
(sw, 2164, 1032, 1, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )
Completed 2/12
addi$t1,$t0,2916
$t1 = 6192

Clock Cycle 6256:
 Current CPU Blocking 
(sw, 2164, 1032, 2, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )
Completed 3/12
DRAM Request(Read) Issued for lw 1236 $t0 on Line 880

Clock Cycle 6257:
 Current CPU Blocking 
(sw, 2164, 1032, 3, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 1236, $t0, 0, 0, 880, )
Completed 4/12
DRAM Request(Write) Issued for sw 1588 6192 on Line 881

Clock Cycle 6258:
 Current CPU Blocking 
(sw, 2164, 1032, 4, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 1236, $t0, 0, 0, 880, )(sw, 1588, 6192, 0, 0, 881, )
Completed 5/12
DRAM Request(Read) Issued for lw 3292 $t2 on Line 882

Clock Cycle 6259:
 Current CPU Blocking 
(sw, 2164, 1032, 5, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 1236, $t0, 0, 0, 880, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 6/12

Clock Cycle 6260:
 Current CPU Blocking $t0
(sw, 2164, 1032, 6, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 7/12

Clock Cycle 6261:
 Current CPU Blocking $t0
(sw, 2164, 1032, 7, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 8/12

Clock Cycle 6262:
 Current CPU Blocking $t0
(sw, 2164, 1032, 8, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 9/12

Clock Cycle 6263:
 Current CPU Blocking $t0
(sw, 2164, 1032, 9, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 10/12

Clock Cycle 6264:
 Current CPU Blocking $t0
(sw, 2164, 1032, 10, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 11/12

Clock Cycle 6265:
 Current CPU Blocking $t0
(sw, 2164, 1032, 11, 12, 871, )(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 12/12
Finished Instruction sw 2164 1032 on Line 871

Clock Cycle 6266:
 Current CPU Blocking $t0
(sw, 2188, 6512, 0, 0, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Started sw 2188 6512 on Line 873
Completed 1/2

Clock Cycle 6267:
 Current CPU Blocking $t0
(sw, 2188, 6512, 1, 2, 873, )(lw, 1236, $t0, 0, 0, 880, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(sw, 1588, 6192, 0, 0, 881, )(lw, 3292, $t2, 0, 0, 882, )
Completed 2/2
Finished Instruction sw 2188 6512 on Line 873

Clock Cycle 6268:
 Current CPU Blocking $t0
(lw, 1236, $t0, 0, 0, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Started lw 1236 $t0 on Line 880
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6269:
 Current CPU Blocking $t0
(lw, 1236, $t0, 1, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 2/22

Clock Cycle 6270:
 Current CPU Blocking $t0
(lw, 1236, $t0, 2, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 3/22

Clock Cycle 6271:
 Current CPU Blocking $t0
(lw, 1236, $t0, 3, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 4/22

Clock Cycle 6272:
 Current CPU Blocking $t0
(lw, 1236, $t0, 4, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 5/22

Clock Cycle 6273:
 Current CPU Blocking $t0
(lw, 1236, $t0, 5, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 6/22

Clock Cycle 6274:
 Current CPU Blocking $t0
(lw, 1236, $t0, 6, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 7/22

Clock Cycle 6275:
 Current CPU Blocking $t0
(lw, 1236, $t0, 7, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 8/22

Clock Cycle 6276:
 Current CPU Blocking $t0
(lw, 1236, $t0, 8, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 9/22

Clock Cycle 6277:
 Current CPU Blocking $t0
(lw, 1236, $t0, 9, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 10/22
Memory at 2164 = 1032
Memory at 2188 = 6512

Clock Cycle 6278:
 Current CPU Blocking $t0
(lw, 1236, $t0, 10, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 11/22

Clock Cycle 6279:
 Current CPU Blocking $t0
(lw, 1236, $t0, 11, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 12/22

Clock Cycle 6280:
 Current CPU Blocking $t0
(lw, 1236, $t0, 12, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 13/22

Clock Cycle 6281:
 Current CPU Blocking $t0
(lw, 1236, $t0, 13, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 14/22

Clock Cycle 6282:
 Current CPU Blocking $t0
(lw, 1236, $t0, 14, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 15/22

Clock Cycle 6283:
 Current CPU Blocking $t0
(lw, 1236, $t0, 15, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 16/22

Clock Cycle 6284:
 Current CPU Blocking $t0
(lw, 1236, $t0, 16, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 17/22

Clock Cycle 6285:
 Current CPU Blocking $t0
(lw, 1236, $t0, 17, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 18/22

Clock Cycle 6286:
 Current CPU Blocking $t0
(lw, 1236, $t0, 18, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 19/22

Clock Cycle 6287:
 Current CPU Blocking $t0
(lw, 1236, $t0, 19, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 20/22

Clock Cycle 6288:
 Current CPU Blocking $t0
(lw, 1236, $t0, 20, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 21/22

Clock Cycle 6289:
 Current CPU Blocking $t0
(lw, 1236, $t0, 21, 22, 880, )(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1236 $t0 on Line 880

Clock Cycle 6290:
 Current CPU Blocking $t0
(sw, 1588, 6192, 0, 0, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )
Started sw 1588 6192 on Line 881
Completed 1/2
DRAM Request(Write) Issued for sw 3972 0 on Line 883

Clock Cycle 6291:
 Current CPU Blocking 
(sw, 1588, 6192, 1, 2, 881, )(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 2/2
Finished Instruction sw 1588 6192 on Line 881

Clock Cycle 6292:
 Current CPU Blocking $t2
(sw, 856, 1032, 0, 0, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Started sw 856 1032 on Line 874
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6293:
 Current CPU Blocking $t2
(sw, 856, 1032, 1, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 2/22

Clock Cycle 6294:
 Current CPU Blocking $t2
(sw, 856, 1032, 2, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 3/22

Clock Cycle 6295:
 Current CPU Blocking $t2
(sw, 856, 1032, 3, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 4/22

Clock Cycle 6296:
 Current CPU Blocking $t2
(sw, 856, 1032, 4, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 5/22

Clock Cycle 6297:
 Current CPU Blocking $t2
(sw, 856, 1032, 5, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 6/22

Clock Cycle 6298:
 Current CPU Blocking $t2
(sw, 856, 1032, 6, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 7/22

Clock Cycle 6299:
 Current CPU Blocking $t2
(sw, 856, 1032, 7, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 8/22

Clock Cycle 6300:
 Current CPU Blocking $t2
(sw, 856, 1032, 8, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 9/22

Clock Cycle 6301:
 Current CPU Blocking $t2
(sw, 856, 1032, 9, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 10/22
Memory at 1588 = 6192

Clock Cycle 6302:
 Current CPU Blocking $t2
(sw, 856, 1032, 10, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 11/22

Clock Cycle 6303:
 Current CPU Blocking $t2
(sw, 856, 1032, 11, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 12/22

Clock Cycle 6304:
 Current CPU Blocking $t2
(sw, 856, 1032, 12, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 13/22

Clock Cycle 6305:
 Current CPU Blocking $t2
(sw, 856, 1032, 13, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 14/22

Clock Cycle 6306:
 Current CPU Blocking $t2
(sw, 856, 1032, 14, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 15/22

Clock Cycle 6307:
 Current CPU Blocking $t2
(sw, 856, 1032, 15, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 16/22

Clock Cycle 6308:
 Current CPU Blocking $t2
(sw, 856, 1032, 16, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 17/22

Clock Cycle 6309:
 Current CPU Blocking $t2
(sw, 856, 1032, 17, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 18/22

Clock Cycle 6310:
 Current CPU Blocking $t2
(sw, 856, 1032, 18, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 19/22

Clock Cycle 6311:
 Current CPU Blocking $t2
(sw, 856, 1032, 19, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 20/22

Clock Cycle 6312:
 Current CPU Blocking $t2
(sw, 856, 1032, 20, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 21/22

Clock Cycle 6313:
 Current CPU Blocking $t2
(sw, 856, 1032, 21, 22, 874, )(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 22/22
Finished Instruction sw 856 1032 on Line 874

Clock Cycle 6314:
 Current CPU Blocking $t2
(sw, 3808, 0, 0, 0, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Started sw 3808 0 on Line 878
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6315:
 Current CPU Blocking $t2
(sw, 3808, 0, 1, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 2/22

Clock Cycle 6316:
 Current CPU Blocking $t2
(sw, 3808, 0, 2, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 3/22

Clock Cycle 6317:
 Current CPU Blocking $t2
(sw, 3808, 0, 3, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 4/22

Clock Cycle 6318:
 Current CPU Blocking $t2
(sw, 3808, 0, 4, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 5/22

Clock Cycle 6319:
 Current CPU Blocking $t2
(sw, 3808, 0, 5, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 6/22

Clock Cycle 6320:
 Current CPU Blocking $t2
(sw, 3808, 0, 6, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 7/22

Clock Cycle 6321:
 Current CPU Blocking $t2
(sw, 3808, 0, 7, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 8/22

Clock Cycle 6322:
 Current CPU Blocking $t2
(sw, 3808, 0, 8, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 9/22

Clock Cycle 6323:
 Current CPU Blocking $t2
(sw, 3808, 0, 9, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 10/22
Memory at 856 = 1032

Clock Cycle 6324:
 Current CPU Blocking $t2
(sw, 3808, 0, 10, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 11/22

Clock Cycle 6325:
 Current CPU Blocking $t2
(sw, 3808, 0, 11, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 12/22

Clock Cycle 6326:
 Current CPU Blocking $t2
(sw, 3808, 0, 12, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 13/22

Clock Cycle 6327:
 Current CPU Blocking $t2
(sw, 3808, 0, 13, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 14/22

Clock Cycle 6328:
 Current CPU Blocking $t2
(sw, 3808, 0, 14, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 15/22

Clock Cycle 6329:
 Current CPU Blocking $t2
(sw, 3808, 0, 15, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 16/22

Clock Cycle 6330:
 Current CPU Blocking $t2
(sw, 3808, 0, 16, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 17/22

Clock Cycle 6331:
 Current CPU Blocking $t2
(sw, 3808, 0, 17, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 18/22

Clock Cycle 6332:
 Current CPU Blocking $t2
(sw, 3808, 0, 18, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 19/22

Clock Cycle 6333:
 Current CPU Blocking $t2
(sw, 3808, 0, 19, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 20/22

Clock Cycle 6334:
 Current CPU Blocking $t2
(sw, 3808, 0, 20, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 21/22

Clock Cycle 6335:
 Current CPU Blocking $t2
(sw, 3808, 0, 21, 22, 878, )(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 22/22
Finished Instruction sw 3808 0 on Line 878

Clock Cycle 6336:
 Current CPU Blocking $t2
(lw, 3292, $t2, 0, 0, 882, )(sw, 3972, 0, 0, 0, 883, )
Started lw 3292 $t2 on Line 882
Completed 1/2

Clock Cycle 6337:
 Current CPU Blocking $t2
(lw, 3292, $t2, 1, 2, 882, )(sw, 3972, 0, 0, 0, 883, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3292 $t2 on Line 882

Clock Cycle 6338:
 Current CPU Blocking $t2
(sw, 3972, 0, 0, 0, 883, )
Started sw 3972 0 on Line 883
Completed 1/2
DRAM Request(Read) Issued for lw 3148 $t2 on Line 884

Clock Cycle 6339:
 Current CPU Blocking 
(sw, 3972, 0, 1, 2, 883, )(lw, 3148, $t2, 0, 0, 884, )
Completed 2/2
Finished Instruction sw 3972 0 on Line 883

Clock Cycle 6340:
 Current CPU Blocking $t2
(lw, 3148, $t2, 0, 0, 884, )
Started lw 3148 $t2 on Line 884
Completed 1/2

Clock Cycle 6341:
 Current CPU Blocking $t2
(lw, 3148, $t2, 1, 2, 884, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3148 $t2 on Line 884

Clock Cycle 6342:
 Current CPU Blocking $t2

addi$t2,$t4,332
$t2 = 332

Clock Cycle 6343:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 664 8892 on Line 886

Clock Cycle 6344:
 Current CPU Blocking 
(sw, 664, 8892, 0, 0, 886, )
Started sw 664 8892 on Line 886
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1888 6192 on Line 887

Clock Cycle 6345:
 Current CPU Blocking 
(sw, 664, 8892, 1, 22, 886, )(sw, 1888, 6192, 0, 0, 887, )
Completed 2/22
DRAM Request(Read) Issued for lw 232 $t0 on Line 888

Clock Cycle 6346:
 Current CPU Blocking 
(sw, 664, 8892, 2, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 3/22

Clock Cycle 6347:
 Current CPU Blocking $t0
(sw, 664, 8892, 3, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 4/22

Clock Cycle 6348:
 Current CPU Blocking $t0
(sw, 664, 8892, 4, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 5/22

Clock Cycle 6349:
 Current CPU Blocking $t0
(sw, 664, 8892, 5, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 6/22

Clock Cycle 6350:
 Current CPU Blocking $t0
(sw, 664, 8892, 6, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 7/22

Clock Cycle 6351:
 Current CPU Blocking $t0
(sw, 664, 8892, 7, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 8/22

Clock Cycle 6352:
 Current CPU Blocking $t0
(sw, 664, 8892, 8, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 9/22

Clock Cycle 6353:
 Current CPU Blocking $t0
(sw, 664, 8892, 9, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 10/22

Clock Cycle 6354:
 Current CPU Blocking $t0
(sw, 664, 8892, 10, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 11/22

Clock Cycle 6355:
 Current CPU Blocking $t0
(sw, 664, 8892, 11, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 12/22

Clock Cycle 6356:
 Current CPU Blocking $t0
(sw, 664, 8892, 12, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 13/22

Clock Cycle 6357:
 Current CPU Blocking $t0
(sw, 664, 8892, 13, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 14/22

Clock Cycle 6358:
 Current CPU Blocking $t0
(sw, 664, 8892, 14, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 15/22

Clock Cycle 6359:
 Current CPU Blocking $t0
(sw, 664, 8892, 15, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 16/22

Clock Cycle 6360:
 Current CPU Blocking $t0
(sw, 664, 8892, 16, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 17/22

Clock Cycle 6361:
 Current CPU Blocking $t0
(sw, 664, 8892, 17, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 18/22

Clock Cycle 6362:
 Current CPU Blocking $t0
(sw, 664, 8892, 18, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 19/22

Clock Cycle 6363:
 Current CPU Blocking $t0
(sw, 664, 8892, 19, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 20/22

Clock Cycle 6364:
 Current CPU Blocking $t0
(sw, 664, 8892, 20, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 21/22

Clock Cycle 6365:
 Current CPU Blocking $t0
(sw, 664, 8892, 21, 22, 886, )(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 22/22
Finished Instruction sw 664 8892 on Line 886

Clock Cycle 6366:
 Current CPU Blocking $t0
(lw, 232, $t0, 0, 0, 888, )(sw, 1888, 6192, 0, 0, 887, )
Started lw 232 $t0 on Line 888
Completed 1/2

Clock Cycle 6367:
 Current CPU Blocking $t0
(lw, 232, $t0, 1, 2, 888, )(sw, 1888, 6192, 0, 0, 887, )
Completed 2/2
$t0 = 0
Finished Instruction lw 232 $t0 on Line 888

Clock Cycle 6368:
 Current CPU Blocking $t0
(sw, 1888, 6192, 0, 0, 887, )
Started sw 1888 6192 on Line 887
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t1,2836
$t0 = 9028

Clock Cycle 6369:
 Current CPU Blocking 
(sw, 1888, 6192, 1, 22, 887, )
Completed 2/22
DRAM Request(Write) Issued for sw 3136 0 on Line 890

Clock Cycle 6370:
 Current CPU Blocking 
(sw, 1888, 6192, 2, 22, 887, )(sw, 3136, 0, 0, 0, 890, )
Completed 3/22
DRAM Request(Write) Issued for sw 3520 9028 on Line 891

Clock Cycle 6371:
 Current CPU Blocking 
(sw, 1888, 6192, 3, 22, 887, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )
Completed 4/22
DRAM Request(Read) Issued for lw 1792 $t4 on Line 892

Clock Cycle 6372:
 Current CPU Blocking 
(sw, 1888, 6192, 4, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )
Completed 5/22
DRAM Request(Write) Issued for sw 436 9028 on Line 893

Clock Cycle 6373:
 Current CPU Blocking 
(sw, 1888, 6192, 5, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )
Completed 6/22
DRAM Request(Write) Issued for sw 1196 8892 on Line 894

Clock Cycle 6374:
 Current CPU Blocking 
(sw, 1888, 6192, 6, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )
Completed 7/22
DRAM Request(Read) Issued for lw 2840 $t3 on Line 895

Clock Cycle 6375:
 Current CPU Blocking 
(sw, 1888, 6192, 7, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 8/22

Clock Cycle 6376:
 Current CPU Blocking $t4
(sw, 1888, 6192, 8, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 9/22

Clock Cycle 6377:
 Current CPU Blocking $t4
(sw, 1888, 6192, 9, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 10/22
Memory at 664 = 8892

Clock Cycle 6378:
 Current CPU Blocking $t4
(sw, 1888, 6192, 10, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 11/22

Clock Cycle 6379:
 Current CPU Blocking $t4
(sw, 1888, 6192, 11, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 12/22

Clock Cycle 6380:
 Current CPU Blocking $t4
(sw, 1888, 6192, 12, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 13/22

Clock Cycle 6381:
 Current CPU Blocking $t4
(sw, 1888, 6192, 13, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 14/22

Clock Cycle 6382:
 Current CPU Blocking $t4
(sw, 1888, 6192, 14, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 15/22

Clock Cycle 6383:
 Current CPU Blocking $t4
(sw, 1888, 6192, 15, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 16/22

Clock Cycle 6384:
 Current CPU Blocking $t4
(sw, 1888, 6192, 16, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 17/22

Clock Cycle 6385:
 Current CPU Blocking $t4
(sw, 1888, 6192, 17, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 18/22

Clock Cycle 6386:
 Current CPU Blocking $t4
(sw, 1888, 6192, 18, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 19/22

Clock Cycle 6387:
 Current CPU Blocking $t4
(sw, 1888, 6192, 19, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 20/22

Clock Cycle 6388:
 Current CPU Blocking $t4
(sw, 1888, 6192, 20, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 21/22

Clock Cycle 6389:
 Current CPU Blocking $t4
(sw, 1888, 6192, 21, 22, 887, )(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 22/22
Finished Instruction sw 1888 6192 on Line 887

Clock Cycle 6390:
 Current CPU Blocking $t4
(lw, 1792, $t4, 0, 0, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Started lw 1792 $t4 on Line 892
Completed 1/2

Clock Cycle 6391:
 Current CPU Blocking $t4
(lw, 1792, $t4, 1, 2, 892, )(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1792 $t4 on Line 892

Clock Cycle 6392:
 Current CPU Blocking $t4
(sw, 1196, 8892, 0, 0, 894, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Started sw 1196 8892 on Line 894
Completed 1/2
DRAM Request(Write) Issued for sw 1800 0 on Line 896

Clock Cycle 6393:
 Current CPU Blocking 
(sw, 1196, 8892, 1, 2, 894, )(sw, 1800, 0, 0, 0, 896, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 2/2
Finished Instruction sw 1196 8892 on Line 894
DRAM Request(Write) Issued for sw 3772 0 on Line 897

Clock Cycle 6394:
 Current CPU Blocking 
(sw, 1800, 0, 0, 0, 896, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(sw, 3772, 0, 0, 0, 897, )
Started sw 1800 0 on Line 896
Completed 1/2
addi$t4,$t2,492
$t4 = 824

Clock Cycle 6395:
 Current CPU Blocking 
(sw, 1800, 0, 1, 2, 896, )(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(sw, 3772, 0, 0, 0, 897, )
Completed 2/2
Finished Instruction sw 1800 0 on Line 896
addi$t2,$t1,3140
$t2 = 9332

Clock Cycle 6396:
 Current CPU Blocking 
(sw, 3136, 0, 0, 0, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Started sw 3136 0 on Line 890
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t1,2388
$t4 = 8580

Clock Cycle 6397:
 Current CPU Blocking 
(sw, 3136, 0, 1, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )
Completed 2/22
DRAM Request(Read) Issued for lw 1944 $t2 on Line 901

Clock Cycle 6398:
 Current CPU Blocking 
(sw, 3136, 0, 2, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 3/22
DRAM Request(Read) Issued for lw 968 $t1 on Line 902

Clock Cycle 6399:
 Current CPU Blocking 
(sw, 3136, 0, 3, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 4/22

Clock Cycle 6400:
 Current CPU Blocking $t1
(sw, 3136, 0, 4, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 5/22

Clock Cycle 6401:
 Current CPU Blocking $t1
(sw, 3136, 0, 5, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 6/22

Clock Cycle 6402:
 Current CPU Blocking $t1
(sw, 3136, 0, 6, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 7/22

Clock Cycle 6403:
 Current CPU Blocking $t1
(sw, 3136, 0, 7, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 8/22

Clock Cycle 6404:
 Current CPU Blocking $t1
(sw, 3136, 0, 8, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 9/22

Clock Cycle 6405:
 Current CPU Blocking $t1
(sw, 3136, 0, 9, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 10/22
Memory at 1196 = 8892
Memory at 1888 = 6192

Clock Cycle 6406:
 Current CPU Blocking $t1
(sw, 3136, 0, 10, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 11/22

Clock Cycle 6407:
 Current CPU Blocking $t1
(sw, 3136, 0, 11, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 12/22

Clock Cycle 6408:
 Current CPU Blocking $t1
(sw, 3136, 0, 12, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 13/22

Clock Cycle 6409:
 Current CPU Blocking $t1
(sw, 3136, 0, 13, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 14/22

Clock Cycle 6410:
 Current CPU Blocking $t1
(sw, 3136, 0, 14, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 15/22

Clock Cycle 6411:
 Current CPU Blocking $t1
(sw, 3136, 0, 15, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 16/22

Clock Cycle 6412:
 Current CPU Blocking $t1
(sw, 3136, 0, 16, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 17/22

Clock Cycle 6413:
 Current CPU Blocking $t1
(sw, 3136, 0, 17, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 18/22

Clock Cycle 6414:
 Current CPU Blocking $t1
(sw, 3136, 0, 18, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 19/22

Clock Cycle 6415:
 Current CPU Blocking $t1
(sw, 3136, 0, 19, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 20/22

Clock Cycle 6416:
 Current CPU Blocking $t1
(sw, 3136, 0, 20, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 21/22

Clock Cycle 6417:
 Current CPU Blocking $t1
(sw, 3136, 0, 21, 22, 890, )(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 22/22
Finished Instruction sw 3136 0 on Line 890

Clock Cycle 6418:
 Current CPU Blocking $t1
(sw, 3520, 9028, 0, 0, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Started sw 3520 9028 on Line 891
Completed 1/2

Clock Cycle 6419:
 Current CPU Blocking $t1
(sw, 3520, 9028, 1, 2, 891, )(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 2/2
Finished Instruction sw 3520 9028 on Line 891

Clock Cycle 6420:
 Current CPU Blocking $t1
(sw, 3772, 0, 0, 0, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Started sw 3772 0 on Line 897
Completed 1/2

Clock Cycle 6421:
 Current CPU Blocking $t1
(sw, 3772, 0, 1, 2, 897, )(sw, 436, 9028, 0, 0, 893, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 968, $t1, 0, 0, 902, )
Completed 2/2
Finished Instruction sw 3772 0 on Line 897

Clock Cycle 6422:
 Current CPU Blocking $t1
(sw, 436, 9028, 0, 0, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Started sw 436 9028 on Line 893
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6423:
 Current CPU Blocking $t1
(sw, 436, 9028, 1, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 2/22

Clock Cycle 6424:
 Current CPU Blocking $t1
(sw, 436, 9028, 2, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 3/22

Clock Cycle 6425:
 Current CPU Blocking $t1
(sw, 436, 9028, 3, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 4/22

Clock Cycle 6426:
 Current CPU Blocking $t1
(sw, 436, 9028, 4, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 5/22

Clock Cycle 6427:
 Current CPU Blocking $t1
(sw, 436, 9028, 5, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 6/22

Clock Cycle 6428:
 Current CPU Blocking $t1
(sw, 436, 9028, 6, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 7/22

Clock Cycle 6429:
 Current CPU Blocking $t1
(sw, 436, 9028, 7, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 8/22

Clock Cycle 6430:
 Current CPU Blocking $t1
(sw, 436, 9028, 8, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 9/22

Clock Cycle 6431:
 Current CPU Blocking $t1
(sw, 436, 9028, 9, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 10/22
Memory at 3520 = 9028

Clock Cycle 6432:
 Current CPU Blocking $t1
(sw, 436, 9028, 10, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 11/22

Clock Cycle 6433:
 Current CPU Blocking $t1
(sw, 436, 9028, 11, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 12/22

Clock Cycle 6434:
 Current CPU Blocking $t1
(sw, 436, 9028, 12, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 13/22

Clock Cycle 6435:
 Current CPU Blocking $t1
(sw, 436, 9028, 13, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 14/22

Clock Cycle 6436:
 Current CPU Blocking $t1
(sw, 436, 9028, 14, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 15/22

Clock Cycle 6437:
 Current CPU Blocking $t1
(sw, 436, 9028, 15, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 16/22

Clock Cycle 6438:
 Current CPU Blocking $t1
(sw, 436, 9028, 16, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 17/22

Clock Cycle 6439:
 Current CPU Blocking $t1
(sw, 436, 9028, 17, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 18/22

Clock Cycle 6440:
 Current CPU Blocking $t1
(sw, 436, 9028, 18, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 19/22

Clock Cycle 6441:
 Current CPU Blocking $t1
(sw, 436, 9028, 19, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 20/22

Clock Cycle 6442:
 Current CPU Blocking $t1
(sw, 436, 9028, 20, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 21/22

Clock Cycle 6443:
 Current CPU Blocking $t1
(sw, 436, 9028, 21, 22, 893, )(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 22/22
Finished Instruction sw 436 9028 on Line 893

Clock Cycle 6444:
 Current CPU Blocking $t1
(lw, 968, $t1, 0, 0, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Started lw 968 $t1 on Line 902
Completed 1/2

Clock Cycle 6445:
 Current CPU Blocking $t1
(lw, 968, $t1, 1, 2, 902, )(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Completed 2/2
$t1 = 0
Finished Instruction lw 968 $t1 on Line 902

Clock Cycle 6446:
 Current CPU Blocking $t1
(lw, 2840, $t3, 0, 0, 895, )(lw, 1944, $t2, 0, 0, 901, )
Started lw 2840 $t3 on Line 895
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 856 $t1 on Line 903

Clock Cycle 6447:
 Current CPU Blocking 
(lw, 2840, $t3, 1, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 2/22

Clock Cycle 6448:
 Current CPU Blocking $t2
(lw, 2840, $t3, 2, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 3/22

Clock Cycle 6449:
 Current CPU Blocking $t2
(lw, 2840, $t3, 3, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 4/22

Clock Cycle 6450:
 Current CPU Blocking $t2
(lw, 2840, $t3, 4, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 5/22

Clock Cycle 6451:
 Current CPU Blocking $t2
(lw, 2840, $t3, 5, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 6/22

Clock Cycle 6452:
 Current CPU Blocking $t2
(lw, 2840, $t3, 6, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 7/22

Clock Cycle 6453:
 Current CPU Blocking $t2
(lw, 2840, $t3, 7, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 8/22

Clock Cycle 6454:
 Current CPU Blocking $t2
(lw, 2840, $t3, 8, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 9/22

Clock Cycle 6455:
 Current CPU Blocking $t2
(lw, 2840, $t3, 9, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 10/22
Memory at 436 = 9028

Clock Cycle 6456:
 Current CPU Blocking $t2
(lw, 2840, $t3, 10, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 11/22

Clock Cycle 6457:
 Current CPU Blocking $t2
(lw, 2840, $t3, 11, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 12/22

Clock Cycle 6458:
 Current CPU Blocking $t2
(lw, 2840, $t3, 12, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 13/22

Clock Cycle 6459:
 Current CPU Blocking $t2
(lw, 2840, $t3, 13, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 14/22

Clock Cycle 6460:
 Current CPU Blocking $t2
(lw, 2840, $t3, 14, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 15/22

Clock Cycle 6461:
 Current CPU Blocking $t2
(lw, 2840, $t3, 15, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 16/22

Clock Cycle 6462:
 Current CPU Blocking $t2
(lw, 2840, $t3, 16, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 17/22

Clock Cycle 6463:
 Current CPU Blocking $t2
(lw, 2840, $t3, 17, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 18/22

Clock Cycle 6464:
 Current CPU Blocking $t2
(lw, 2840, $t3, 18, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 19/22

Clock Cycle 6465:
 Current CPU Blocking $t2
(lw, 2840, $t3, 19, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 20/22

Clock Cycle 6466:
 Current CPU Blocking $t2
(lw, 2840, $t3, 20, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 21/22

Clock Cycle 6467:
 Current CPU Blocking $t2
(lw, 2840, $t3, 21, 22, 895, )(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2840 $t3 on Line 895

Clock Cycle 6468:
 Current CPU Blocking $t2
(lw, 1944, $t2, 0, 0, 901, )(lw, 856, $t1, 0, 0, 903, )
Started lw 1944 $t2 on Line 901
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6469:
 Current CPU Blocking $t2
(lw, 1944, $t2, 1, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 2/12

Clock Cycle 6470:
 Current CPU Blocking $t2
(lw, 1944, $t2, 2, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 3/12

Clock Cycle 6471:
 Current CPU Blocking $t2
(lw, 1944, $t2, 3, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 4/12

Clock Cycle 6472:
 Current CPU Blocking $t2
(lw, 1944, $t2, 4, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 5/12

Clock Cycle 6473:
 Current CPU Blocking $t2
(lw, 1944, $t2, 5, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 6/12

Clock Cycle 6474:
 Current CPU Blocking $t2
(lw, 1944, $t2, 6, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 7/12

Clock Cycle 6475:
 Current CPU Blocking $t2
(lw, 1944, $t2, 7, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 8/12

Clock Cycle 6476:
 Current CPU Blocking $t2
(lw, 1944, $t2, 8, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 9/12

Clock Cycle 6477:
 Current CPU Blocking $t2
(lw, 1944, $t2, 9, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 10/12

Clock Cycle 6478:
 Current CPU Blocking $t2
(lw, 1944, $t2, 10, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 11/12

Clock Cycle 6479:
 Current CPU Blocking $t2
(lw, 1944, $t2, 11, 12, 901, )(lw, 856, $t1, 0, 0, 903, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1944 $t2 on Line 901

Clock Cycle 6480:
 Current CPU Blocking $t2
(lw, 856, $t1, 0, 0, 903, )
Started lw 856 $t1 on Line 903
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 636 0 on Line 904

Clock Cycle 6481:
 Current CPU Blocking 
(lw, 856, $t1, 1, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 2/12
addi$t0,$t0,1224
$t0 = 10252

Clock Cycle 6482:
 Current CPU Blocking 
(lw, 856, $t1, 2, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 3/12
addi$t4,$t4,3188
$t4 = 11768

Clock Cycle 6483:
 Current CPU Blocking 
(lw, 856, $t1, 3, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 4/12

Clock Cycle 6484:
 Current CPU Blocking $t1
(lw, 856, $t1, 4, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 5/12

Clock Cycle 6485:
 Current CPU Blocking $t1
(lw, 856, $t1, 5, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 6/12

Clock Cycle 6486:
 Current CPU Blocking $t1
(lw, 856, $t1, 6, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 7/12

Clock Cycle 6487:
 Current CPU Blocking $t1
(lw, 856, $t1, 7, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 8/12

Clock Cycle 6488:
 Current CPU Blocking $t1
(lw, 856, $t1, 8, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 9/12

Clock Cycle 6489:
 Current CPU Blocking $t1
(lw, 856, $t1, 9, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 10/12

Clock Cycle 6490:
 Current CPU Blocking $t1
(lw, 856, $t1, 10, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 11/12

Clock Cycle 6491:
 Current CPU Blocking $t1
(lw, 856, $t1, 11, 12, 903, )(sw, 636, 0, 0, 0, 904, )
Completed 12/12
$t1 = 1032
Finished Instruction lw 856 $t1 on Line 903

Clock Cycle 6492:
 Current CPU Blocking $t1
(sw, 636, 0, 0, 0, 904, )
Started sw 636 0 on Line 904
Completed 1/2
addi$t1,$t0,228
$t1 = 10480

Clock Cycle 6493:
 Current CPU Blocking 
(sw, 636, 0, 1, 2, 904, )
Completed 2/2
Finished Instruction sw 636 0 on Line 904
DRAM Request(Write) Issued for sw 3240 11768 on Line 908

Clock Cycle 6494:
 Current CPU Blocking 
(sw, 3240, 11768, 0, 0, 908, )
Started sw 3240 11768 on Line 908
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t4,3176
$t1 = 14944

Clock Cycle 6495:
 Current CPU Blocking 
(sw, 3240, 11768, 1, 22, 908, )
Completed 2/22
addi$t2,$t1,3256
$t2 = 18200

Clock Cycle 6496:
 Current CPU Blocking 
(sw, 3240, 11768, 2, 22, 908, )
Completed 3/22
addi$t1,$t4,2752
$t1 = 14520

Clock Cycle 6497:
 Current CPU Blocking 
(sw, 3240, 11768, 3, 22, 908, )
Completed 4/22
DRAM Request(Read) Issued for lw 1948 $t2 on Line 912

Clock Cycle 6498:
 Current CPU Blocking 
(sw, 3240, 11768, 4, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )
Completed 5/22
addi$t0,$t1,2348
$t0 = 16868

Clock Cycle 6499:
 Current CPU Blocking 
(sw, 3240, 11768, 5, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )
Completed 6/22
DRAM Request(Write) Issued for sw 2416 16868 on Line 914

Clock Cycle 6500:
 Current CPU Blocking 
(sw, 3240, 11768, 6, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 7/22

Clock Cycle 6501:
 Current CPU Blocking $t2
(sw, 3240, 11768, 7, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 8/22

Clock Cycle 6502:
 Current CPU Blocking $t2
(sw, 3240, 11768, 8, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 9/22

Clock Cycle 6503:
 Current CPU Blocking $t2
(sw, 3240, 11768, 9, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 10/22

Clock Cycle 6504:
 Current CPU Blocking $t2
(sw, 3240, 11768, 10, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 11/22

Clock Cycle 6505:
 Current CPU Blocking $t2
(sw, 3240, 11768, 11, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 12/22

Clock Cycle 6506:
 Current CPU Blocking $t2
(sw, 3240, 11768, 12, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 13/22

Clock Cycle 6507:
 Current CPU Blocking $t2
(sw, 3240, 11768, 13, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 14/22

Clock Cycle 6508:
 Current CPU Blocking $t2
(sw, 3240, 11768, 14, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 15/22

Clock Cycle 6509:
 Current CPU Blocking $t2
(sw, 3240, 11768, 15, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 16/22

Clock Cycle 6510:
 Current CPU Blocking $t2
(sw, 3240, 11768, 16, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 17/22

Clock Cycle 6511:
 Current CPU Blocking $t2
(sw, 3240, 11768, 17, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 18/22

Clock Cycle 6512:
 Current CPU Blocking $t2
(sw, 3240, 11768, 18, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 19/22

Clock Cycle 6513:
 Current CPU Blocking $t2
(sw, 3240, 11768, 19, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 20/22

Clock Cycle 6514:
 Current CPU Blocking $t2
(sw, 3240, 11768, 20, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 21/22

Clock Cycle 6515:
 Current CPU Blocking $t2
(sw, 3240, 11768, 21, 22, 908, )(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 22/22
Finished Instruction sw 3240 11768 on Line 908

Clock Cycle 6516:
 Current CPU Blocking $t2
(lw, 1948, $t2, 0, 0, 912, )(sw, 2416, 16868, 0, 0, 914, )
Started lw 1948 $t2 on Line 912
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6517:
 Current CPU Blocking $t2
(lw, 1948, $t2, 1, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 2/22

Clock Cycle 6518:
 Current CPU Blocking $t2
(lw, 1948, $t2, 2, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 3/22

Clock Cycle 6519:
 Current CPU Blocking $t2
(lw, 1948, $t2, 3, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 4/22

Clock Cycle 6520:
 Current CPU Blocking $t2
(lw, 1948, $t2, 4, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 5/22

Clock Cycle 6521:
 Current CPU Blocking $t2
(lw, 1948, $t2, 5, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 6/22

Clock Cycle 6522:
 Current CPU Blocking $t2
(lw, 1948, $t2, 6, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 7/22

Clock Cycle 6523:
 Current CPU Blocking $t2
(lw, 1948, $t2, 7, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 8/22

Clock Cycle 6524:
 Current CPU Blocking $t2
(lw, 1948, $t2, 8, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 9/22

Clock Cycle 6525:
 Current CPU Blocking $t2
(lw, 1948, $t2, 9, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 10/22
Memory at 3240 = 11768

Clock Cycle 6526:
 Current CPU Blocking $t2
(lw, 1948, $t2, 10, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 11/22

Clock Cycle 6527:
 Current CPU Blocking $t2
(lw, 1948, $t2, 11, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 12/22

Clock Cycle 6528:
 Current CPU Blocking $t2
(lw, 1948, $t2, 12, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 13/22

Clock Cycle 6529:
 Current CPU Blocking $t2
(lw, 1948, $t2, 13, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 14/22

Clock Cycle 6530:
 Current CPU Blocking $t2
(lw, 1948, $t2, 14, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 15/22

Clock Cycle 6531:
 Current CPU Blocking $t2
(lw, 1948, $t2, 15, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 16/22

Clock Cycle 6532:
 Current CPU Blocking $t2
(lw, 1948, $t2, 16, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 17/22

Clock Cycle 6533:
 Current CPU Blocking $t2
(lw, 1948, $t2, 17, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 18/22

Clock Cycle 6534:
 Current CPU Blocking $t2
(lw, 1948, $t2, 18, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 19/22

Clock Cycle 6535:
 Current CPU Blocking $t2
(lw, 1948, $t2, 19, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 20/22

Clock Cycle 6536:
 Current CPU Blocking $t2
(lw, 1948, $t2, 20, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 21/22

Clock Cycle 6537:
 Current CPU Blocking $t2
(lw, 1948, $t2, 21, 22, 912, )(sw, 2416, 16868, 0, 0, 914, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1948 $t2 on Line 912

Clock Cycle 6538:
 Current CPU Blocking $t2
(sw, 2416, 16868, 0, 0, 914, )
Started sw 2416 16868 on Line 914
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t0,3156
$t2 = 20024

Clock Cycle 6539:
 Current CPU Blocking 
(sw, 2416, 16868, 1, 12, 914, )
Completed 2/12
DRAM Request(Read) Issued for lw 796 $t0 on Line 916

Clock Cycle 6540:
 Current CPU Blocking 
(sw, 2416, 16868, 2, 12, 914, )(lw, 796, $t0, 0, 0, 916, )
Completed 3/12
DRAM Request(Write) Issued for sw 1260 20024 on Line 917

Clock Cycle 6541:
 Current CPU Blocking 
(sw, 2416, 16868, 3, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 4/12

Clock Cycle 6542:
 Current CPU Blocking $t0
(sw, 2416, 16868, 4, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 5/12

Clock Cycle 6543:
 Current CPU Blocking $t0
(sw, 2416, 16868, 5, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 6/12

Clock Cycle 6544:
 Current CPU Blocking $t0
(sw, 2416, 16868, 6, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 7/12

Clock Cycle 6545:
 Current CPU Blocking $t0
(sw, 2416, 16868, 7, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 8/12

Clock Cycle 6546:
 Current CPU Blocking $t0
(sw, 2416, 16868, 8, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 9/12

Clock Cycle 6547:
 Current CPU Blocking $t0
(sw, 2416, 16868, 9, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 10/12

Clock Cycle 6548:
 Current CPU Blocking $t0
(sw, 2416, 16868, 10, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 11/12

Clock Cycle 6549:
 Current CPU Blocking $t0
(sw, 2416, 16868, 11, 12, 914, )(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 12/12
Finished Instruction sw 2416 16868 on Line 914

Clock Cycle 6550:
 Current CPU Blocking $t0
(lw, 796, $t0, 0, 0, 916, )(sw, 1260, 20024, 0, 0, 917, )
Started lw 796 $t0 on Line 916
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6551:
 Current CPU Blocking $t0
(lw, 796, $t0, 1, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 2/22

Clock Cycle 6552:
 Current CPU Blocking $t0
(lw, 796, $t0, 2, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 3/22

Clock Cycle 6553:
 Current CPU Blocking $t0
(lw, 796, $t0, 3, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 4/22

Clock Cycle 6554:
 Current CPU Blocking $t0
(lw, 796, $t0, 4, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 5/22

Clock Cycle 6555:
 Current CPU Blocking $t0
(lw, 796, $t0, 5, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 6/22

Clock Cycle 6556:
 Current CPU Blocking $t0
(lw, 796, $t0, 6, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 7/22

Clock Cycle 6557:
 Current CPU Blocking $t0
(lw, 796, $t0, 7, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 8/22

Clock Cycle 6558:
 Current CPU Blocking $t0
(lw, 796, $t0, 8, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 9/22

Clock Cycle 6559:
 Current CPU Blocking $t0
(lw, 796, $t0, 9, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 10/22
Memory at 2416 = 16868

Clock Cycle 6560:
 Current CPU Blocking $t0
(lw, 796, $t0, 10, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 11/22

Clock Cycle 6561:
 Current CPU Blocking $t0
(lw, 796, $t0, 11, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 12/22

Clock Cycle 6562:
 Current CPU Blocking $t0
(lw, 796, $t0, 12, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 13/22

Clock Cycle 6563:
 Current CPU Blocking $t0
(lw, 796, $t0, 13, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 14/22

Clock Cycle 6564:
 Current CPU Blocking $t0
(lw, 796, $t0, 14, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 15/22

Clock Cycle 6565:
 Current CPU Blocking $t0
(lw, 796, $t0, 15, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 16/22

Clock Cycle 6566:
 Current CPU Blocking $t0
(lw, 796, $t0, 16, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 17/22

Clock Cycle 6567:
 Current CPU Blocking $t0
(lw, 796, $t0, 17, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 18/22

Clock Cycle 6568:
 Current CPU Blocking $t0
(lw, 796, $t0, 18, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 19/22

Clock Cycle 6569:
 Current CPU Blocking $t0
(lw, 796, $t0, 19, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 20/22

Clock Cycle 6570:
 Current CPU Blocking $t0
(lw, 796, $t0, 20, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 21/22

Clock Cycle 6571:
 Current CPU Blocking $t0
(lw, 796, $t0, 21, 22, 916, )(sw, 1260, 20024, 0, 0, 917, )
Completed 22/22
$t0 = 0
Finished Instruction lw 796 $t0 on Line 916

Clock Cycle 6572:
 Current CPU Blocking $t0
(sw, 1260, 20024, 0, 0, 917, )
Started sw 1260 20024 on Line 917
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3284 0 on Line 918

Clock Cycle 6573:
 Current CPU Blocking 
(sw, 1260, 20024, 1, 12, 917, )(sw, 3284, 0, 0, 0, 918, )
Completed 2/12
DRAM Request(Write) Issued for sw 3840 11768 on Line 919

Clock Cycle 6574:
 Current CPU Blocking 
(sw, 1260, 20024, 2, 12, 917, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 3/12
DRAM Request(Read) Issued for lw 2724 $t3 on Line 920

Clock Cycle 6575:
 Current CPU Blocking 
(sw, 1260, 20024, 3, 12, 917, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 2724, $t3, 0, 0, 920, )
Completed 4/12
DRAM Request(Read) Issued for lw 1504 $t1 on Line 921

Clock Cycle 6576:
 Current CPU Blocking 
(sw, 1260, 20024, 4, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 2724, $t3, 0, 0, 920, )
Completed 5/12

Clock Cycle 6577:
 Current CPU Blocking $t3
(sw, 1260, 20024, 5, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 6/12

Clock Cycle 6578:
 Current CPU Blocking $t3
(sw, 1260, 20024, 6, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 7/12

Clock Cycle 6579:
 Current CPU Blocking $t3
(sw, 1260, 20024, 7, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 8/12

Clock Cycle 6580:
 Current CPU Blocking $t3
(sw, 1260, 20024, 8, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 9/12

Clock Cycle 6581:
 Current CPU Blocking $t3
(sw, 1260, 20024, 9, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 10/12

Clock Cycle 6582:
 Current CPU Blocking $t3
(sw, 1260, 20024, 10, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 11/12

Clock Cycle 6583:
 Current CPU Blocking $t3
(sw, 1260, 20024, 11, 12, 917, )(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 12/12
Finished Instruction sw 1260 20024 on Line 917

Clock Cycle 6584:
 Current CPU Blocking $t3
(lw, 1504, $t1, 0, 0, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Started lw 1504 $t1 on Line 921
Completed 1/2

Clock Cycle 6585:
 Current CPU Blocking $t3
(lw, 1504, $t1, 1, 2, 921, )(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1504 $t1 on Line 921

Clock Cycle 6586:
 Current CPU Blocking $t3
(lw, 2724, $t3, 0, 0, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Started lw 2724 $t3 on Line 920
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6587:
 Current CPU Blocking $t3
(lw, 2724, $t3, 1, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 2/22

Clock Cycle 6588:
 Current CPU Blocking $t3
(lw, 2724, $t3, 2, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 3/22

Clock Cycle 6589:
 Current CPU Blocking $t3
(lw, 2724, $t3, 3, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 4/22

Clock Cycle 6590:
 Current CPU Blocking $t3
(lw, 2724, $t3, 4, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 5/22

Clock Cycle 6591:
 Current CPU Blocking $t3
(lw, 2724, $t3, 5, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 6/22

Clock Cycle 6592:
 Current CPU Blocking $t3
(lw, 2724, $t3, 6, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 7/22

Clock Cycle 6593:
 Current CPU Blocking $t3
(lw, 2724, $t3, 7, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 8/22

Clock Cycle 6594:
 Current CPU Blocking $t3
(lw, 2724, $t3, 8, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 9/22

Clock Cycle 6595:
 Current CPU Blocking $t3
(lw, 2724, $t3, 9, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 10/22
Memory at 1260 = 20024

Clock Cycle 6596:
 Current CPU Blocking $t3
(lw, 2724, $t3, 10, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 11/22

Clock Cycle 6597:
 Current CPU Blocking $t3
(lw, 2724, $t3, 11, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 12/22

Clock Cycle 6598:
 Current CPU Blocking $t3
(lw, 2724, $t3, 12, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 13/22

Clock Cycle 6599:
 Current CPU Blocking $t3
(lw, 2724, $t3, 13, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 14/22

Clock Cycle 6600:
 Current CPU Blocking $t3
(lw, 2724, $t3, 14, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 15/22

Clock Cycle 6601:
 Current CPU Blocking $t3
(lw, 2724, $t3, 15, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 16/22

Clock Cycle 6602:
 Current CPU Blocking $t3
(lw, 2724, $t3, 16, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 17/22

Clock Cycle 6603:
 Current CPU Blocking $t3
(lw, 2724, $t3, 17, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 18/22

Clock Cycle 6604:
 Current CPU Blocking $t3
(lw, 2724, $t3, 18, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 19/22

Clock Cycle 6605:
 Current CPU Blocking $t3
(lw, 2724, $t3, 19, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 20/22

Clock Cycle 6606:
 Current CPU Blocking $t3
(lw, 2724, $t3, 20, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 21/22

Clock Cycle 6607:
 Current CPU Blocking $t3
(lw, 2724, $t3, 21, 22, 920, )(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2724 $t3 on Line 920

Clock Cycle 6608:
 Current CPU Blocking $t3
(sw, 3284, 0, 0, 0, 918, )(sw, 3840, 11768, 0, 0, 919, )
Started sw 3284 0 on Line 918
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 968 $t3 on Line 922

Clock Cycle 6609:
 Current CPU Blocking 
(sw, 3284, 0, 1, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 2/12
addi$t4,$t2,3140
$t4 = 23164

Clock Cycle 6610:
 Current CPU Blocking 
(sw, 3284, 0, 2, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 3/12

Clock Cycle 6611:
 Current CPU Blocking $t3
(sw, 3284, 0, 3, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 4/12

Clock Cycle 6612:
 Current CPU Blocking $t3
(sw, 3284, 0, 4, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 5/12

Clock Cycle 6613:
 Current CPU Blocking $t3
(sw, 3284, 0, 5, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 6/12

Clock Cycle 6614:
 Current CPU Blocking $t3
(sw, 3284, 0, 6, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 7/12

Clock Cycle 6615:
 Current CPU Blocking $t3
(sw, 3284, 0, 7, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 8/12

Clock Cycle 6616:
 Current CPU Blocking $t3
(sw, 3284, 0, 8, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 9/12

Clock Cycle 6617:
 Current CPU Blocking $t3
(sw, 3284, 0, 9, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 10/12

Clock Cycle 6618:
 Current CPU Blocking $t3
(sw, 3284, 0, 10, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 11/12

Clock Cycle 6619:
 Current CPU Blocking $t3
(sw, 3284, 0, 11, 12, 918, )(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 12/12
Finished Instruction sw 3284 0 on Line 918

Clock Cycle 6620:
 Current CPU Blocking $t3
(sw, 3840, 11768, 0, 0, 919, )(lw, 968, $t3, 0, 0, 922, )
Started sw 3840 11768 on Line 919
Completed 1/2

Clock Cycle 6621:
 Current CPU Blocking $t3
(sw, 3840, 11768, 1, 2, 919, )(lw, 968, $t3, 0, 0, 922, )
Completed 2/2
Finished Instruction sw 3840 11768 on Line 919

Clock Cycle 6622:
 Current CPU Blocking $t3
(lw, 968, $t3, 0, 0, 922, )
Started lw 968 $t3 on Line 922
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6623:
 Current CPU Blocking $t3
(lw, 968, $t3, 1, 22, 922, )
Completed 2/22

Clock Cycle 6624:
 Current CPU Blocking $t3
(lw, 968, $t3, 2, 22, 922, )
Completed 3/22

Clock Cycle 6625:
 Current CPU Blocking $t3
(lw, 968, $t3, 3, 22, 922, )
Completed 4/22

Clock Cycle 6626:
 Current CPU Blocking $t3
(lw, 968, $t3, 4, 22, 922, )
Completed 5/22

Clock Cycle 6627:
 Current CPU Blocking $t3
(lw, 968, $t3, 5, 22, 922, )
Completed 6/22

Clock Cycle 6628:
 Current CPU Blocking $t3
(lw, 968, $t3, 6, 22, 922, )
Completed 7/22

Clock Cycle 6629:
 Current CPU Blocking $t3
(lw, 968, $t3, 7, 22, 922, )
Completed 8/22

Clock Cycle 6630:
 Current CPU Blocking $t3
(lw, 968, $t3, 8, 22, 922, )
Completed 9/22

Clock Cycle 6631:
 Current CPU Blocking $t3
(lw, 968, $t3, 9, 22, 922, )
Completed 10/22
Memory at 3284 = 0
Memory at 3840 = 11768

Clock Cycle 6632:
 Current CPU Blocking $t3
(lw, 968, $t3, 10, 22, 922, )
Completed 11/22

Clock Cycle 6633:
 Current CPU Blocking $t3
(lw, 968, $t3, 11, 22, 922, )
Completed 12/22

Clock Cycle 6634:
 Current CPU Blocking $t3
(lw, 968, $t3, 12, 22, 922, )
Completed 13/22

Clock Cycle 6635:
 Current CPU Blocking $t3
(lw, 968, $t3, 13, 22, 922, )
Completed 14/22

Clock Cycle 6636:
 Current CPU Blocking $t3
(lw, 968, $t3, 14, 22, 922, )
Completed 15/22

Clock Cycle 6637:
 Current CPU Blocking $t3
(lw, 968, $t3, 15, 22, 922, )
Completed 16/22

Clock Cycle 6638:
 Current CPU Blocking $t3
(lw, 968, $t3, 16, 22, 922, )
Completed 17/22

Clock Cycle 6639:
 Current CPU Blocking $t3
(lw, 968, $t3, 17, 22, 922, )
Completed 18/22

Clock Cycle 6640:
 Current CPU Blocking $t3
(lw, 968, $t3, 18, 22, 922, )
Completed 19/22

Clock Cycle 6641:
 Current CPU Blocking $t3
(lw, 968, $t3, 19, 22, 922, )
Completed 20/22

Clock Cycle 6642:
 Current CPU Blocking $t3
(lw, 968, $t3, 20, 22, 922, )
Completed 21/22

Clock Cycle 6643:
 Current CPU Blocking $t3
(lw, 968, $t3, 21, 22, 922, )
Completed 22/22
$t3 = 0
Finished Instruction lw 968 $t3 on Line 922

Clock Cycle 6644:
 Current CPU Blocking $t3

addi$t3,$t1,3708
$t3 = 3708

Clock Cycle 6645:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3680 0 on Line 925

Clock Cycle 6646:
 Current CPU Blocking 
(sw, 3680, 0, 0, 0, 925, )
Started sw 3680 0 on Line 925
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t1,812
$t1 = 812

Clock Cycle 6647:
 Current CPU Blocking 
(sw, 3680, 0, 1, 12, 925, )
Completed 2/12
DRAM Request(Write) Issued for sw 3412 0 on Line 927

Clock Cycle 6648:
 Current CPU Blocking 
(sw, 3680, 0, 2, 12, 925, )(sw, 3412, 0, 0, 0, 927, )
Completed 3/12
DRAM Request(Read) Issued for lw 1328 $t0 on Line 928

Clock Cycle 6649:
 Current CPU Blocking 
(sw, 3680, 0, 3, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 4/12
addi$t3,$t1,3836
$t3 = 4648

Clock Cycle 6650:
 Current CPU Blocking 
(sw, 3680, 0, 4, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 5/12

Clock Cycle 6651:
 Current CPU Blocking $t0
(sw, 3680, 0, 5, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 6/12

Clock Cycle 6652:
 Current CPU Blocking $t0
(sw, 3680, 0, 6, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 7/12

Clock Cycle 6653:
 Current CPU Blocking $t0
(sw, 3680, 0, 7, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 8/12

Clock Cycle 6654:
 Current CPU Blocking $t0
(sw, 3680, 0, 8, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 9/12

Clock Cycle 6655:
 Current CPU Blocking $t0
(sw, 3680, 0, 9, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 10/12

Clock Cycle 6656:
 Current CPU Blocking $t0
(sw, 3680, 0, 10, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 11/12

Clock Cycle 6657:
 Current CPU Blocking $t0
(sw, 3680, 0, 11, 12, 925, )(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 12/12
Finished Instruction sw 3680 0 on Line 925

Clock Cycle 6658:
 Current CPU Blocking $t0
(sw, 3412, 0, 0, 0, 927, )(lw, 1328, $t0, 0, 0, 928, )
Started sw 3412 0 on Line 927
Completed 1/2

Clock Cycle 6659:
 Current CPU Blocking $t0
(sw, 3412, 0, 1, 2, 927, )(lw, 1328, $t0, 0, 0, 928, )
Completed 2/2
Finished Instruction sw 3412 0 on Line 927

Clock Cycle 6660:
 Current CPU Blocking $t0
(lw, 1328, $t0, 0, 0, 928, )
Started lw 1328 $t0 on Line 928
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6661:
 Current CPU Blocking $t0
(lw, 1328, $t0, 1, 22, 928, )
Completed 2/22

Clock Cycle 6662:
 Current CPU Blocking $t0
(lw, 1328, $t0, 2, 22, 928, )
Completed 3/22

Clock Cycle 6663:
 Current CPU Blocking $t0
(lw, 1328, $t0, 3, 22, 928, )
Completed 4/22

Clock Cycle 6664:
 Current CPU Blocking $t0
(lw, 1328, $t0, 4, 22, 928, )
Completed 5/22

Clock Cycle 6665:
 Current CPU Blocking $t0
(lw, 1328, $t0, 5, 22, 928, )
Completed 6/22

Clock Cycle 6666:
 Current CPU Blocking $t0
(lw, 1328, $t0, 6, 22, 928, )
Completed 7/22

Clock Cycle 6667:
 Current CPU Blocking $t0
(lw, 1328, $t0, 7, 22, 928, )
Completed 8/22

Clock Cycle 6668:
 Current CPU Blocking $t0
(lw, 1328, $t0, 8, 22, 928, )
Completed 9/22

Clock Cycle 6669:
 Current CPU Blocking $t0
(lw, 1328, $t0, 9, 22, 928, )
Completed 10/22

Clock Cycle 6670:
 Current CPU Blocking $t0
(lw, 1328, $t0, 10, 22, 928, )
Completed 11/22

Clock Cycle 6671:
 Current CPU Blocking $t0
(lw, 1328, $t0, 11, 22, 928, )
Completed 12/22

Clock Cycle 6672:
 Current CPU Blocking $t0
(lw, 1328, $t0, 12, 22, 928, )
Completed 13/22

Clock Cycle 6673:
 Current CPU Blocking $t0
(lw, 1328, $t0, 13, 22, 928, )
Completed 14/22

Clock Cycle 6674:
 Current CPU Blocking $t0
(lw, 1328, $t0, 14, 22, 928, )
Completed 15/22

Clock Cycle 6675:
 Current CPU Blocking $t0
(lw, 1328, $t0, 15, 22, 928, )
Completed 16/22

Clock Cycle 6676:
 Current CPU Blocking $t0
(lw, 1328, $t0, 16, 22, 928, )
Completed 17/22

Clock Cycle 6677:
 Current CPU Blocking $t0
(lw, 1328, $t0, 17, 22, 928, )
Completed 18/22

Clock Cycle 6678:
 Current CPU Blocking $t0
(lw, 1328, $t0, 18, 22, 928, )
Completed 19/22

Clock Cycle 6679:
 Current CPU Blocking $t0
(lw, 1328, $t0, 19, 22, 928, )
Completed 20/22

Clock Cycle 6680:
 Current CPU Blocking $t0
(lw, 1328, $t0, 20, 22, 928, )
Completed 21/22

Clock Cycle 6681:
 Current CPU Blocking $t0
(lw, 1328, $t0, 21, 22, 928, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1328 $t0 on Line 928

Clock Cycle 6682:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 3460 0 on Line 930

Clock Cycle 6683:
 Current CPU Blocking 
(sw, 3460, 0, 0, 0, 930, )
Started sw 3460 0 on Line 930
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 976 $t4 on Line 931

Clock Cycle 6684:
 Current CPU Blocking 
(sw, 3460, 0, 1, 12, 930, )(lw, 976, $t4, 0, 0, 931, )
Completed 2/12
DRAM Request(Read) Issued for lw 1628 $t2 on Line 932

Clock Cycle 6685:
 Current CPU Blocking 
(sw, 3460, 0, 2, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )
Completed 3/12
DRAM Request(Write) Issued for sw 2268 0 on Line 933

Clock Cycle 6686:
 Current CPU Blocking 
(sw, 3460, 0, 3, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )
Completed 4/12
DRAM Request(Read) Issued for lw 912 $t1 on Line 934

Clock Cycle 6687:
 Current CPU Blocking 
(sw, 3460, 0, 4, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )
Completed 5/12
DRAM Request(Write) Issued for sw 1720 4648 on Line 935

Clock Cycle 6688:
 Current CPU Blocking 
(sw, 3460, 0, 5, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 6/12

Clock Cycle 6689:
 Current CPU Blocking $t1
(sw, 3460, 0, 6, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 7/12

Clock Cycle 6690:
 Current CPU Blocking $t1
(sw, 3460, 0, 7, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 8/12

Clock Cycle 6691:
 Current CPU Blocking $t1
(sw, 3460, 0, 8, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 9/12

Clock Cycle 6692:
 Current CPU Blocking $t1
(sw, 3460, 0, 9, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 10/12

Clock Cycle 6693:
 Current CPU Blocking $t1
(sw, 3460, 0, 10, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 11/12

Clock Cycle 6694:
 Current CPU Blocking $t1
(sw, 3460, 0, 11, 12, 930, )(lw, 976, $t4, 0, 0, 931, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(lw, 912, $t1, 0, 0, 934, )(sw, 1720, 4648, 0, 0, 935, )
Completed 12/12
Finished Instruction sw 3460 0 on Line 930

Clock Cycle 6695:
 Current CPU Blocking $t1
(lw, 976, $t4, 0, 0, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Started lw 976 $t4 on Line 931
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6696:
 Current CPU Blocking $t1
(lw, 976, $t4, 1, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 2/22

Clock Cycle 6697:
 Current CPU Blocking $t1
(lw, 976, $t4, 2, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 3/22

Clock Cycle 6698:
 Current CPU Blocking $t1
(lw, 976, $t4, 3, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 4/22

Clock Cycle 6699:
 Current CPU Blocking $t1
(lw, 976, $t4, 4, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 5/22

Clock Cycle 6700:
 Current CPU Blocking $t1
(lw, 976, $t4, 5, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 6/22

Clock Cycle 6701:
 Current CPU Blocking $t1
(lw, 976, $t4, 6, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 7/22

Clock Cycle 6702:
 Current CPU Blocking $t1
(lw, 976, $t4, 7, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 8/22

Clock Cycle 6703:
 Current CPU Blocking $t1
(lw, 976, $t4, 8, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 9/22

Clock Cycle 6704:
 Current CPU Blocking $t1
(lw, 976, $t4, 9, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 10/22

Clock Cycle 6705:
 Current CPU Blocking $t1
(lw, 976, $t4, 10, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 11/22

Clock Cycle 6706:
 Current CPU Blocking $t1
(lw, 976, $t4, 11, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 12/22

Clock Cycle 6707:
 Current CPU Blocking $t1
(lw, 976, $t4, 12, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 13/22

Clock Cycle 6708:
 Current CPU Blocking $t1
(lw, 976, $t4, 13, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 14/22

Clock Cycle 6709:
 Current CPU Blocking $t1
(lw, 976, $t4, 14, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 15/22

Clock Cycle 6710:
 Current CPU Blocking $t1
(lw, 976, $t4, 15, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 16/22

Clock Cycle 6711:
 Current CPU Blocking $t1
(lw, 976, $t4, 16, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 17/22

Clock Cycle 6712:
 Current CPU Blocking $t1
(lw, 976, $t4, 17, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 18/22

Clock Cycle 6713:
 Current CPU Blocking $t1
(lw, 976, $t4, 18, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 19/22

Clock Cycle 6714:
 Current CPU Blocking $t1
(lw, 976, $t4, 19, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 20/22

Clock Cycle 6715:
 Current CPU Blocking $t1
(lw, 976, $t4, 20, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 21/22

Clock Cycle 6716:
 Current CPU Blocking $t1
(lw, 976, $t4, 21, 22, 931, )(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 22/22
$t4 = 0
Finished Instruction lw 976 $t4 on Line 931

Clock Cycle 6717:
 Current CPU Blocking $t1
(lw, 912, $t1, 0, 0, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Started lw 912 $t1 on Line 934
Completed 1/2

Clock Cycle 6718:
 Current CPU Blocking $t1
(lw, 912, $t1, 1, 2, 934, )(lw, 1628, $t2, 0, 0, 932, )(sw, 2268, 0, 0, 0, 933, )(sw, 1720, 4648, 0, 0, 935, )
Completed 2/2
$t1 = 0
Finished Instruction lw 912 $t1 on Line 934

Clock Cycle 6719:
 Current CPU Blocking $t1
(lw, 1628, $t2, 0, 0, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Started lw 1628 $t2 on Line 932
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6720:
 Current CPU Blocking $t2
(lw, 1628, $t2, 1, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 2/12

Clock Cycle 6721:
 Current CPU Blocking $t2
(lw, 1628, $t2, 2, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 3/12

Clock Cycle 6722:
 Current CPU Blocking $t2
(lw, 1628, $t2, 3, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 4/12

Clock Cycle 6723:
 Current CPU Blocking $t2
(lw, 1628, $t2, 4, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 5/12

Clock Cycle 6724:
 Current CPU Blocking $t2
(lw, 1628, $t2, 5, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 6/12

Clock Cycle 6725:
 Current CPU Blocking $t2
(lw, 1628, $t2, 6, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 7/12

Clock Cycle 6726:
 Current CPU Blocking $t2
(lw, 1628, $t2, 7, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 8/12

Clock Cycle 6727:
 Current CPU Blocking $t2
(lw, 1628, $t2, 8, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 9/12

Clock Cycle 6728:
 Current CPU Blocking $t2
(lw, 1628, $t2, 9, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 10/12

Clock Cycle 6729:
 Current CPU Blocking $t2
(lw, 1628, $t2, 10, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 11/12

Clock Cycle 6730:
 Current CPU Blocking $t2
(lw, 1628, $t2, 11, 12, 932, )(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1628 $t2 on Line 932

Clock Cycle 6731:
 Current CPU Blocking $t2
(sw, 1720, 4648, 0, 0, 935, )(sw, 2268, 0, 0, 0, 933, )
Started sw 1720 4648 on Line 935
Completed 1/2
addi$t1,$t2,2696
$t1 = 2696

Clock Cycle 6732:
 Current CPU Blocking 
(sw, 1720, 4648, 1, 2, 935, )(sw, 2268, 0, 0, 0, 933, )
Completed 2/2
Finished Instruction sw 1720 4648 on Line 935
DRAM Request(Write) Issued for sw 3820 4648 on Line 937

Clock Cycle 6733:
 Current CPU Blocking 
(sw, 2268, 0, 0, 0, 933, )(sw, 3820, 4648, 0, 0, 937, )
Started sw 2268 0 on Line 933
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 424 4648 on Line 938

Clock Cycle 6734:
 Current CPU Blocking 
(sw, 2268, 0, 1, 22, 933, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 2/22
addi$t4,$t1,2252
$t4 = 4948

Clock Cycle 6735:
 Current CPU Blocking 
(sw, 2268, 0, 2, 22, 933, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 3/22
DRAM Request(Read) Issued for lw 1136 $t1 on Line 940

Clock Cycle 6736:
 Current CPU Blocking 
(sw, 2268, 0, 3, 22, 933, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )(lw, 1136, $t1, 0, 0, 940, )
Completed 4/22

Clock Cycle 6737:
 Current CPU Blocking $t1
(sw, 2268, 0, 4, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 5/22

Clock Cycle 6738:
 Current CPU Blocking $t1
(sw, 2268, 0, 5, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 6/22

Clock Cycle 6739:
 Current CPU Blocking $t1
(sw, 2268, 0, 6, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 7/22

Clock Cycle 6740:
 Current CPU Blocking $t1
(sw, 2268, 0, 7, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 8/22

Clock Cycle 6741:
 Current CPU Blocking $t1
(sw, 2268, 0, 8, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 9/22

Clock Cycle 6742:
 Current CPU Blocking $t1
(sw, 2268, 0, 9, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 10/22
Memory at 1720 = 4648

Clock Cycle 6743:
 Current CPU Blocking $t1
(sw, 2268, 0, 10, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 11/22

Clock Cycle 6744:
 Current CPU Blocking $t1
(sw, 2268, 0, 11, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 12/22

Clock Cycle 6745:
 Current CPU Blocking $t1
(sw, 2268, 0, 12, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 13/22

Clock Cycle 6746:
 Current CPU Blocking $t1
(sw, 2268, 0, 13, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 14/22

Clock Cycle 6747:
 Current CPU Blocking $t1
(sw, 2268, 0, 14, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 15/22

Clock Cycle 6748:
 Current CPU Blocking $t1
(sw, 2268, 0, 15, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 16/22

Clock Cycle 6749:
 Current CPU Blocking $t1
(sw, 2268, 0, 16, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 17/22

Clock Cycle 6750:
 Current CPU Blocking $t1
(sw, 2268, 0, 17, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 18/22

Clock Cycle 6751:
 Current CPU Blocking $t1
(sw, 2268, 0, 18, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 19/22

Clock Cycle 6752:
 Current CPU Blocking $t1
(sw, 2268, 0, 19, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 20/22

Clock Cycle 6753:
 Current CPU Blocking $t1
(sw, 2268, 0, 20, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 21/22

Clock Cycle 6754:
 Current CPU Blocking $t1
(sw, 2268, 0, 21, 22, 933, )(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 22/22
Finished Instruction sw 2268 0 on Line 933

Clock Cycle 6755:
 Current CPU Blocking $t1
(lw, 1136, $t1, 0, 0, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Started lw 1136 $t1 on Line 940
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6756:
 Current CPU Blocking $t1
(lw, 1136, $t1, 1, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 2/22

Clock Cycle 6757:
 Current CPU Blocking $t1
(lw, 1136, $t1, 2, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 3/22

Clock Cycle 6758:
 Current CPU Blocking $t1
(lw, 1136, $t1, 3, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 4/22

Clock Cycle 6759:
 Current CPU Blocking $t1
(lw, 1136, $t1, 4, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 5/22

Clock Cycle 6760:
 Current CPU Blocking $t1
(lw, 1136, $t1, 5, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 6/22

Clock Cycle 6761:
 Current CPU Blocking $t1
(lw, 1136, $t1, 6, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 7/22

Clock Cycle 6762:
 Current CPU Blocking $t1
(lw, 1136, $t1, 7, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 8/22

Clock Cycle 6763:
 Current CPU Blocking $t1
(lw, 1136, $t1, 8, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 9/22

Clock Cycle 6764:
 Current CPU Blocking $t1
(lw, 1136, $t1, 9, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 10/22

Clock Cycle 6765:
 Current CPU Blocking $t1
(lw, 1136, $t1, 10, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 11/22

Clock Cycle 6766:
 Current CPU Blocking $t1
(lw, 1136, $t1, 11, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 12/22

Clock Cycle 6767:
 Current CPU Blocking $t1
(lw, 1136, $t1, 12, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 13/22

Clock Cycle 6768:
 Current CPU Blocking $t1
(lw, 1136, $t1, 13, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 14/22

Clock Cycle 6769:
 Current CPU Blocking $t1
(lw, 1136, $t1, 14, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 15/22

Clock Cycle 6770:
 Current CPU Blocking $t1
(lw, 1136, $t1, 15, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 16/22

Clock Cycle 6771:
 Current CPU Blocking $t1
(lw, 1136, $t1, 16, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 17/22

Clock Cycle 6772:
 Current CPU Blocking $t1
(lw, 1136, $t1, 17, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 18/22

Clock Cycle 6773:
 Current CPU Blocking $t1
(lw, 1136, $t1, 18, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 19/22

Clock Cycle 6774:
 Current CPU Blocking $t1
(lw, 1136, $t1, 19, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 20/22

Clock Cycle 6775:
 Current CPU Blocking $t1
(lw, 1136, $t1, 20, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 21/22

Clock Cycle 6776:
 Current CPU Blocking $t1
(lw, 1136, $t1, 21, 22, 940, )(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1136 $t1 on Line 940

Clock Cycle 6777:
 Current CPU Blocking $t1
(sw, 3820, 4648, 0, 0, 937, )(sw, 424, 4648, 0, 0, 938, )
Started sw 3820 4648 on Line 937
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t1,796
$t0 = 796

Clock Cycle 6778:
 Current CPU Blocking 
(sw, 3820, 4648, 1, 12, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 2/12
addi$t4,$t0,820
$t4 = 1616

Clock Cycle 6779:
 Current CPU Blocking 
(sw, 3820, 4648, 2, 12, 937, )(sw, 424, 4648, 0, 0, 938, )
Completed 3/12
DRAM Request(Write) Issued for sw 3656 1616 on Line 943

Clock Cycle 6780:
 Current CPU Blocking 
(sw, 3820, 4648, 3, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )
Completed 4/12
DRAM Request(Read) Issued for lw 692 $t0 on Line 944

Clock Cycle 6781:
 Current CPU Blocking 
(sw, 3820, 4648, 4, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 5/12

Clock Cycle 6782:
 Current CPU Blocking $t0
(sw, 3820, 4648, 5, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 6/12

Clock Cycle 6783:
 Current CPU Blocking $t0
(sw, 3820, 4648, 6, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 7/12

Clock Cycle 6784:
 Current CPU Blocking $t0
(sw, 3820, 4648, 7, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 8/12

Clock Cycle 6785:
 Current CPU Blocking $t0
(sw, 3820, 4648, 8, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 9/12

Clock Cycle 6786:
 Current CPU Blocking $t0
(sw, 3820, 4648, 9, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 10/12

Clock Cycle 6787:
 Current CPU Blocking $t0
(sw, 3820, 4648, 10, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 11/12

Clock Cycle 6788:
 Current CPU Blocking $t0
(sw, 3820, 4648, 11, 12, 937, )(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 12/12
Finished Instruction sw 3820 4648 on Line 937

Clock Cycle 6789:
 Current CPU Blocking $t0
(sw, 3656, 1616, 0, 0, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Started sw 3656 1616 on Line 943
Completed 1/2

Clock Cycle 6790:
 Current CPU Blocking $t0
(sw, 3656, 1616, 1, 2, 943, )(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 2/2
Finished Instruction sw 3656 1616 on Line 943

Clock Cycle 6791:
 Current CPU Blocking $t0
(sw, 424, 4648, 0, 0, 938, )(lw, 692, $t0, 0, 0, 944, )
Started sw 424 4648 on Line 938
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6792:
 Current CPU Blocking $t0
(sw, 424, 4648, 1, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 2/22

Clock Cycle 6793:
 Current CPU Blocking $t0
(sw, 424, 4648, 2, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 3/22

Clock Cycle 6794:
 Current CPU Blocking $t0
(sw, 424, 4648, 3, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 4/22

Clock Cycle 6795:
 Current CPU Blocking $t0
(sw, 424, 4648, 4, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 5/22

Clock Cycle 6796:
 Current CPU Blocking $t0
(sw, 424, 4648, 5, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 6/22

Clock Cycle 6797:
 Current CPU Blocking $t0
(sw, 424, 4648, 6, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 7/22

Clock Cycle 6798:
 Current CPU Blocking $t0
(sw, 424, 4648, 7, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 8/22

Clock Cycle 6799:
 Current CPU Blocking $t0
(sw, 424, 4648, 8, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 9/22

Clock Cycle 6800:
 Current CPU Blocking $t0
(sw, 424, 4648, 9, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 10/22
Memory at 3656 = 1616
Memory at 3820 = 4648

Clock Cycle 6801:
 Current CPU Blocking $t0
(sw, 424, 4648, 10, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 11/22

Clock Cycle 6802:
 Current CPU Blocking $t0
(sw, 424, 4648, 11, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 12/22

Clock Cycle 6803:
 Current CPU Blocking $t0
(sw, 424, 4648, 12, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 13/22

Clock Cycle 6804:
 Current CPU Blocking $t0
(sw, 424, 4648, 13, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 14/22

Clock Cycle 6805:
 Current CPU Blocking $t0
(sw, 424, 4648, 14, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 15/22

Clock Cycle 6806:
 Current CPU Blocking $t0
(sw, 424, 4648, 15, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 16/22

Clock Cycle 6807:
 Current CPU Blocking $t0
(sw, 424, 4648, 16, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 17/22

Clock Cycle 6808:
 Current CPU Blocking $t0
(sw, 424, 4648, 17, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 18/22

Clock Cycle 6809:
 Current CPU Blocking $t0
(sw, 424, 4648, 18, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 19/22

Clock Cycle 6810:
 Current CPU Blocking $t0
(sw, 424, 4648, 19, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 20/22

Clock Cycle 6811:
 Current CPU Blocking $t0
(sw, 424, 4648, 20, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 21/22

Clock Cycle 6812:
 Current CPU Blocking $t0
(sw, 424, 4648, 21, 22, 938, )(lw, 692, $t0, 0, 0, 944, )
Completed 22/22
Finished Instruction sw 424 4648 on Line 938

Clock Cycle 6813:
 Current CPU Blocking $t0
(lw, 692, $t0, 0, 0, 944, )
Started lw 692 $t0 on Line 944
Completed 1/2

Clock Cycle 6814:
 Current CPU Blocking $t0
(lw, 692, $t0, 1, 2, 944, )
Completed 2/2
$t0 = 0
Finished Instruction lw 692 $t0 on Line 944

Clock Cycle 6815:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1232 0 on Line 945

Clock Cycle 6816:
 Current CPU Blocking 
(sw, 1232, 0, 0, 0, 945, )
Started sw 1232 0 on Line 945
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1280 $t3 on Line 946

Clock Cycle 6817:
 Current CPU Blocking 
(sw, 1232, 0, 1, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 2/22

Clock Cycle 6818:
 Current CPU Blocking $t3
(sw, 1232, 0, 2, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 3/22

Clock Cycle 6819:
 Current CPU Blocking $t3
(sw, 1232, 0, 3, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 4/22

Clock Cycle 6820:
 Current CPU Blocking $t3
(sw, 1232, 0, 4, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 5/22

Clock Cycle 6821:
 Current CPU Blocking $t3
(sw, 1232, 0, 5, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 6/22

Clock Cycle 6822:
 Current CPU Blocking $t3
(sw, 1232, 0, 6, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 7/22

Clock Cycle 6823:
 Current CPU Blocking $t3
(sw, 1232, 0, 7, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 8/22

Clock Cycle 6824:
 Current CPU Blocking $t3
(sw, 1232, 0, 8, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 9/22

Clock Cycle 6825:
 Current CPU Blocking $t3
(sw, 1232, 0, 9, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 10/22
Memory at 424 = 4648

Clock Cycle 6826:
 Current CPU Blocking $t3
(sw, 1232, 0, 10, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 11/22

Clock Cycle 6827:
 Current CPU Blocking $t3
(sw, 1232, 0, 11, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 12/22

Clock Cycle 6828:
 Current CPU Blocking $t3
(sw, 1232, 0, 12, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 13/22

Clock Cycle 6829:
 Current CPU Blocking $t3
(sw, 1232, 0, 13, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 14/22

Clock Cycle 6830:
 Current CPU Blocking $t3
(sw, 1232, 0, 14, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 15/22

Clock Cycle 6831:
 Current CPU Blocking $t3
(sw, 1232, 0, 15, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 16/22

Clock Cycle 6832:
 Current CPU Blocking $t3
(sw, 1232, 0, 16, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 17/22

Clock Cycle 6833:
 Current CPU Blocking $t3
(sw, 1232, 0, 17, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 18/22

Clock Cycle 6834:
 Current CPU Blocking $t3
(sw, 1232, 0, 18, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 19/22

Clock Cycle 6835:
 Current CPU Blocking $t3
(sw, 1232, 0, 19, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 20/22

Clock Cycle 6836:
 Current CPU Blocking $t3
(sw, 1232, 0, 20, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 21/22

Clock Cycle 6837:
 Current CPU Blocking $t3
(sw, 1232, 0, 21, 22, 945, )(lw, 1280, $t3, 0, 0, 946, )
Completed 22/22
Finished Instruction sw 1232 0 on Line 945

Clock Cycle 6838:
 Current CPU Blocking $t3
(lw, 1280, $t3, 0, 0, 946, )
Started lw 1280 $t3 on Line 946
Completed 1/2

Clock Cycle 6839:
 Current CPU Blocking $t3
(lw, 1280, $t3, 1, 2, 946, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1280 $t3 on Line 946

Clock Cycle 6840:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 2640 0 on Line 947

Clock Cycle 6841:
 Current CPU Blocking 
(sw, 2640, 0, 0, 0, 947, )
Started sw 2640 0 on Line 947
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 344 $t1 on Line 948

Clock Cycle 6842:
 Current CPU Blocking 
(sw, 2640, 0, 1, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 2/22

Clock Cycle 6843:
 Current CPU Blocking $t1
(sw, 2640, 0, 2, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 3/22

Clock Cycle 6844:
 Current CPU Blocking $t1
(sw, 2640, 0, 3, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 4/22

Clock Cycle 6845:
 Current CPU Blocking $t1
(sw, 2640, 0, 4, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 5/22

Clock Cycle 6846:
 Current CPU Blocking $t1
(sw, 2640, 0, 5, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 6/22

Clock Cycle 6847:
 Current CPU Blocking $t1
(sw, 2640, 0, 6, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 7/22

Clock Cycle 6848:
 Current CPU Blocking $t1
(sw, 2640, 0, 7, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 8/22

Clock Cycle 6849:
 Current CPU Blocking $t1
(sw, 2640, 0, 8, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 9/22

Clock Cycle 6850:
 Current CPU Blocking $t1
(sw, 2640, 0, 9, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 10/22

Clock Cycle 6851:
 Current CPU Blocking $t1
(sw, 2640, 0, 10, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 11/22

Clock Cycle 6852:
 Current CPU Blocking $t1
(sw, 2640, 0, 11, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 12/22

Clock Cycle 6853:
 Current CPU Blocking $t1
(sw, 2640, 0, 12, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 13/22

Clock Cycle 6854:
 Current CPU Blocking $t1
(sw, 2640, 0, 13, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 14/22

Clock Cycle 6855:
 Current CPU Blocking $t1
(sw, 2640, 0, 14, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 15/22

Clock Cycle 6856:
 Current CPU Blocking $t1
(sw, 2640, 0, 15, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 16/22

Clock Cycle 6857:
 Current CPU Blocking $t1
(sw, 2640, 0, 16, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 17/22

Clock Cycle 6858:
 Current CPU Blocking $t1
(sw, 2640, 0, 17, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 18/22

Clock Cycle 6859:
 Current CPU Blocking $t1
(sw, 2640, 0, 18, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 19/22

Clock Cycle 6860:
 Current CPU Blocking $t1
(sw, 2640, 0, 19, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 20/22

Clock Cycle 6861:
 Current CPU Blocking $t1
(sw, 2640, 0, 20, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 21/22

Clock Cycle 6862:
 Current CPU Blocking $t1
(sw, 2640, 0, 21, 22, 947, )(lw, 344, $t1, 0, 0, 948, )
Completed 22/22
Finished Instruction sw 2640 0 on Line 947

Clock Cycle 6863:
 Current CPU Blocking $t1
(lw, 344, $t1, 0, 0, 948, )
Started lw 344 $t1 on Line 948
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6864:
 Current CPU Blocking $t1
(lw, 344, $t1, 1, 22, 948, )
Completed 2/22

Clock Cycle 6865:
 Current CPU Blocking $t1
(lw, 344, $t1, 2, 22, 948, )
Completed 3/22

Clock Cycle 6866:
 Current CPU Blocking $t1
(lw, 344, $t1, 3, 22, 948, )
Completed 4/22

Clock Cycle 6867:
 Current CPU Blocking $t1
(lw, 344, $t1, 4, 22, 948, )
Completed 5/22

Clock Cycle 6868:
 Current CPU Blocking $t1
(lw, 344, $t1, 5, 22, 948, )
Completed 6/22

Clock Cycle 6869:
 Current CPU Blocking $t1
(lw, 344, $t1, 6, 22, 948, )
Completed 7/22

Clock Cycle 6870:
 Current CPU Blocking $t1
(lw, 344, $t1, 7, 22, 948, )
Completed 8/22

Clock Cycle 6871:
 Current CPU Blocking $t1
(lw, 344, $t1, 8, 22, 948, )
Completed 9/22

Clock Cycle 6872:
 Current CPU Blocking $t1
(lw, 344, $t1, 9, 22, 948, )
Completed 10/22

Clock Cycle 6873:
 Current CPU Blocking $t1
(lw, 344, $t1, 10, 22, 948, )
Completed 11/22

Clock Cycle 6874:
 Current CPU Blocking $t1
(lw, 344, $t1, 11, 22, 948, )
Completed 12/22

Clock Cycle 6875:
 Current CPU Blocking $t1
(lw, 344, $t1, 12, 22, 948, )
Completed 13/22

Clock Cycle 6876:
 Current CPU Blocking $t1
(lw, 344, $t1, 13, 22, 948, )
Completed 14/22

Clock Cycle 6877:
 Current CPU Blocking $t1
(lw, 344, $t1, 14, 22, 948, )
Completed 15/22

Clock Cycle 6878:
 Current CPU Blocking $t1
(lw, 344, $t1, 15, 22, 948, )
Completed 16/22

Clock Cycle 6879:
 Current CPU Blocking $t1
(lw, 344, $t1, 16, 22, 948, )
Completed 17/22

Clock Cycle 6880:
 Current CPU Blocking $t1
(lw, 344, $t1, 17, 22, 948, )
Completed 18/22

Clock Cycle 6881:
 Current CPU Blocking $t1
(lw, 344, $t1, 18, 22, 948, )
Completed 19/22

Clock Cycle 6882:
 Current CPU Blocking $t1
(lw, 344, $t1, 19, 22, 948, )
Completed 20/22

Clock Cycle 6883:
 Current CPU Blocking $t1
(lw, 344, $t1, 20, 22, 948, )
Completed 21/22

Clock Cycle 6884:
 Current CPU Blocking $t1
(lw, 344, $t1, 21, 22, 948, )
Completed 22/22
$t1 = 3320
Finished Instruction lw 344 $t1 on Line 948

Clock Cycle 6885:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 3392 3320 on Line 949

Clock Cycle 6886:
 Current CPU Blocking 
(sw, 3392, 3320, 0, 0, 949, )
Started sw 3392 3320 on Line 949
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3252 1616 on Line 950

Clock Cycle 6887:
 Current CPU Blocking 
(sw, 3392, 3320, 1, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )
Completed 2/12
DRAM Request(Write) Issued for sw 3948 0 on Line 951

Clock Cycle 6888:
 Current CPU Blocking 
(sw, 3392, 3320, 2, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )
Completed 3/12
addi$t3,$t2,584
$t3 = 584

Clock Cycle 6889:
 Current CPU Blocking 
(sw, 3392, 3320, 3, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )
Completed 4/12
DRAM Request(Read) Issued for lw 2416 $t3 on Line 953

Clock Cycle 6890:
 Current CPU Blocking 
(sw, 3392, 3320, 4, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )
Completed 5/12
DRAM Request(Read) Issued for lw 2456 $t2 on Line 954

Clock Cycle 6891:
 Current CPU Blocking 
(sw, 3392, 3320, 5, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 6/12

Clock Cycle 6892:
 Current CPU Blocking $t3
(sw, 3392, 3320, 6, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 7/12

Clock Cycle 6893:
 Current CPU Blocking $t3
(sw, 3392, 3320, 7, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 8/12

Clock Cycle 6894:
 Current CPU Blocking $t3
(sw, 3392, 3320, 8, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 9/12

Clock Cycle 6895:
 Current CPU Blocking $t3
(sw, 3392, 3320, 9, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 10/12

Clock Cycle 6896:
 Current CPU Blocking $t3
(sw, 3392, 3320, 10, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 11/12

Clock Cycle 6897:
 Current CPU Blocking $t3
(sw, 3392, 3320, 11, 12, 949, )(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 12/12
Finished Instruction sw 3392 3320 on Line 949

Clock Cycle 6898:
 Current CPU Blocking $t3
(sw, 3252, 1616, 0, 0, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Started sw 3252 1616 on Line 950
Completed 1/2

Clock Cycle 6899:
 Current CPU Blocking $t3
(sw, 3252, 1616, 1, 2, 950, )(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 2/2
Finished Instruction sw 3252 1616 on Line 950

Clock Cycle 6900:
 Current CPU Blocking $t3
(sw, 3948, 0, 0, 0, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Started sw 3948 0 on Line 951
Completed 1/2

Clock Cycle 6901:
 Current CPU Blocking $t3
(sw, 3948, 0, 1, 2, 951, )(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 2/2
Finished Instruction sw 3948 0 on Line 951

Clock Cycle 6902:
 Current CPU Blocking $t3
(lw, 2416, $t3, 0, 0, 953, )(lw, 2456, $t2, 0, 0, 954, )
Started lw 2416 $t3 on Line 953
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6903:
 Current CPU Blocking $t3
(lw, 2416, $t3, 1, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 2/22

Clock Cycle 6904:
 Current CPU Blocking $t3
(lw, 2416, $t3, 2, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 3/22

Clock Cycle 6905:
 Current CPU Blocking $t3
(lw, 2416, $t3, 3, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 4/22

Clock Cycle 6906:
 Current CPU Blocking $t3
(lw, 2416, $t3, 4, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 5/22

Clock Cycle 6907:
 Current CPU Blocking $t3
(lw, 2416, $t3, 5, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 6/22

Clock Cycle 6908:
 Current CPU Blocking $t3
(lw, 2416, $t3, 6, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 7/22

Clock Cycle 6909:
 Current CPU Blocking $t3
(lw, 2416, $t3, 7, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 8/22

Clock Cycle 6910:
 Current CPU Blocking $t3
(lw, 2416, $t3, 8, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 9/22

Clock Cycle 6911:
 Current CPU Blocking $t3
(lw, 2416, $t3, 9, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 10/22
Memory at 3252 = 1616
Memory at 3392 = 3320

Clock Cycle 6912:
 Current CPU Blocking $t3
(lw, 2416, $t3, 10, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 11/22

Clock Cycle 6913:
 Current CPU Blocking $t3
(lw, 2416, $t3, 11, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 12/22

Clock Cycle 6914:
 Current CPU Blocking $t3
(lw, 2416, $t3, 12, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 13/22

Clock Cycle 6915:
 Current CPU Blocking $t3
(lw, 2416, $t3, 13, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 14/22

Clock Cycle 6916:
 Current CPU Blocking $t3
(lw, 2416, $t3, 14, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 15/22

Clock Cycle 6917:
 Current CPU Blocking $t3
(lw, 2416, $t3, 15, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 16/22

Clock Cycle 6918:
 Current CPU Blocking $t3
(lw, 2416, $t3, 16, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 17/22

Clock Cycle 6919:
 Current CPU Blocking $t3
(lw, 2416, $t3, 17, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 18/22

Clock Cycle 6920:
 Current CPU Blocking $t3
(lw, 2416, $t3, 18, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 19/22

Clock Cycle 6921:
 Current CPU Blocking $t3
(lw, 2416, $t3, 19, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 20/22

Clock Cycle 6922:
 Current CPU Blocking $t3
(lw, 2416, $t3, 20, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 21/22

Clock Cycle 6923:
 Current CPU Blocking $t3
(lw, 2416, $t3, 21, 22, 953, )(lw, 2456, $t2, 0, 0, 954, )
Completed 22/22
$t3 = 16868
Finished Instruction lw 2416 $t3 on Line 953

Clock Cycle 6924:
 Current CPU Blocking $t3
(lw, 2456, $t2, 0, 0, 954, )
Started lw 2456 $t2 on Line 954
Completed 1/2
DRAM Request(Write) Issued for sw 3484 16868 on Line 955

Clock Cycle 6925:
 Current CPU Blocking 
(lw, 2456, $t2, 1, 2, 954, )(sw, 3484, 16868, 0, 0, 955, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2456 $t2 on Line 954
addi$t4,$t0,2104
$t4 = 2104

Clock Cycle 6926:
 Current CPU Blocking 
(sw, 3484, 16868, 0, 0, 955, )
Started sw 3484 16868 on Line 955
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1384 $t1 on Line 957

Clock Cycle 6927:
 Current CPU Blocking 
(sw, 3484, 16868, 1, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 2/12

Clock Cycle 6928:
 Current CPU Blocking $t1
(sw, 3484, 16868, 2, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 3/12

Clock Cycle 6929:
 Current CPU Blocking $t1
(sw, 3484, 16868, 3, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 4/12

Clock Cycle 6930:
 Current CPU Blocking $t1
(sw, 3484, 16868, 4, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 5/12

Clock Cycle 6931:
 Current CPU Blocking $t1
(sw, 3484, 16868, 5, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 6/12

Clock Cycle 6932:
 Current CPU Blocking $t1
(sw, 3484, 16868, 6, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 7/12

Clock Cycle 6933:
 Current CPU Blocking $t1
(sw, 3484, 16868, 7, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 8/12

Clock Cycle 6934:
 Current CPU Blocking $t1
(sw, 3484, 16868, 8, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 9/12

Clock Cycle 6935:
 Current CPU Blocking $t1
(sw, 3484, 16868, 9, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 10/12

Clock Cycle 6936:
 Current CPU Blocking $t1
(sw, 3484, 16868, 10, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 11/12

Clock Cycle 6937:
 Current CPU Blocking $t1
(sw, 3484, 16868, 11, 12, 955, )(lw, 1384, $t1, 0, 0, 957, )
Completed 12/12
Finished Instruction sw 3484 16868 on Line 955

Clock Cycle 6938:
 Current CPU Blocking $t1
(lw, 1384, $t1, 0, 0, 957, )
Started lw 1384 $t1 on Line 957
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6939:
 Current CPU Blocking $t1
(lw, 1384, $t1, 1, 22, 957, )
Completed 2/22

Clock Cycle 6940:
 Current CPU Blocking $t1
(lw, 1384, $t1, 2, 22, 957, )
Completed 3/22

Clock Cycle 6941:
 Current CPU Blocking $t1
(lw, 1384, $t1, 3, 22, 957, )
Completed 4/22

Clock Cycle 6942:
 Current CPU Blocking $t1
(lw, 1384, $t1, 4, 22, 957, )
Completed 5/22

Clock Cycle 6943:
 Current CPU Blocking $t1
(lw, 1384, $t1, 5, 22, 957, )
Completed 6/22

Clock Cycle 6944:
 Current CPU Blocking $t1
(lw, 1384, $t1, 6, 22, 957, )
Completed 7/22

Clock Cycle 6945:
 Current CPU Blocking $t1
(lw, 1384, $t1, 7, 22, 957, )
Completed 8/22

Clock Cycle 6946:
 Current CPU Blocking $t1
(lw, 1384, $t1, 8, 22, 957, )
Completed 9/22

Clock Cycle 6947:
 Current CPU Blocking $t1
(lw, 1384, $t1, 9, 22, 957, )
Completed 10/22
Memory at 3484 = 16868

Clock Cycle 6948:
 Current CPU Blocking $t1
(lw, 1384, $t1, 10, 22, 957, )
Completed 11/22

Clock Cycle 6949:
 Current CPU Blocking $t1
(lw, 1384, $t1, 11, 22, 957, )
Completed 12/22

Clock Cycle 6950:
 Current CPU Blocking $t1
(lw, 1384, $t1, 12, 22, 957, )
Completed 13/22

Clock Cycle 6951:
 Current CPU Blocking $t1
(lw, 1384, $t1, 13, 22, 957, )
Completed 14/22

Clock Cycle 6952:
 Current CPU Blocking $t1
(lw, 1384, $t1, 14, 22, 957, )
Completed 15/22

Clock Cycle 6953:
 Current CPU Blocking $t1
(lw, 1384, $t1, 15, 22, 957, )
Completed 16/22

Clock Cycle 6954:
 Current CPU Blocking $t1
(lw, 1384, $t1, 16, 22, 957, )
Completed 17/22

Clock Cycle 6955:
 Current CPU Blocking $t1
(lw, 1384, $t1, 17, 22, 957, )
Completed 18/22

Clock Cycle 6956:
 Current CPU Blocking $t1
(lw, 1384, $t1, 18, 22, 957, )
Completed 19/22

Clock Cycle 6957:
 Current CPU Blocking $t1
(lw, 1384, $t1, 19, 22, 957, )
Completed 20/22

Clock Cycle 6958:
 Current CPU Blocking $t1
(lw, 1384, $t1, 20, 22, 957, )
Completed 21/22

Clock Cycle 6959:
 Current CPU Blocking $t1
(lw, 1384, $t1, 21, 22, 957, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1384 $t1 on Line 957

Clock Cycle 6960:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 2880 0 on Line 958

Clock Cycle 6961:
 Current CPU Blocking 
(sw, 2880, 0, 0, 0, 958, )
Started sw 2880 0 on Line 958
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2320 $t0 on Line 959

Clock Cycle 6962:
 Current CPU Blocking 
(sw, 2880, 0, 1, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )
Completed 2/12
addi$t1,$t2,3308
$t1 = 3308

Clock Cycle 6963:
 Current CPU Blocking 
(sw, 2880, 0, 2, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )
Completed 3/12
DRAM Request(Read) Issued for lw 2364 $t2 on Line 961

Clock Cycle 6964:
 Current CPU Blocking 
(sw, 2880, 0, 3, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )
Completed 4/12
DRAM Request(Write) Issued for sw 1296 3308 on Line 962

Clock Cycle 6965:
 Current CPU Blocking 
(sw, 2880, 0, 4, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 5/12

Clock Cycle 6966:
 Current CPU Blocking $t0
(sw, 2880, 0, 5, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 6/12

Clock Cycle 6967:
 Current CPU Blocking $t0
(sw, 2880, 0, 6, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 7/12

Clock Cycle 6968:
 Current CPU Blocking $t0
(sw, 2880, 0, 7, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 8/12

Clock Cycle 6969:
 Current CPU Blocking $t0
(sw, 2880, 0, 8, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 9/12

Clock Cycle 6970:
 Current CPU Blocking $t0
(sw, 2880, 0, 9, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 10/12

Clock Cycle 6971:
 Current CPU Blocking $t0
(sw, 2880, 0, 10, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 11/12

Clock Cycle 6972:
 Current CPU Blocking $t0
(sw, 2880, 0, 11, 12, 958, )(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 12/12
Finished Instruction sw 2880 0 on Line 958

Clock Cycle 6973:
 Current CPU Blocking $t0
(lw, 2320, $t0, 0, 0, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Started lw 2320 $t0 on Line 959
Completed 1/2

Clock Cycle 6974:
 Current CPU Blocking $t0
(lw, 2320, $t0, 1, 2, 959, )(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2320 $t0 on Line 959

Clock Cycle 6975:
 Current CPU Blocking $t0
(lw, 2364, $t2, 0, 0, 961, )(sw, 1296, 3308, 0, 0, 962, )
Started lw 2364 $t2 on Line 961
Completed 1/2
DRAM Request(Read) Issued for lw 3664 $t0 on Line 963

Clock Cycle 6976:
 Current CPU Blocking 
(lw, 2364, $t2, 1, 2, 961, )(sw, 1296, 3308, 0, 0, 962, )(lw, 3664, $t0, 0, 0, 963, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2364 $t2 on Line 961
DRAM Request(Write) Issued for sw 3428 2104 on Line 964

Clock Cycle 6977:
 Current CPU Blocking 
(sw, 1296, 3308, 0, 0, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Started sw 1296 3308 on Line 962
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6978:
 Current CPU Blocking $t0
(sw, 1296, 3308, 1, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 2/22

Clock Cycle 6979:
 Current CPU Blocking $t0
(sw, 1296, 3308, 2, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 3/22

Clock Cycle 6980:
 Current CPU Blocking $t0
(sw, 1296, 3308, 3, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 4/22

Clock Cycle 6981:
 Current CPU Blocking $t0
(sw, 1296, 3308, 4, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 5/22

Clock Cycle 6982:
 Current CPU Blocking $t0
(sw, 1296, 3308, 5, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 6/22

Clock Cycle 6983:
 Current CPU Blocking $t0
(sw, 1296, 3308, 6, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 7/22

Clock Cycle 6984:
 Current CPU Blocking $t0
(sw, 1296, 3308, 7, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 8/22

Clock Cycle 6985:
 Current CPU Blocking $t0
(sw, 1296, 3308, 8, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 9/22

Clock Cycle 6986:
 Current CPU Blocking $t0
(sw, 1296, 3308, 9, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 10/22

Clock Cycle 6987:
 Current CPU Blocking $t0
(sw, 1296, 3308, 10, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 11/22

Clock Cycle 6988:
 Current CPU Blocking $t0
(sw, 1296, 3308, 11, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 12/22

Clock Cycle 6989:
 Current CPU Blocking $t0
(sw, 1296, 3308, 12, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 13/22

Clock Cycle 6990:
 Current CPU Blocking $t0
(sw, 1296, 3308, 13, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 14/22

Clock Cycle 6991:
 Current CPU Blocking $t0
(sw, 1296, 3308, 14, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 15/22

Clock Cycle 6992:
 Current CPU Blocking $t0
(sw, 1296, 3308, 15, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 16/22

Clock Cycle 6993:
 Current CPU Blocking $t0
(sw, 1296, 3308, 16, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 17/22

Clock Cycle 6994:
 Current CPU Blocking $t0
(sw, 1296, 3308, 17, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 18/22

Clock Cycle 6995:
 Current CPU Blocking $t0
(sw, 1296, 3308, 18, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 19/22

Clock Cycle 6996:
 Current CPU Blocking $t0
(sw, 1296, 3308, 19, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 20/22

Clock Cycle 6997:
 Current CPU Blocking $t0
(sw, 1296, 3308, 20, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 21/22

Clock Cycle 6998:
 Current CPU Blocking $t0
(sw, 1296, 3308, 21, 22, 962, )(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 22/22
Finished Instruction sw 1296 3308 on Line 962

Clock Cycle 6999:
 Current CPU Blocking $t0
(lw, 3664, $t0, 0, 0, 963, )(sw, 3428, 2104, 0, 0, 964, )
Started lw 3664 $t0 on Line 963
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7000:
 Current CPU Blocking $t0
(lw, 3664, $t0, 1, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 2/22

Clock Cycle 7001:
 Current CPU Blocking $t0
(lw, 3664, $t0, 2, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 3/22

Clock Cycle 7002:
 Current CPU Blocking $t0
(lw, 3664, $t0, 3, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 4/22

Clock Cycle 7003:
 Current CPU Blocking $t0
(lw, 3664, $t0, 4, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 5/22

Clock Cycle 7004:
 Current CPU Blocking $t0
(lw, 3664, $t0, 5, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 6/22

Clock Cycle 7005:
 Current CPU Blocking $t0
(lw, 3664, $t0, 6, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 7/22

Clock Cycle 7006:
 Current CPU Blocking $t0
(lw, 3664, $t0, 7, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 8/22

Clock Cycle 7007:
 Current CPU Blocking $t0
(lw, 3664, $t0, 8, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 9/22

Clock Cycle 7008:
 Current CPU Blocking $t0
(lw, 3664, $t0, 9, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 10/22
Memory at 1296 = 3308

Clock Cycle 7009:
 Current CPU Blocking $t0
(lw, 3664, $t0, 10, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 11/22

Clock Cycle 7010:
 Current CPU Blocking $t0
(lw, 3664, $t0, 11, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 12/22

Clock Cycle 7011:
 Current CPU Blocking $t0
(lw, 3664, $t0, 12, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 13/22

Clock Cycle 7012:
 Current CPU Blocking $t0
(lw, 3664, $t0, 13, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 14/22

Clock Cycle 7013:
 Current CPU Blocking $t0
(lw, 3664, $t0, 14, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 15/22

Clock Cycle 7014:
 Current CPU Blocking $t0
(lw, 3664, $t0, 15, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 16/22

Clock Cycle 7015:
 Current CPU Blocking $t0
(lw, 3664, $t0, 16, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 17/22

Clock Cycle 7016:
 Current CPU Blocking $t0
(lw, 3664, $t0, 17, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 18/22

Clock Cycle 7017:
 Current CPU Blocking $t0
(lw, 3664, $t0, 18, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 19/22

Clock Cycle 7018:
 Current CPU Blocking $t0
(lw, 3664, $t0, 19, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 20/22

Clock Cycle 7019:
 Current CPU Blocking $t0
(lw, 3664, $t0, 20, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 21/22

Clock Cycle 7020:
 Current CPU Blocking $t0
(lw, 3664, $t0, 21, 22, 963, )(sw, 3428, 2104, 0, 0, 964, )
Completed 22/22
$t0 = 2456
Finished Instruction lw 3664 $t0 on Line 963

Clock Cycle 7021:
 Current CPU Blocking $t0
(sw, 3428, 2104, 0, 0, 964, )
Started sw 3428 2104 on Line 964
Completed 1/2
addi$t2,$t0,2416
$t2 = 4872

Clock Cycle 7022:
 Current CPU Blocking 
(sw, 3428, 2104, 1, 2, 964, )
Completed 2/2
Finished Instruction sw 3428 2104 on Line 964
DRAM Request(Read) Issued for lw 3932 $t1 on Line 966

Clock Cycle 7023:
 Current CPU Blocking 
(lw, 3932, $t1, 0, 0, 966, )
Started lw 3932 $t1 on Line 966
Completed 1/2
addi$t3,$t4,1444
$t3 = 3548

Clock Cycle 7024:
 Current CPU Blocking 
(lw, 3932, $t1, 1, 2, 966, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3932 $t1 on Line 966
DRAM Request(Write) Issued for sw 1476 2456 on Line 968

Clock Cycle 7025:
 Current CPU Blocking 
(sw, 1476, 2456, 0, 0, 968, )
Started sw 1476 2456 on Line 968
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2136 3548 on Line 969

Clock Cycle 7026:
 Current CPU Blocking 
(sw, 1476, 2456, 1, 22, 968, )(sw, 2136, 3548, 0, 0, 969, )
Completed 2/22
DRAM Request(Read) Issued for lw 2340 $t1 on Line 970

Clock Cycle 7027:
 Current CPU Blocking 
(sw, 1476, 2456, 2, 22, 968, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )
Completed 3/22
DRAM Request(Write) Issued for sw 1652 4872 on Line 971

Clock Cycle 7028:
 Current CPU Blocking 
(sw, 1476, 2456, 3, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )
Completed 4/22
addi$t2,$t0,1800
$t2 = 4256

Clock Cycle 7029:
 Current CPU Blocking 
(sw, 1476, 2456, 4, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )
Completed 5/22
addi$t3,$t4,2644
$t3 = 4748

Clock Cycle 7030:
 Current CPU Blocking 
(sw, 1476, 2456, 5, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )
Completed 6/22
DRAM Request(Read) Issued for lw 2468 $t3 on Line 974

Clock Cycle 7031:
 Current CPU Blocking 
(sw, 1476, 2456, 6, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 7/22
DRAM Request(Write) Issued for sw 2004 4256 on Line 975

Clock Cycle 7032:
 Current CPU Blocking 
(sw, 1476, 2456, 7, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 8/22

Clock Cycle 7033:
 Current CPU Blocking $t1
(sw, 1476, 2456, 8, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 9/22

Clock Cycle 7034:
 Current CPU Blocking $t1
(sw, 1476, 2456, 9, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 10/22
Memory at 3428 = 2104

Clock Cycle 7035:
 Current CPU Blocking $t1
(sw, 1476, 2456, 10, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 11/22

Clock Cycle 7036:
 Current CPU Blocking $t1
(sw, 1476, 2456, 11, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 12/22

Clock Cycle 7037:
 Current CPU Blocking $t1
(sw, 1476, 2456, 12, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 13/22

Clock Cycle 7038:
 Current CPU Blocking $t1
(sw, 1476, 2456, 13, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 14/22

Clock Cycle 7039:
 Current CPU Blocking $t1
(sw, 1476, 2456, 14, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 15/22

Clock Cycle 7040:
 Current CPU Blocking $t1
(sw, 1476, 2456, 15, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 16/22

Clock Cycle 7041:
 Current CPU Blocking $t1
(sw, 1476, 2456, 16, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 17/22

Clock Cycle 7042:
 Current CPU Blocking $t1
(sw, 1476, 2456, 17, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 18/22

Clock Cycle 7043:
 Current CPU Blocking $t1
(sw, 1476, 2456, 18, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 19/22

Clock Cycle 7044:
 Current CPU Blocking $t1
(sw, 1476, 2456, 19, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 20/22

Clock Cycle 7045:
 Current CPU Blocking $t1
(sw, 1476, 2456, 20, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 21/22

Clock Cycle 7046:
 Current CPU Blocking $t1
(sw, 1476, 2456, 21, 22, 968, )(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 22/22
Finished Instruction sw 1476 2456 on Line 968

Clock Cycle 7047:
 Current CPU Blocking $t1
(sw, 1652, 4872, 0, 0, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Started sw 1652 4872 on Line 971
Completed 1/2

Clock Cycle 7048:
 Current CPU Blocking $t1
(sw, 1652, 4872, 1, 2, 971, )(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 2/2
Finished Instruction sw 1652 4872 on Line 971

Clock Cycle 7049:
 Current CPU Blocking $t1
(sw, 2004, 4256, 0, 0, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Started sw 2004 4256 on Line 975
Completed 1/2

Clock Cycle 7050:
 Current CPU Blocking $t1
(sw, 2004, 4256, 1, 2, 975, )(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 2/2
Finished Instruction sw 2004 4256 on Line 975

Clock Cycle 7051:
 Current CPU Blocking $t1
(sw, 2136, 3548, 0, 0, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Started sw 2136 3548 on Line 969
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7052:
 Current CPU Blocking $t1
(sw, 2136, 3548, 1, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 2/22

Clock Cycle 7053:
 Current CPU Blocking $t1
(sw, 2136, 3548, 2, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 3/22

Clock Cycle 7054:
 Current CPU Blocking $t1
(sw, 2136, 3548, 3, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 4/22

Clock Cycle 7055:
 Current CPU Blocking $t1
(sw, 2136, 3548, 4, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 5/22

Clock Cycle 7056:
 Current CPU Blocking $t1
(sw, 2136, 3548, 5, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 6/22

Clock Cycle 7057:
 Current CPU Blocking $t1
(sw, 2136, 3548, 6, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 7/22

Clock Cycle 7058:
 Current CPU Blocking $t1
(sw, 2136, 3548, 7, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 8/22

Clock Cycle 7059:
 Current CPU Blocking $t1
(sw, 2136, 3548, 8, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 9/22

Clock Cycle 7060:
 Current CPU Blocking $t1
(sw, 2136, 3548, 9, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 10/22
Memory at 1476 = 2456
Memory at 1652 = 4872
Memory at 2004 = 4256

Clock Cycle 7061:
 Current CPU Blocking $t1
(sw, 2136, 3548, 10, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 11/22

Clock Cycle 7062:
 Current CPU Blocking $t1
(sw, 2136, 3548, 11, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 12/22

Clock Cycle 7063:
 Current CPU Blocking $t1
(sw, 2136, 3548, 12, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 13/22

Clock Cycle 7064:
 Current CPU Blocking $t1
(sw, 2136, 3548, 13, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 14/22

Clock Cycle 7065:
 Current CPU Blocking $t1
(sw, 2136, 3548, 14, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 15/22

Clock Cycle 7066:
 Current CPU Blocking $t1
(sw, 2136, 3548, 15, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 16/22

Clock Cycle 7067:
 Current CPU Blocking $t1
(sw, 2136, 3548, 16, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 17/22

Clock Cycle 7068:
 Current CPU Blocking $t1
(sw, 2136, 3548, 17, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 18/22

Clock Cycle 7069:
 Current CPU Blocking $t1
(sw, 2136, 3548, 18, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 19/22

Clock Cycle 7070:
 Current CPU Blocking $t1
(sw, 2136, 3548, 19, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 20/22

Clock Cycle 7071:
 Current CPU Blocking $t1
(sw, 2136, 3548, 20, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 21/22

Clock Cycle 7072:
 Current CPU Blocking $t1
(sw, 2136, 3548, 21, 22, 969, )(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 22/22
Finished Instruction sw 2136 3548 on Line 969

Clock Cycle 7073:
 Current CPU Blocking $t1
(lw, 2340, $t1, 0, 0, 970, )(lw, 2468, $t3, 0, 0, 974, )
Started lw 2340 $t1 on Line 970
Completed 1/2

Clock Cycle 7074:
 Current CPU Blocking $t1
(lw, 2340, $t1, 1, 2, 970, )(lw, 2468, $t3, 0, 0, 974, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2340 $t1 on Line 970

Clock Cycle 7075:
 Current CPU Blocking $t1
(lw, 2468, $t3, 0, 0, 974, )
Started lw 2468 $t3 on Line 974
Completed 1/2
addi$t4,$t1,320
$t4 = 320

Clock Cycle 7076:
 Current CPU Blocking 
(lw, 2468, $t3, 1, 2, 974, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2468 $t3 on Line 974
DRAM Request(Read) Issued for lw 3012 $t4 on Line 977

Clock Cycle 7077:
 Current CPU Blocking 
(lw, 3012, $t4, 0, 0, 977, )
Started lw 3012 $t4 on Line 977
Completed 1/2
DRAM Request(Write) Issued for sw 664 2456 on Line 978

Clock Cycle 7078:
 Current CPU Blocking 
(lw, 3012, $t4, 1, 2, 977, )(sw, 664, 2456, 0, 0, 978, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3012 $t4 on Line 977
DRAM Request(Read) Issued for lw 1848 $t2 on Line 979

Clock Cycle 7079:
 Current CPU Blocking 
(sw, 664, 2456, 0, 0, 978, )(lw, 1848, $t2, 0, 0, 979, )
Started sw 664 2456 on Line 978
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1632 $t3 on Line 980

Clock Cycle 7080:
 Current CPU Blocking 
(sw, 664, 2456, 1, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 2/22

Clock Cycle 7081:
 Current CPU Blocking $t3
(sw, 664, 2456, 2, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 3/22

Clock Cycle 7082:
 Current CPU Blocking $t3
(sw, 664, 2456, 3, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 4/22

Clock Cycle 7083:
 Current CPU Blocking $t3
(sw, 664, 2456, 4, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 5/22

Clock Cycle 7084:
 Current CPU Blocking $t3
(sw, 664, 2456, 5, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 6/22

Clock Cycle 7085:
 Current CPU Blocking $t3
(sw, 664, 2456, 6, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 7/22

Clock Cycle 7086:
 Current CPU Blocking $t3
(sw, 664, 2456, 7, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 8/22

Clock Cycle 7087:
 Current CPU Blocking $t3
(sw, 664, 2456, 8, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 9/22

Clock Cycle 7088:
 Current CPU Blocking $t3
(sw, 664, 2456, 9, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 10/22
Memory at 2136 = 3548

Clock Cycle 7089:
 Current CPU Blocking $t3
(sw, 664, 2456, 10, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 11/22

Clock Cycle 7090:
 Current CPU Blocking $t3
(sw, 664, 2456, 11, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 12/22

Clock Cycle 7091:
 Current CPU Blocking $t3
(sw, 664, 2456, 12, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 13/22

Clock Cycle 7092:
 Current CPU Blocking $t3
(sw, 664, 2456, 13, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 14/22

Clock Cycle 7093:
 Current CPU Blocking $t3
(sw, 664, 2456, 14, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 15/22

Clock Cycle 7094:
 Current CPU Blocking $t3
(sw, 664, 2456, 15, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 16/22

Clock Cycle 7095:
 Current CPU Blocking $t3
(sw, 664, 2456, 16, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 17/22

Clock Cycle 7096:
 Current CPU Blocking $t3
(sw, 664, 2456, 17, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 18/22

Clock Cycle 7097:
 Current CPU Blocking $t3
(sw, 664, 2456, 18, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 19/22

Clock Cycle 7098:
 Current CPU Blocking $t3
(sw, 664, 2456, 19, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 20/22

Clock Cycle 7099:
 Current CPU Blocking $t3
(sw, 664, 2456, 20, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 21/22

Clock Cycle 7100:
 Current CPU Blocking $t3
(sw, 664, 2456, 21, 22, 978, )(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 22/22
Finished Instruction sw 664 2456 on Line 978

Clock Cycle 7101:
 Current CPU Blocking $t3
(lw, 1848, $t2, 0, 0, 979, )(lw, 1632, $t3, 0, 0, 980, )
Started lw 1848 $t2 on Line 979
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7102:
 Current CPU Blocking $t3
(lw, 1848, $t2, 1, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 2/22

Clock Cycle 7103:
 Current CPU Blocking $t3
(lw, 1848, $t2, 2, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 3/22

Clock Cycle 7104:
 Current CPU Blocking $t3
(lw, 1848, $t2, 3, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 4/22

Clock Cycle 7105:
 Current CPU Blocking $t3
(lw, 1848, $t2, 4, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 5/22

Clock Cycle 7106:
 Current CPU Blocking $t3
(lw, 1848, $t2, 5, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 6/22

Clock Cycle 7107:
 Current CPU Blocking $t3
(lw, 1848, $t2, 6, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 7/22

Clock Cycle 7108:
 Current CPU Blocking $t3
(lw, 1848, $t2, 7, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 8/22

Clock Cycle 7109:
 Current CPU Blocking $t3
(lw, 1848, $t2, 8, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 9/22

Clock Cycle 7110:
 Current CPU Blocking $t3
(lw, 1848, $t2, 9, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 10/22
Memory at 664 = 2456

Clock Cycle 7111:
 Current CPU Blocking $t3
(lw, 1848, $t2, 10, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 11/22

Clock Cycle 7112:
 Current CPU Blocking $t3
(lw, 1848, $t2, 11, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 12/22

Clock Cycle 7113:
 Current CPU Blocking $t3
(lw, 1848, $t2, 12, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 13/22

Clock Cycle 7114:
 Current CPU Blocking $t3
(lw, 1848, $t2, 13, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 14/22

Clock Cycle 7115:
 Current CPU Blocking $t3
(lw, 1848, $t2, 14, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 15/22

Clock Cycle 7116:
 Current CPU Blocking $t3
(lw, 1848, $t2, 15, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 16/22

Clock Cycle 7117:
 Current CPU Blocking $t3
(lw, 1848, $t2, 16, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 17/22

Clock Cycle 7118:
 Current CPU Blocking $t3
(lw, 1848, $t2, 17, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 18/22

Clock Cycle 7119:
 Current CPU Blocking $t3
(lw, 1848, $t2, 18, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 19/22

Clock Cycle 7120:
 Current CPU Blocking $t3
(lw, 1848, $t2, 19, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 20/22

Clock Cycle 7121:
 Current CPU Blocking $t3
(lw, 1848, $t2, 20, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 21/22

Clock Cycle 7122:
 Current CPU Blocking $t3
(lw, 1848, $t2, 21, 22, 979, )(lw, 1632, $t3, 0, 0, 980, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 979

Clock Cycle 7123:
 Current CPU Blocking $t3
(lw, 1632, $t3, 0, 0, 980, )
Started lw 1632 $t3 on Line 980
Completed 1/2

Clock Cycle 7124:
 Current CPU Blocking $t3
(lw, 1632, $t3, 1, 2, 980, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1632 $t3 on Line 980

Clock Cycle 7125:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 3416 $t3 on Line 981

Clock Cycle 7126:
 Current CPU Blocking 
(lw, 3416, $t3, 0, 0, 981, )
Started lw 3416 $t3 on Line 981
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1704 0 on Line 982

Clock Cycle 7127:
 Current CPU Blocking 
(lw, 3416, $t3, 1, 12, 981, )(sw, 1704, 0, 0, 0, 982, )
Completed 2/12
DRAM Request(Read) Issued for lw 232 $t0 on Line 983

Clock Cycle 7128:
 Current CPU Blocking 
(lw, 3416, $t3, 2, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 3/12

Clock Cycle 7129:
 Current CPU Blocking $t3
(lw, 3416, $t3, 3, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 4/12

Clock Cycle 7130:
 Current CPU Blocking $t3
(lw, 3416, $t3, 4, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 5/12

Clock Cycle 7131:
 Current CPU Blocking $t3
(lw, 3416, $t3, 5, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 6/12

Clock Cycle 7132:
 Current CPU Blocking $t3
(lw, 3416, $t3, 6, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 7/12

Clock Cycle 7133:
 Current CPU Blocking $t3
(lw, 3416, $t3, 7, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 8/12

Clock Cycle 7134:
 Current CPU Blocking $t3
(lw, 3416, $t3, 8, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 9/12

Clock Cycle 7135:
 Current CPU Blocking $t3
(lw, 3416, $t3, 9, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 10/12

Clock Cycle 7136:
 Current CPU Blocking $t3
(lw, 3416, $t3, 10, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 11/12

Clock Cycle 7137:
 Current CPU Blocking $t3
(lw, 3416, $t3, 11, 12, 981, )(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3416 $t3 on Line 981

Clock Cycle 7138:
 Current CPU Blocking $t3
(sw, 1704, 0, 0, 0, 982, )(lw, 232, $t0, 0, 0, 983, )
Started sw 1704 0 on Line 982
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3216 0 on Line 984

Clock Cycle 7139:
 Current CPU Blocking 
(sw, 1704, 0, 1, 12, 982, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 2/12
DRAM Request(Read) Issued for lw 2316 $t3 on Line 985

Clock Cycle 7140:
 Current CPU Blocking 
(sw, 1704, 0, 2, 12, 982, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )(lw, 2316, $t3, 0, 0, 985, )
Completed 3/12

Clock Cycle 7141:
 Current CPU Blocking $t3
(sw, 1704, 0, 3, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 4/12

Clock Cycle 7142:
 Current CPU Blocking $t3
(sw, 1704, 0, 4, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 5/12

Clock Cycle 7143:
 Current CPU Blocking $t3
(sw, 1704, 0, 5, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 6/12

Clock Cycle 7144:
 Current CPU Blocking $t3
(sw, 1704, 0, 6, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 7/12

Clock Cycle 7145:
 Current CPU Blocking $t3
(sw, 1704, 0, 7, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 8/12

Clock Cycle 7146:
 Current CPU Blocking $t3
(sw, 1704, 0, 8, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 9/12

Clock Cycle 7147:
 Current CPU Blocking $t3
(sw, 1704, 0, 9, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 10/12

Clock Cycle 7148:
 Current CPU Blocking $t3
(sw, 1704, 0, 10, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 11/12

Clock Cycle 7149:
 Current CPU Blocking $t3
(sw, 1704, 0, 11, 12, 982, )(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 12/12
Finished Instruction sw 1704 0 on Line 982

Clock Cycle 7150:
 Current CPU Blocking $t3
(lw, 2316, $t3, 0, 0, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Started lw 2316 $t3 on Line 985
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7151:
 Current CPU Blocking $t3
(lw, 2316, $t3, 1, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 2/22

Clock Cycle 7152:
 Current CPU Blocking $t3
(lw, 2316, $t3, 2, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 3/22

Clock Cycle 7153:
 Current CPU Blocking $t3
(lw, 2316, $t3, 3, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 4/22

Clock Cycle 7154:
 Current CPU Blocking $t3
(lw, 2316, $t3, 4, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 5/22

Clock Cycle 7155:
 Current CPU Blocking $t3
(lw, 2316, $t3, 5, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 6/22

Clock Cycle 7156:
 Current CPU Blocking $t3
(lw, 2316, $t3, 6, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 7/22

Clock Cycle 7157:
 Current CPU Blocking $t3
(lw, 2316, $t3, 7, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 8/22

Clock Cycle 7158:
 Current CPU Blocking $t3
(lw, 2316, $t3, 8, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 9/22

Clock Cycle 7159:
 Current CPU Blocking $t3
(lw, 2316, $t3, 9, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 10/22
Memory at 1704 = 0

Clock Cycle 7160:
 Current CPU Blocking $t3
(lw, 2316, $t3, 10, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 11/22

Clock Cycle 7161:
 Current CPU Blocking $t3
(lw, 2316, $t3, 11, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 12/22

Clock Cycle 7162:
 Current CPU Blocking $t3
(lw, 2316, $t3, 12, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 13/22

Clock Cycle 7163:
 Current CPU Blocking $t3
(lw, 2316, $t3, 13, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 14/22

Clock Cycle 7164:
 Current CPU Blocking $t3
(lw, 2316, $t3, 14, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 15/22

Clock Cycle 7165:
 Current CPU Blocking $t3
(lw, 2316, $t3, 15, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 16/22

Clock Cycle 7166:
 Current CPU Blocking $t3
(lw, 2316, $t3, 16, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 17/22

Clock Cycle 7167:
 Current CPU Blocking $t3
(lw, 2316, $t3, 17, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 18/22

Clock Cycle 7168:
 Current CPU Blocking $t3
(lw, 2316, $t3, 18, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 19/22

Clock Cycle 7169:
 Current CPU Blocking $t3
(lw, 2316, $t3, 19, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 20/22

Clock Cycle 7170:
 Current CPU Blocking $t3
(lw, 2316, $t3, 20, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 21/22

Clock Cycle 7171:
 Current CPU Blocking $t3
(lw, 2316, $t3, 21, 22, 985, )(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2316 $t3 on Line 985

Clock Cycle 7172:
 Current CPU Blocking $t3
(lw, 232, $t0, 0, 0, 983, )(sw, 3216, 0, 0, 0, 984, )
Started lw 232 $t0 on Line 983
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t3,2636
$t1 = 2636

Clock Cycle 7173:
 Current CPU Blocking 
(lw, 232, $t0, 1, 12, 983, )(sw, 3216, 0, 0, 0, 984, )
Completed 2/12
DRAM Request(Write) Issued for sw 840 0 on Line 987

Clock Cycle 7174:
 Current CPU Blocking 
(lw, 232, $t0, 2, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )
Completed 3/12
DRAM Request(Read) Issued for lw 3460 $t1 on Line 988

Clock Cycle 7175:
 Current CPU Blocking 
(lw, 232, $t0, 3, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )
Completed 4/12
DRAM Request(Write) Issued for sw 1960 0 on Line 989

Clock Cycle 7176:
 Current CPU Blocking 
(lw, 232, $t0, 4, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )
Completed 5/12
DRAM Request(Read) Issued for lw 2440 $t2 on Line 990

Clock Cycle 7177:
 Current CPU Blocking 
(lw, 232, $t0, 5, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 6/12

Clock Cycle 7178:
 Current CPU Blocking $t0
(lw, 232, $t0, 6, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 7/12

Clock Cycle 7179:
 Current CPU Blocking $t0
(lw, 232, $t0, 7, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 8/12

Clock Cycle 7180:
 Current CPU Blocking $t0
(lw, 232, $t0, 8, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 9/12

Clock Cycle 7181:
 Current CPU Blocking $t0
(lw, 232, $t0, 9, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 10/12

Clock Cycle 7182:
 Current CPU Blocking $t0
(lw, 232, $t0, 10, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 11/12

Clock Cycle 7183:
 Current CPU Blocking $t0
(lw, 232, $t0, 11, 12, 983, )(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 12/12
$t0 = 0
Finished Instruction lw 232 $t0 on Line 983

Clock Cycle 7184:
 Current CPU Blocking $t0
(sw, 840, 0, 0, 0, 987, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Started sw 840 0 on Line 987
Completed 1/2
DRAM Request(Read) Issued for lw 360 $t0 on Line 991

Clock Cycle 7185:
 Current CPU Blocking 
(sw, 840, 0, 1, 2, 987, )(lw, 360, $t0, 0, 0, 991, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 2/2
Finished Instruction sw 840 0 on Line 987

Clock Cycle 7186:
 Current CPU Blocking $t1
(lw, 360, $t0, 0, 0, 991, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Started lw 360 $t0 on Line 991
Completed 1/2

Clock Cycle 7187:
 Current CPU Blocking $t1
(lw, 360, $t0, 1, 2, 991, )(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 2/2
$t0 = 2764
Finished Instruction lw 360 $t0 on Line 991

Clock Cycle 7188:
 Current CPU Blocking $t1
(sw, 3216, 0, 0, 0, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Started sw 3216 0 on Line 984
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7189:
 Current CPU Blocking $t1
(sw, 3216, 0, 1, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 2/22

Clock Cycle 7190:
 Current CPU Blocking $t1
(sw, 3216, 0, 2, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 3/22

Clock Cycle 7191:
 Current CPU Blocking $t1
(sw, 3216, 0, 3, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 4/22

Clock Cycle 7192:
 Current CPU Blocking $t1
(sw, 3216, 0, 4, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 5/22

Clock Cycle 7193:
 Current CPU Blocking $t1
(sw, 3216, 0, 5, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 6/22

Clock Cycle 7194:
 Current CPU Blocking $t1
(sw, 3216, 0, 6, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 7/22

Clock Cycle 7195:
 Current CPU Blocking $t1
(sw, 3216, 0, 7, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 8/22

Clock Cycle 7196:
 Current CPU Blocking $t1
(sw, 3216, 0, 8, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 9/22

Clock Cycle 7197:
 Current CPU Blocking $t1
(sw, 3216, 0, 9, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 10/22

Clock Cycle 7198:
 Current CPU Blocking $t1
(sw, 3216, 0, 10, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 11/22

Clock Cycle 7199:
 Current CPU Blocking $t1
(sw, 3216, 0, 11, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 12/22

Clock Cycle 7200:
 Current CPU Blocking $t1
(sw, 3216, 0, 12, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 13/22

Clock Cycle 7201:
 Current CPU Blocking $t1
(sw, 3216, 0, 13, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 14/22

Clock Cycle 7202:
 Current CPU Blocking $t1
(sw, 3216, 0, 14, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 15/22

Clock Cycle 7203:
 Current CPU Blocking $t1
(sw, 3216, 0, 15, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 16/22

Clock Cycle 7204:
 Current CPU Blocking $t1
(sw, 3216, 0, 16, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 17/22

Clock Cycle 7205:
 Current CPU Blocking $t1
(sw, 3216, 0, 17, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 18/22

Clock Cycle 7206:
 Current CPU Blocking $t1
(sw, 3216, 0, 18, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 19/22

Clock Cycle 7207:
 Current CPU Blocking $t1
(sw, 3216, 0, 19, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 20/22

Clock Cycle 7208:
 Current CPU Blocking $t1
(sw, 3216, 0, 20, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 21/22

Clock Cycle 7209:
 Current CPU Blocking $t1
(sw, 3216, 0, 21, 22, 984, )(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 22/22
Finished Instruction sw 3216 0 on Line 984

Clock Cycle 7210:
 Current CPU Blocking $t1
(lw, 3460, $t1, 0, 0, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Started lw 3460 $t1 on Line 988
Completed 1/2

Clock Cycle 7211:
 Current CPU Blocking $t1
(lw, 3460, $t1, 1, 2, 988, )(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3460 $t1 on Line 988

Clock Cycle 7212:
 Current CPU Blocking $t1
(sw, 1960, 0, 0, 0, 989, )(lw, 2440, $t2, 0, 0, 990, )
Started sw 1960 0 on Line 989
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 404 0 on Line 992

Clock Cycle 7213:
 Current CPU Blocking 
(sw, 1960, 0, 1, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 2/22
addi$t1,$t1,2600
$t1 = 2600

Clock Cycle 7214:
 Current CPU Blocking 
(sw, 1960, 0, 2, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 3/22

Clock Cycle 7215:
 Current CPU Blocking $t2
(sw, 1960, 0, 3, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 4/22

Clock Cycle 7216:
 Current CPU Blocking $t2
(sw, 1960, 0, 4, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 5/22

Clock Cycle 7217:
 Current CPU Blocking $t2
(sw, 1960, 0, 5, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 6/22

Clock Cycle 7218:
 Current CPU Blocking $t2
(sw, 1960, 0, 6, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 7/22

Clock Cycle 7219:
 Current CPU Blocking $t2
(sw, 1960, 0, 7, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 8/22

Clock Cycle 7220:
 Current CPU Blocking $t2
(sw, 1960, 0, 8, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 9/22

Clock Cycle 7221:
 Current CPU Blocking $t2
(sw, 1960, 0, 9, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 10/22

Clock Cycle 7222:
 Current CPU Blocking $t2
(sw, 1960, 0, 10, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 11/22

Clock Cycle 7223:
 Current CPU Blocking $t2
(sw, 1960, 0, 11, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 12/22

Clock Cycle 7224:
 Current CPU Blocking $t2
(sw, 1960, 0, 12, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 13/22

Clock Cycle 7225:
 Current CPU Blocking $t2
(sw, 1960, 0, 13, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 14/22

Clock Cycle 7226:
 Current CPU Blocking $t2
(sw, 1960, 0, 14, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 15/22

Clock Cycle 7227:
 Current CPU Blocking $t2
(sw, 1960, 0, 15, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 16/22

Clock Cycle 7228:
 Current CPU Blocking $t2
(sw, 1960, 0, 16, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 17/22

Clock Cycle 7229:
 Current CPU Blocking $t2
(sw, 1960, 0, 17, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 18/22

Clock Cycle 7230:
 Current CPU Blocking $t2
(sw, 1960, 0, 18, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 19/22

Clock Cycle 7231:
 Current CPU Blocking $t2
(sw, 1960, 0, 19, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 20/22

Clock Cycle 7232:
 Current CPU Blocking $t2
(sw, 1960, 0, 20, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 21/22

Clock Cycle 7233:
 Current CPU Blocking $t2
(sw, 1960, 0, 21, 22, 989, )(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 22/22
Finished Instruction sw 1960 0 on Line 989

Clock Cycle 7234:
 Current CPU Blocking $t2
(lw, 2440, $t2, 0, 0, 990, )(sw, 404, 0, 0, 0, 992, )
Started lw 2440 $t2 on Line 990
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7235:
 Current CPU Blocking $t2
(lw, 2440, $t2, 1, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 2/22

Clock Cycle 7236:
 Current CPU Blocking $t2
(lw, 2440, $t2, 2, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 3/22

Clock Cycle 7237:
 Current CPU Blocking $t2
(lw, 2440, $t2, 3, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 4/22

Clock Cycle 7238:
 Current CPU Blocking $t2
(lw, 2440, $t2, 4, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 5/22

Clock Cycle 7239:
 Current CPU Blocking $t2
(lw, 2440, $t2, 5, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 6/22

Clock Cycle 7240:
 Current CPU Blocking $t2
(lw, 2440, $t2, 6, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 7/22

Clock Cycle 7241:
 Current CPU Blocking $t2
(lw, 2440, $t2, 7, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 8/22

Clock Cycle 7242:
 Current CPU Blocking $t2
(lw, 2440, $t2, 8, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 9/22

Clock Cycle 7243:
 Current CPU Blocking $t2
(lw, 2440, $t2, 9, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 10/22

Clock Cycle 7244:
 Current CPU Blocking $t2
(lw, 2440, $t2, 10, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 11/22

Clock Cycle 7245:
 Current CPU Blocking $t2
(lw, 2440, $t2, 11, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 12/22

Clock Cycle 7246:
 Current CPU Blocking $t2
(lw, 2440, $t2, 12, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 13/22

Clock Cycle 7247:
 Current CPU Blocking $t2
(lw, 2440, $t2, 13, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 14/22

Clock Cycle 7248:
 Current CPU Blocking $t2
(lw, 2440, $t2, 14, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 15/22

Clock Cycle 7249:
 Current CPU Blocking $t2
(lw, 2440, $t2, 15, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 16/22

Clock Cycle 7250:
 Current CPU Blocking $t2
(lw, 2440, $t2, 16, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 17/22

Clock Cycle 7251:
 Current CPU Blocking $t2
(lw, 2440, $t2, 17, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 18/22

Clock Cycle 7252:
 Current CPU Blocking $t2
(lw, 2440, $t2, 18, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 19/22

Clock Cycle 7253:
 Current CPU Blocking $t2
(lw, 2440, $t2, 19, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 20/22

Clock Cycle 7254:
 Current CPU Blocking $t2
(lw, 2440, $t2, 20, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 21/22

Clock Cycle 7255:
 Current CPU Blocking $t2
(lw, 2440, $t2, 21, 22, 990, )(sw, 404, 0, 0, 0, 992, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2440 $t2 on Line 990

Clock Cycle 7256:
 Current CPU Blocking $t2
(sw, 404, 0, 0, 0, 992, )
Started sw 404 0 on Line 992
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t3,2028
$t2 = 2028

Clock Cycle 7257:
 Current CPU Blocking 
(sw, 404, 0, 1, 12, 992, )
Completed 2/12
addi$t0,$t4,1712
$t0 = 1712

Clock Cycle 7258:
 Current CPU Blocking 
(sw, 404, 0, 2, 12, 992, )
Completed 3/12
DRAM Request(Write) Issued for sw 1208 2600 on Line 996

Clock Cycle 7259:
 Current CPU Blocking 
(sw, 404, 0, 3, 12, 992, )(sw, 1208, 2600, 0, 0, 996, )
Completed 4/12
DRAM Request(Write) Issued for sw 2048 0 on Line 997

Clock Cycle 7260:
 Current CPU Blocking 
(sw, 404, 0, 4, 12, 992, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 5/12
DRAM Request(Read) Issued for lw 3540 $t1 on Line 998

Clock Cycle 7261:
 Current CPU Blocking 
(sw, 404, 0, 5, 12, 992, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )(lw, 3540, $t1, 0, 0, 998, )
Completed 6/12

Clock Cycle 7262:
 Current CPU Blocking $t1
(sw, 404, 0, 6, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 7/12

Clock Cycle 7263:
 Current CPU Blocking $t1
(sw, 404, 0, 7, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 8/12

Clock Cycle 7264:
 Current CPU Blocking $t1
(sw, 404, 0, 8, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 9/12

Clock Cycle 7265:
 Current CPU Blocking $t1
(sw, 404, 0, 9, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 10/12

Clock Cycle 7266:
 Current CPU Blocking $t1
(sw, 404, 0, 10, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 11/12

Clock Cycle 7267:
 Current CPU Blocking $t1
(sw, 404, 0, 11, 12, 992, )(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 12/12
Finished Instruction sw 404 0 on Line 992

Clock Cycle 7268:
 Current CPU Blocking $t1
(lw, 3540, $t1, 0, 0, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Started lw 3540 $t1 on Line 998
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7269:
 Current CPU Blocking $t1
(lw, 3540, $t1, 1, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 2/22

Clock Cycle 7270:
 Current CPU Blocking $t1
(lw, 3540, $t1, 2, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 3/22

Clock Cycle 7271:
 Current CPU Blocking $t1
(lw, 3540, $t1, 3, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 4/22

Clock Cycle 7272:
 Current CPU Blocking $t1
(lw, 3540, $t1, 4, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 5/22

Clock Cycle 7273:
 Current CPU Blocking $t1
(lw, 3540, $t1, 5, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 6/22

Clock Cycle 7274:
 Current CPU Blocking $t1
(lw, 3540, $t1, 6, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 7/22

Clock Cycle 7275:
 Current CPU Blocking $t1
(lw, 3540, $t1, 7, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 8/22

Clock Cycle 7276:
 Current CPU Blocking $t1
(lw, 3540, $t1, 8, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 9/22

Clock Cycle 7277:
 Current CPU Blocking $t1
(lw, 3540, $t1, 9, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 10/22
Memory at 404 = 0

Clock Cycle 7278:
 Current CPU Blocking $t1
(lw, 3540, $t1, 10, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 11/22

Clock Cycle 7279:
 Current CPU Blocking $t1
(lw, 3540, $t1, 11, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 12/22

Clock Cycle 7280:
 Current CPU Blocking $t1
(lw, 3540, $t1, 12, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 13/22

Clock Cycle 7281:
 Current CPU Blocking $t1
(lw, 3540, $t1, 13, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 14/22

Clock Cycle 7282:
 Current CPU Blocking $t1
(lw, 3540, $t1, 14, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 15/22

Clock Cycle 7283:
 Current CPU Blocking $t1
(lw, 3540, $t1, 15, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 16/22

Clock Cycle 7284:
 Current CPU Blocking $t1
(lw, 3540, $t1, 16, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 17/22

Clock Cycle 7285:
 Current CPU Blocking $t1
(lw, 3540, $t1, 17, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 18/22

Clock Cycle 7286:
 Current CPU Blocking $t1
(lw, 3540, $t1, 18, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 19/22

Clock Cycle 7287:
 Current CPU Blocking $t1
(lw, 3540, $t1, 19, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 20/22

Clock Cycle 7288:
 Current CPU Blocking $t1
(lw, 3540, $t1, 20, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 21/22

Clock Cycle 7289:
 Current CPU Blocking $t1
(lw, 3540, $t1, 21, 22, 998, )(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3540 $t1 on Line 998

Clock Cycle 7290:
 Current CPU Blocking $t1
(sw, 1208, 2600, 0, 0, 996, )(sw, 2048, 0, 0, 0, 997, )
Started sw 1208 2600 on Line 996
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3368 0 on Line 999

Clock Cycle 7291:
 Current CPU Blocking 
(sw, 1208, 2600, 1, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 2/12
addi$t3,$t3,3752
$t3 = 3752

Clock Cycle 7292:
 Current CPU Blocking 
(sw, 1208, 2600, 2, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 3/12

Clock Cycle 7293:
 Current CPU Blocking 
(sw, 1208, 2600, 3, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 4/12

Clock Cycle 7294:
 Current CPU Blocking 
(sw, 1208, 2600, 4, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 5/12

Clock Cycle 7295:
 Current CPU Blocking 
(sw, 1208, 2600, 5, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 6/12

Clock Cycle 7296:
 Current CPU Blocking 
(sw, 1208, 2600, 6, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 7/12

Clock Cycle 7297:
 Current CPU Blocking 
(sw, 1208, 2600, 7, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 8/12

Clock Cycle 7298:
 Current CPU Blocking 
(sw, 1208, 2600, 8, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 9/12

Clock Cycle 7299:
 Current CPU Blocking 
(sw, 1208, 2600, 9, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 10/12

Clock Cycle 7300:
 Current CPU Blocking 
(sw, 1208, 2600, 10, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 11/12

Clock Cycle 7301:
 Current CPU Blocking 
(sw, 1208, 2600, 11, 12, 996, )(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 12/12
Finished Instruction sw 1208 2600 on Line 996

Clock Cycle 7302:
 Current CPU Blocking 
(sw, 2048, 0, 0, 0, 997, )(sw, 3368, 0, 0, 0, 999, )
Started sw 2048 0 on Line 997
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7303:
 Current CPU Blocking 
(sw, 2048, 0, 1, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 2/22

Clock Cycle 7304:
 Current CPU Blocking 
(sw, 2048, 0, 2, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 3/22

Clock Cycle 7305:
 Current CPU Blocking 
(sw, 2048, 0, 3, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 4/22

Clock Cycle 7306:
 Current CPU Blocking 
(sw, 2048, 0, 4, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 5/22

Clock Cycle 7307:
 Current CPU Blocking 
(sw, 2048, 0, 5, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 6/22

Clock Cycle 7308:
 Current CPU Blocking 
(sw, 2048, 0, 6, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 7/22

Clock Cycle 7309:
 Current CPU Blocking 
(sw, 2048, 0, 7, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 8/22

Clock Cycle 7310:
 Current CPU Blocking 
(sw, 2048, 0, 8, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 9/22

Clock Cycle 7311:
 Current CPU Blocking 
(sw, 2048, 0, 9, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 10/22
Memory at 1208 = 2600

Clock Cycle 7312:
 Current CPU Blocking 
(sw, 2048, 0, 10, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 11/22

Clock Cycle 7313:
 Current CPU Blocking 
(sw, 2048, 0, 11, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 12/22

Clock Cycle 7314:
 Current CPU Blocking 
(sw, 2048, 0, 12, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 13/22

Clock Cycle 7315:
 Current CPU Blocking 
(sw, 2048, 0, 13, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 14/22

Clock Cycle 7316:
 Current CPU Blocking 
(sw, 2048, 0, 14, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 15/22

Clock Cycle 7317:
 Current CPU Blocking 
(sw, 2048, 0, 15, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 16/22

Clock Cycle 7318:
 Current CPU Blocking 
(sw, 2048, 0, 16, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 17/22

Clock Cycle 7319:
 Current CPU Blocking 
(sw, 2048, 0, 17, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 18/22

Clock Cycle 7320:
 Current CPU Blocking 
(sw, 2048, 0, 18, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 19/22

Clock Cycle 7321:
 Current CPU Blocking 
(sw, 2048, 0, 19, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 20/22

Clock Cycle 7322:
 Current CPU Blocking 
(sw, 2048, 0, 20, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 21/22

Clock Cycle 7323:
 Current CPU Blocking 
(sw, 2048, 0, 21, 22, 997, )(sw, 3368, 0, 0, 0, 999, )
Completed 22/22
Finished Instruction sw 2048 0 on Line 997

Clock Cycle 7324:
 Current CPU Blocking 
(sw, 3368, 0, 0, 0, 999, )
Started sw 3368 0 on Line 999
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7325:
 Current CPU Blocking 
(sw, 3368, 0, 1, 22, 999, )
Completed 2/22

Clock Cycle 7326:
 Current CPU Blocking 
(sw, 3368, 0, 2, 22, 999, )
Completed 3/22

Clock Cycle 7327:
 Current CPU Blocking 
(sw, 3368, 0, 3, 22, 999, )
Completed 4/22

Clock Cycle 7328:
 Current CPU Blocking 
(sw, 3368, 0, 4, 22, 999, )
Completed 5/22

Clock Cycle 7329:
 Current CPU Blocking 
(sw, 3368, 0, 5, 22, 999, )
Completed 6/22

Clock Cycle 7330:
 Current CPU Blocking 
(sw, 3368, 0, 6, 22, 999, )
Completed 7/22

Clock Cycle 7331:
 Current CPU Blocking 
(sw, 3368, 0, 7, 22, 999, )
Completed 8/22

Clock Cycle 7332:
 Current CPU Blocking 
(sw, 3368, 0, 8, 22, 999, )
Completed 9/22

Clock Cycle 7333:
 Current CPU Blocking 
(sw, 3368, 0, 9, 22, 999, )
Completed 10/22

Clock Cycle 7334:
 Current CPU Blocking 
(sw, 3368, 0, 10, 22, 999, )
Completed 11/22

Clock Cycle 7335:
 Current CPU Blocking 
(sw, 3368, 0, 11, 22, 999, )
Completed 12/22

Clock Cycle 7336:
 Current CPU Blocking 
(sw, 3368, 0, 12, 22, 999, )
Completed 13/22

Clock Cycle 7337:
 Current CPU Blocking 
(sw, 3368, 0, 13, 22, 999, )
Completed 14/22

Clock Cycle 7338:
 Current CPU Blocking 
(sw, 3368, 0, 14, 22, 999, )
Completed 15/22

Clock Cycle 7339:
 Current CPU Blocking 
(sw, 3368, 0, 15, 22, 999, )
Completed 16/22

Clock Cycle 7340:
 Current CPU Blocking 
(sw, 3368, 0, 16, 22, 999, )
Completed 17/22

Clock Cycle 7341:
 Current CPU Blocking 
(sw, 3368, 0, 17, 22, 999, )
Completed 18/22

Clock Cycle 7342:
 Current CPU Blocking 
(sw, 3368, 0, 18, 22, 999, )
Completed 19/22

Clock Cycle 7343:
 Current CPU Blocking 
(sw, 3368, 0, 19, 22, 999, )
Completed 20/22

Clock Cycle 7344:
 Current CPU Blocking 
(sw, 3368, 0, 20, 22, 999, )
Completed 21/22

Clock Cycle 7345:
 Current CPU Blocking 
(sw, 3368, 0, 21, 22, 999, )
Completed 22/22
Finished Instruction sw 3368 0 on Line 999
Total Number of cycles taken = 7345
Total Number of Row Buffer Updates = 710

DRAM memory structure :
Memory at row 0 column 1 address 4 = 3816
Memory at row 0 column 6 address 24 = 1928
Memory at row 0 column 15 address 60 = 5968
Memory at row 0 column 26 address 104 = 2964
Memory at row 0 column 47 address 188 = 1032
Memory at row 0 column 48 address 192 = 688
Memory at row 0 column 67 address 268 = 6452
Memory at row 0 column 76 address 304 = 2652
Memory at row 0 column 78 address 312 = 6452
Memory at row 0 column 79 address 316 = 6384
Memory at row 0 column 82 address 328 = 7752
Memory at row 0 column 84 address 336 = 2320
Memory at row 0 column 86 address 344 = 3320
Memory at row 0 column 90 address 360 = 2764
Memory at row 0 column 97 address 388 = 860
Memory at row 0 column 99 address 396 = 3200
Memory at row 0 column 106 address 424 = 4648
Memory at row 0 column 107 address 428 = 60
Memory at row 0 column 109 address 436 = 9028
Memory at row 0 column 135 address 540 = 28
Memory at row 0 column 138 address 552 = 784
Memory at row 0 column 166 address 664 = 2456
Memory at row 0 column 171 address 684 = 1680
Memory at row 0 column 177 address 708 = 1684
Memory at row 0 column 187 address 748 = 3304
Memory at row 0 column 204 address 816 = 1104
Memory at row 0 column 214 address 856 = 1032
Memory at row 0 column 220 address 880 = 888
Memory at row 0 column 222 address 888 = 24
Memory at row 0 column 239 address 956 = 7752
Memory at row 0 column 253 address 1012 = 2964
Memory at row 1 column 0 address 1024 = 2708
Memory at row 1 column 2 address 1032 = 1212
Memory at row 1 column 7 address 1052 = 1788
Memory at row 1 column 20 address 1104 = 6452
Memory at row 1 column 35 address 1164 = 7312
Memory at row 1 column 38 address 1176 = 1300
Memory at row 1 column 43 address 1196 = 8892
Memory at row 1 column 46 address 1208 = 2600
Memory at row 1 column 59 address 1260 = 20024
Memory at row 1 column 60 address 1264 = 204
Memory at row 1 column 66 address 1288 = 3496
Memory at row 1 column 68 address 1296 = 3308
Memory at row 1 column 70 address 1304 = 764
Memory at row 1 column 99 address 1420 = 308
Memory at row 1 column 101 address 1428 = 5276
Memory at row 1 column 107 address 1452 = 1384
Memory at row 1 column 108 address 1456 = 3172
Memory at row 1 column 113 address 1476 = 2456
Memory at row 1 column 123 address 1516 = 2964
Memory at row 1 column 136 address 1568 = 2964
Memory at row 1 column 140 address 1584 = 3800
Memory at row 1 column 141 address 1588 = 6192
Memory at row 1 column 155 address 1644 = 1384
Memory at row 1 column 157 address 1652 = 4872
Memory at row 1 column 160 address 1664 = 688
Memory at row 1 column 171 address 1708 = 3700
Memory at row 1 column 174 address 1720 = 4648
Memory at row 1 column 185 address 1764 = 3080
Memory at row 1 column 187 address 1772 = 4684
Memory at row 1 column 202 address 1832 = 2452
Memory at row 1 column 207 address 1852 = 2060
Memory at row 1 column 216 address 1888 = 6192
Memory at row 1 column 218 address 1896 = 6512
Memory at row 1 column 232 address 1952 = 3952
Memory at row 1 column 238 address 1976 = 6384
Memory at row 1 column 239 address 1980 = 5276
Memory at row 1 column 245 address 2004 = 4256
Memory at row 1 column 255 address 2044 = 1104
Memory at row 2 column 9 address 2084 = 2096
Memory at row 2 column 22 address 2136 = 3548
Memory at row 2 column 25 address 2148 = 4672
Memory at row 2 column 29 address 2164 = 1032
Memory at row 2 column 35 address 2188 = 6512
Memory at row 2 column 46 address 2232 = 1764
Memory at row 2 column 48 address 2240 = 5288
Memory at row 2 column 61 address 2292 = 4568
Memory at row 2 column 70 address 2328 = 3080
Memory at row 2 column 76 address 2352 = 496
Memory at row 2 column 80 address 2368 = 2224
Memory at row 2 column 92 address 2416 = 16868
Memory at row 2 column 95 address 2428 = 8624
Memory at row 2 column 103 address 2460 = 3744
Memory at row 2 column 108 address 2480 = 2964
Memory at row 2 column 112 address 2496 = 664
Memory at row 2 column 115 address 2508 = 2248
Memory at row 2 column 119 address 2524 = 24
Memory at row 2 column 132 address 2576 = 3172
Memory at row 2 column 167 address 2716 = 556
Memory at row 2 column 171 address 2732 = 2612
Memory at row 2 column 183 address 2780 = 2320
Memory at row 2 column 194 address 2824 = 9964
Memory at row 2 column 204 address 2864 = 2096
Memory at row 2 column 205 address 2868 = 2480
Memory at row 2 column 209 address 2884 = 1212
Memory at row 2 column 210 address 2888 = 2708
Memory at row 2 column 223 address 2940 = 2920
Memory at row 2 column 235 address 2988 = 3756
Memory at row 2 column 244 address 3024 = 3972
Memory at row 2 column 248 address 3040 = 6508
Memory at row 2 column 250 address 3048 = 1272
Memory at row 2 column 252 address 3056 = 6908
Memory at row 3 column 6 address 3096 = 1764
Memory at row 3 column 8 address 3104 = 1996
Memory at row 3 column 14 address 3128 = 5168
Memory at row 3 column 29 address 3188 = 1748
Memory at row 3 column 42 address 3240 = 11768
Memory at row 3 column 43 address 3244 = 1212
Memory at row 3 column 45 address 3252 = 1616
Memory at row 3 column 49 address 3268 = 888
Memory at row 3 column 52 address 3280 = 2312
Memory at row 3 column 68 address 3344 = 5276
Memory at row 3 column 80 address 3392 = 3320
Memory at row 3 column 81 address 3396 = 2224
Memory at row 3 column 82 address 3400 = 2480
Memory at row 3 column 87 address 3420 = 3440
Memory at row 3 column 89 address 3428 = 2104
Memory at row 3 column 103 address 3484 = 16868
Memory at row 3 column 106 address 3496 = 152
Memory at row 3 column 112 address 3520 = 9028
Memory at row 3 column 114 address 3528 = 3252
Memory at row 3 column 120 address 3552 = 1656
Memory at row 3 column 123 address 3564 = 3252
Memory at row 3 column 132 address 3600 = 6620
Memory at row 3 column 136 address 3616 = 1788
Memory at row 3 column 142 address 3640 = 1384
Memory at row 3 column 146 address 3656 = 1616
Memory at row 3 column 148 address 3664 = 2456
Memory at row 3 column 150 address 3672 = 1900
Memory at row 3 column 158 address 3704 = 3800
Memory at row 3 column 172 address 3760 = 888
Memory at row 3 column 186 address 3816 = 3056
Memory at row 3 column 187 address 3820 = 4648
Memory at row 3 column 192 address 3840 = 11768

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 1712
t1 = 0
t2 = 2028
t3 = 3752
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
