{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673462243239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673462243240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 19:37:23 2023 " "Processing started: Wed Jan 11 19:37:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673462243240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462243240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_agh -c proj_agh " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_agh -c proj_agh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462243240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673462243747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673462243747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/proj_agh.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/proj_agh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_agh " "Found entity 1: proj_agh" {  } { { "rtl/proj_agh.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/proj_agh.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/power_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/power_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 power_ctrl " "Found entity 1: power_ctrl" {  } { { "rtl/power_ctrl.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/power_ctrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IP ip ctrl.sv(24) " "Verilog HDL Declaration information at ctrl.sv(24): object \"IP\" differs only in case from object \"ip\" in the same scope" {  } { { "rtl/ctrl.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/ctrl.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673462250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "rtl/ctrl.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/ctrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fadd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "rtl/fadd.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/fadd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adder_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gen " "Found entity 1: adder_gen" {  } { { "rtl/adder_gen.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/adder_gen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "rtl/mul.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/mul.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rtl/alu.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_pll/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_pll/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "ip/gen_pll/gen_pll.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/ip/gen_pll/gen_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_pll/gen_pll/gen_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_pll/gen_pll/gen_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll_0002 " "Found entity 1: gen_pll_0002" {  } { { "ip/gen_pll/gen_pll/gen_pll_0002.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/ip/gen_pll/gen_pll/gen_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_rom/gen_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_rom/gen_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_rom " "Found entity 1: gen_rom" {  } { { "ip/gen_rom/gen_rom.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/ip/gen_rom/gen_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_ram/gen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_ram/gen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ram " "Found entity 1: gen_ram" {  } { { "ip/gen_ram/gen_ram.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/ip/gen_ram/gen_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gen_ram_c/gen_ram_c.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/gen_ram_c/gen_ram_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ram_C " "Found entity 1: gen_ram_C" {  } { { "ip/gen_ram_C/gen_ram_C.v" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/ip/gen_ram_C/gen_ram_C.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673462250651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462250651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_clk proj_agh.sv(200) " "Verilog HDL Implicit Net warning at proj_agh.sv(200): created implicit net for \"ctrl_clk\"" {  } { { "rtl/proj_agh.sv" "" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/proj_agh.sv" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673462250651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_gen " "Elaborating entity \"adder_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673462250700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd fadd:fadd_generate\[0\].inst_GEN " "Elaborating entity \"fadd\" for hierarchy \"fadd:fadd_generate\[0\].inst_GEN\"" {  } { { "rtl/adder_gen.sv" "fadd_generate\[0\].inst_GEN" { Text "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/rtl/adder_gen.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673462250733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673462251277 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gen_pll 16 " "Ignored 16 assignments for entity \"gen_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673462251483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 22.1 -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673462251483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity gen_pll -sip ip/gen_pll/gen_pll.sip -library lib_gen_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1673462251483 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1673462251483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gen_pll_0002 317 " "Ignored 317 assignments for entity \"gen_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1673462251483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/output_files/proj_agh.map.smsg " "Generated suppressed messages file D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/proj_agh.zip/output_files/proj_agh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462251518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673462251737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673462251737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "509 " "Implemented 509 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673462251867 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673462251867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673462251867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673462251867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673462251879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 19:37:31 2023 " "Processing ended: Wed Jan 11 19:37:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673462251879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673462251879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673462251879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673462251879 ""}
