
\begin{figure}[t]
    \centering
    \begin{minipage}{0.8\textwidth}
        \small
        \inputminted[frame=single,]{SystemVerilog}{media/code/cache_lab/cache.svh}
    \end{minipage}
    \caption[
        Caching Lab starter code snippet
    ]{
        Snippet of \enquote{Labs with CVA6}'s Cache Lab starter code \cite{labsWithCVA6}. This lab focuses on implementing a victim cache with LRU replacement policy to improve hit rate when CVA6 is configured with a direct-mapped cache. Participants are expected to use modern SystemVerilog \mintinline{SystemVerilog}{typedef} and \mintinline{SystemVerilog}{struct} constructs.
    }
    \label{fig:cache_lab}
\end{figure}
