Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 23 00:31:16 2022
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.640       -3.628                     10                  869        0.092        0.000                      0                  869        3.750        0.000                       0                   203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.640       -3.628                     10                  869        0.092        0.000                      0                  869        3.750        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -3.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 2.905ns (27.475%)  route 7.668ns (72.525%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.847    13.755    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  mips/dp/pcreg/y_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.879    mips/dp/pcadd2/S[2]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.255 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.255    mips/dp/pcadd2/y_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.474 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.488    14.962    mips/dp/pcreg/y[4]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.295    15.257 r  mips/dp/pcreg/q[5]_rep_i_1/O
                         net (fo=1, routed)           0.565    15.822    mips/dp/pcreg/q[5]_rep_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.603    15.026    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)       -0.067    15.182    mips/dp/pcreg/q_reg[5]_rep_replica
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 2.905ns (27.944%)  route 7.491ns (72.056%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.847    13.755    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  mips/dp/pcreg/y_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.879    mips/dp/pcadd2/S[2]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.255 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.255    mips/dp/pcadd2/y_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.474 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.534    15.007    mips/dp/pcreg/y[4]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.295    15.302 r  mips/dp/pcreg/q[5]_rep_i_1_replica/O
                         net (fo=2, routed)           0.342    15.645    mips/dp/pcreg/q[5]_rep_i_1_n_0_repN
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.522    14.945    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y90          FDCE (Setup_fdce_C_D)       -0.067    15.101    mips/dp/pcreg/q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -0.543    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]_rep_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 2.905ns (27.943%)  route 7.491ns (72.057%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.847    13.755    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  mips/dp/pcreg/y_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.879    mips/dp/pcadd2/S[2]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.255 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.255    mips/dp/pcadd2/y_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.474 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.534    15.007    mips/dp/pcreg/y[4]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.295    15.302 r  mips/dp/pcreg/q[5]_rep_i_1_replica/O
                         net (fo=2, routed)           0.343    15.645    mips/dp/pcreg/q[5]_rep_i_1_n_0_repN
    SLICE_X9Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep_replica_1/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y91          FDCE (Setup_fdce_C_D)       -0.067    15.102    mips/dp/pcreg/q_reg[5]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -0.542    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 2.965ns (28.408%)  route 7.472ns (71.592%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.280 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.334    14.614    mips/dp/pcreg/y[3]
    SLICE_X9Y91          LUT3 (Prop_lut3_I2_O)        0.307    14.921 r  mips/dp/pcreg/q[4]_rep_i_1/O
                         net (fo=3, routed)           0.765    15.686    mips/dp/pcreg/q[4]_rep_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.602    15.025    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep_replica/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.067    15.181    mips/dp/pcreg/q_reg[4]_rep_replica
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.364ns  (logic 2.905ns (28.030%)  route 7.459ns (71.970%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.847    13.755    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.879 r  mips/dp/pcreg/y_carry_i_1__0/O
                         net (fo=1, routed)           0.000    13.879    mips/dp/pcadd2/S[2]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.255 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.255    mips/dp/pcadd2/y_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.474 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=3, routed)           0.512    14.986    mips/dp/pcreg/y[4]
    SLICE_X10Y96         LUT3 (Prop_lut3_I2_O)        0.295    15.281 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.332    15.613    mips/dp/pcreg/q[5]_i_1_n_0
    SLICE_X10Y96         FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.527    14.950    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)       -0.031    15.158    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.280ns  (logic 2.965ns (28.843%)  route 7.315ns (71.157%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.280 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.610    14.889    mips/dp/pcreg/y[3]
    SLICE_X10Y94         LUT3 (Prop_lut3_I2_O)        0.307    15.196 r  mips/dp/pcreg/q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.332    15.528    mips/dp/pcreg/q[4]_rep__0_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.527    14.950    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y94         FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep__0/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)       -0.031    15.158    mips/dp/pcreg/q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -15.528    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 2.965ns (29.066%)  route 7.236ns (70.934%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.280 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.334    14.614    mips/dp/pcreg/y[3]
    SLICE_X9Y91          LUT3 (Prop_lut3_I2_O)        0.307    14.921 r  mips/dp/pcreg/q[4]_rep_i_1/O
                         net (fo=3, routed)           0.529    15.450    mips/dp/pcreg/q[4]_rep_i_1_n_0
    SLICE_X9Y93          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.524    14.947    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y93          FDCE (Setup_fdce_C_D)       -0.067    15.103    mips/dp/pcreg/q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]_rep_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 2.965ns (29.567%)  route 7.063ns (70.433%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.280 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.334    14.614    mips/dp/pcreg/y[3]
    SLICE_X9Y91          LUT3 (Prop_lut3_I2_O)        0.307    14.921 r  mips/dp/pcreg/q[4]_rep_i_1/O
                         net (fo=3, routed)           0.356    15.277    mips/dp/pcreg/q[4]_rep_i_1_n_0
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]_rep_replica_1/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y92          FDCE (Setup_fdce_C_D)       -0.081    15.088    mips/dp/pcreg/q_reg[4]_rep_replica_1
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 2.551ns (25.839%)  route 7.322ns (74.161%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.867 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=1, routed)           0.408    14.275    mips/dp/pcreg/y[1]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.306    14.581 r  mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.540    15.121    mips/dp/pcreg/q[2]_i_1_n_0
    SLICE_X9Y91          FDCE                                         r  mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y91          FDCE (Setup_fdce_C_D)       -0.081    15.088    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.121    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.974ns  (logic 2.991ns (29.989%)  route 6.983ns (70.011%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.646     5.249    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y92         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=225, routed)         1.078     6.845    mips/dp/pcreg/Q[2]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.124     6.969 r  mips/dp/pcreg/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          1.172     8.140    mips/dp/rf/rf_reg_r2_0_31_12_17/ADDRB1
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.264 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=5, routed)           1.119     9.384    mips/dp/pcreg/rd20[15]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.124     9.508 r  mips/dp/pcreg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.781    10.289    mips/dp/pcreg/i__carry__0_i_9_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I1_O)        0.124    10.413 r  mips/dp/pcreg/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.413    mips/dp/alu/result0_inferred__3/i__carry__1_1[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.814 r  mips/dp/alu/result0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    mips/dp/alu/result0_inferred__3/i__carry__0_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.928 r  mips/dp/alu/result0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.928    mips/dp/alu/result0_inferred__3/i__carry__1_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.042 r  mips/dp/alu/result0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.953    11.995    mips/dp/pcreg/CO[0]
    SLICE_X9Y95          LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=2, routed)           0.665    12.784    mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.124    12.908 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.605    13.513    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124    13.637 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.637    mips/dp/pcadd2/S[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.280 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=3, routed)           0.610    14.889    mips/dp/pcreg/y[3]
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.333    15.222 r  mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.000    15.222    mips/dp/pcreg/q[4]_i_1_n_0
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.523    14.946    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y92          FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y92          FDCE (Setup_fdce_C_D)        0.047    15.216    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                 -0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  dmd/x7seg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    dmd/x7seg/clkdiv_reg[4]_i_1_n_7
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  dmd/x7seg/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    dmd/x7seg/clkdiv_reg[4]_i_1_n_5
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  dmd/x7seg/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    dmd/x7seg/clkdiv_reg[4]_i_1_n_6
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  dmd/x7seg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    dmd/x7seg/clkdiv_reg[4]_i_1_n_4
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDCE                                         r  dmd/x7seg/clkdiv_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  dmd/x7seg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    dmd/x7seg/clkdiv_reg[8]_i_1_n_7
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  dmd/x7seg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    dmd/x7seg/clkdiv_reg[8]_i_1_n_5
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  dmd/x7seg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    dmd/x7seg/clkdiv_reg[8]_i_1_n_4
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  dmd/x7seg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    dmd/x7seg/clkdiv_reg[8]_i_1_n_6
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  dmd/x7seg/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  dmd/x7seg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    dmd/x7seg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  dmd/x7seg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    dmd/x7seg/clkdiv_reg[12]_i_1_n_7
    SLICE_X1Y102         FDCE                                         r  dmd/x7seg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  dmd/x7seg/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dmd/x7seg/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/x7seg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.605     1.524    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  dmd/x7seg/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  dmd/x7seg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.774    dmd/x7seg/clkdiv_reg_n_0_[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  dmd/x7seg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    dmd/x7seg/clkdiv_reg[0]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  dmd/x7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    dmd/x7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  dmd/x7seg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    dmd/x7seg/clkdiv_reg[8]_i_1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  dmd/x7seg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    dmd/x7seg/clkdiv_reg[12]_i_1_n_5
    SLICE_X1Y102         FDCE                                         r  dmd/x7seg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.872     2.037    dmd/x7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  dmd/x7seg/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.105     1.896    dmd/x7seg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y92     dmd/io/led1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y93     dmd/io/led1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y92     dmd/io/led1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y93     dmd/io/led1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y93     dmd/io/led1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y90     dmd/io/led1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y93     dmd/io/led1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y90     dmd/io/led1_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y93     dmd/io/led1_reg[6]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    dmd/dmem/RAM_reg_0_63_23_23/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y93    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y93    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y93    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y93    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y93    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y91     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y91     dmd/dmem/RAM_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y91     dmd/dmem/RAM_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    dmd/dmem/RAM_reg_0_63_23_23/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_63_24_24/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_63_25_25/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_63_26_26/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y96     dmd/dmem/RAM_reg_0_63_27_27/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     dmd/dmem/RAM_reg_0_63_28_28/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     dmd/dmem/RAM_reg_0_63_29_29/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     dmd/dmem/RAM_reg_0_63_2_2/SP/CLK



