Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Q_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Q_block.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Q_block"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : Q_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/arxitektonikh1/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux5Bit.vhd" in Library work.
Architecture behavioral of Entity mux5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/demux1bit.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux4to1_5bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/demux2to4.vhd" in Library work.
Architecture behavioral of Entity demux2to4 is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux8to1_5Bit.vhd" in Library work.
Architecture behavioral of Entity mux8to1_5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/demux3to8.vhd" in Library work.
Architecture behavioral of Entity demux3to8 is up to date.
Compiling vhdl file "C:/arxitektonikh1/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux16to1_5bit.vhd" in Library work.
Architecture behavioral of Entity mux16to1_5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/demux4to16.vhd" in Library work.
Architecture behavioral of Entity demux4to16 is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg1BitR.vhd" in Library work.
Architecture behavioral of Entity reg1bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg5BitR.vhd" in Library work.
Architecture behavioral of Entity reg5bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/demux5to32.vhd" in Library work.
Architecture structural of Entity demux5to32 is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux32to1_5Bit.vhd" in Library work.
Architecture structural of Entity mux32to1_5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/Q_block.vhd" in Library work.
Entity <q_block> compiled.
Entity <q_block> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Q_block> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux5to32> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux32to1_5Bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux4to16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux3to8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux2to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Q_block> in library <work> (Architecture <behavioral>).
Entity <Q_block> analyzed. Unit <Q_block> generated.

Analyzing Entity <mux5Bit> in library <work> (Architecture <behavioral>).
Entity <mux5Bit> analyzed. Unit <mux5Bit> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <demux5to32> in library <work> (Architecture <structural>).
Entity <demux5to32> analyzed. Unit <demux5to32> generated.

Analyzing Entity <demux> in library <work> (Architecture <behavioral>).
Entity <demux> analyzed. Unit <demux> generated.

Analyzing Entity <demux4to16> in library <work> (Architecture <behavioral>).
Entity <demux4to16> analyzed. Unit <demux4to16> generated.

Analyzing Entity <demux3to8> in library <work> (Architecture <behavioral>).
Entity <demux3to8> analyzed. Unit <demux3to8> generated.

Analyzing Entity <demux2to4> in library <work> (Architecture <behavioral>).
Entity <demux2to4> analyzed. Unit <demux2to4> generated.

Analyzing Entity <mux32to1_5Bit> in library <work> (Architecture <structural>).
Entity <mux32to1_5Bit> analyzed. Unit <mux32to1_5Bit> generated.

Analyzing Entity <mux16to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux16to1_5Bit> analyzed. Unit <mux16to1_5Bit> generated.

Analyzing Entity <mux8to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux8to1_5Bit> analyzed. Unit <mux8to1_5Bit> generated.

Analyzing Entity <mux4to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_5Bit> analyzed. Unit <mux4to1_5Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <demux>.
    Related source file is "C:/arxitektonikh1/demux1bit.vhd".
Unit <demux> synthesized.


Synthesizing Unit <mux5Bit>.
    Related source file is "C:/arxitektonikh1/mux5Bit.vhd".
Unit <mux5Bit> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <demux2to4>.
    Related source file is "C:/arxitektonikh1/demux2to4.vhd".
Unit <demux2to4> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/arxitektonikh1/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <demux3to8>.
    Related source file is "C:/arxitektonikh1/demux3to8.vhd".
Unit <demux3to8> synthesized.


Synthesizing Unit <mux4to1_5Bit>.
    Related source file is "C:/arxitektonikh1/mux4to1_5bit.vhd".
Unit <mux4to1_5Bit> synthesized.


Synthesizing Unit <demux4to16>.
    Related source file is "C:/arxitektonikh1/demux4to16.vhd".
Unit <demux4to16> synthesized.


Synthesizing Unit <mux8to1_5Bit>.
    Related source file is "C:/arxitektonikh1/mux8to1_5Bit.vhd".
Unit <mux8to1_5Bit> synthesized.


Synthesizing Unit <demux5to32>.
    Related source file is "C:/arxitektonikh1/demux5to32.vhd".
Unit <demux5to32> synthesized.


Synthesizing Unit <mux16to1_5Bit>.
    Related source file is "C:/arxitektonikh1/mux16to1_5bit.vhd".
Unit <mux16to1_5Bit> synthesized.


Synthesizing Unit <mux32to1_5Bit>.
    Related source file is "C:/arxitektonikh1/mux32to1_5Bit.vhd".
Unit <mux32to1_5Bit> synthesized.


Synthesizing Unit <Q_block>.
    Related source file is "C:/arxitektonikh1/Q_block.vhd".
    Found 1-bit xor2 for signal <comp_out_0$xor0000>.
    Found 1-bit xor2 for signal <comp_out_0$xor0001>.
    Found 1-bit xor2 for signal <comp_out_0$xor0002>.
    Found 1-bit xor2 for signal <comp_out_0$xor0003>.
    Found 1-bit xor2 for signal <comp_out_0$xor0004>.
    Found 1-bit xor2 for signal <comp_out_1$xor0000>.
    Found 1-bit xor2 for signal <comp_out_1$xor0001>.
    Found 1-bit xor2 for signal <comp_out_1$xor0002>.
    Found 1-bit xor2 for signal <comp_out_1$xor0003>.
    Found 1-bit xor2 for signal <comp_out_1$xor0004>.
    Found 1-bit xor2 for signal <comp_out_10$xor0000>.
    Found 1-bit xor2 for signal <comp_out_10$xor0001>.
    Found 1-bit xor2 for signal <comp_out_10$xor0002>.
    Found 1-bit xor2 for signal <comp_out_10$xor0003>.
    Found 1-bit xor2 for signal <comp_out_10$xor0004>.
    Found 1-bit xor2 for signal <comp_out_11$xor0000>.
    Found 1-bit xor2 for signal <comp_out_11$xor0001>.
    Found 1-bit xor2 for signal <comp_out_11$xor0002>.
    Found 1-bit xor2 for signal <comp_out_11$xor0003>.
    Found 1-bit xor2 for signal <comp_out_11$xor0004>.
    Found 1-bit xor2 for signal <comp_out_12$xor0000>.
    Found 1-bit xor2 for signal <comp_out_12$xor0001>.
    Found 1-bit xor2 for signal <comp_out_12$xor0002>.
    Found 1-bit xor2 for signal <comp_out_12$xor0003>.
    Found 1-bit xor2 for signal <comp_out_12$xor0004>.
    Found 1-bit xor2 for signal <comp_out_13$xor0000>.
    Found 1-bit xor2 for signal <comp_out_13$xor0001>.
    Found 1-bit xor2 for signal <comp_out_13$xor0002>.
    Found 1-bit xor2 for signal <comp_out_13$xor0003>.
    Found 1-bit xor2 for signal <comp_out_13$xor0004>.
    Found 1-bit xor2 for signal <comp_out_14$xor0000>.
    Found 1-bit xor2 for signal <comp_out_14$xor0001>.
    Found 1-bit xor2 for signal <comp_out_14$xor0002>.
    Found 1-bit xor2 for signal <comp_out_14$xor0003>.
    Found 1-bit xor2 for signal <comp_out_14$xor0004>.
    Found 1-bit xor2 for signal <comp_out_15$xor0000>.
    Found 1-bit xor2 for signal <comp_out_15$xor0001>.
    Found 1-bit xor2 for signal <comp_out_15$xor0002>.
    Found 1-bit xor2 for signal <comp_out_15$xor0003>.
    Found 1-bit xor2 for signal <comp_out_15$xor0004>.
    Found 1-bit xor2 for signal <comp_out_16$xor0000>.
    Found 1-bit xor2 for signal <comp_out_16$xor0001>.
    Found 1-bit xor2 for signal <comp_out_16$xor0002>.
    Found 1-bit xor2 for signal <comp_out_16$xor0003>.
    Found 1-bit xor2 for signal <comp_out_16$xor0004>.
    Found 1-bit xor2 for signal <comp_out_17$xor0000>.
    Found 1-bit xor2 for signal <comp_out_17$xor0001>.
    Found 1-bit xor2 for signal <comp_out_17$xor0002>.
    Found 1-bit xor2 for signal <comp_out_17$xor0003>.
    Found 1-bit xor2 for signal <comp_out_17$xor0004>.
    Found 1-bit xor2 for signal <comp_out_18$xor0000>.
    Found 1-bit xor2 for signal <comp_out_18$xor0001>.
    Found 1-bit xor2 for signal <comp_out_18$xor0002>.
    Found 1-bit xor2 for signal <comp_out_18$xor0003>.
    Found 1-bit xor2 for signal <comp_out_18$xor0004>.
    Found 1-bit xor2 for signal <comp_out_19$xor0000>.
    Found 1-bit xor2 for signal <comp_out_19$xor0001>.
    Found 1-bit xor2 for signal <comp_out_19$xor0002>.
    Found 1-bit xor2 for signal <comp_out_19$xor0003>.
    Found 1-bit xor2 for signal <comp_out_19$xor0004>.
    Found 1-bit xor2 for signal <comp_out_2$xor0000>.
    Found 1-bit xor2 for signal <comp_out_2$xor0001>.
    Found 1-bit xor2 for signal <comp_out_2$xor0002>.
    Found 1-bit xor2 for signal <comp_out_2$xor0003>.
    Found 1-bit xor2 for signal <comp_out_2$xor0004>.
    Found 1-bit xor2 for signal <comp_out_20$xor0000>.
    Found 1-bit xor2 for signal <comp_out_20$xor0001>.
    Found 1-bit xor2 for signal <comp_out_20$xor0002>.
    Found 1-bit xor2 for signal <comp_out_20$xor0003>.
    Found 1-bit xor2 for signal <comp_out_20$xor0004>.
    Found 1-bit xor2 for signal <comp_out_21$xor0000>.
    Found 1-bit xor2 for signal <comp_out_21$xor0001>.
    Found 1-bit xor2 for signal <comp_out_21$xor0002>.
    Found 1-bit xor2 for signal <comp_out_21$xor0003>.
    Found 1-bit xor2 for signal <comp_out_21$xor0004>.
    Found 1-bit xor2 for signal <comp_out_22$xor0000>.
    Found 1-bit xor2 for signal <comp_out_22$xor0001>.
    Found 1-bit xor2 for signal <comp_out_22$xor0002>.
    Found 1-bit xor2 for signal <comp_out_22$xor0003>.
    Found 1-bit xor2 for signal <comp_out_22$xor0004>.
    Found 1-bit xor2 for signal <comp_out_23$xor0000>.
    Found 1-bit xor2 for signal <comp_out_23$xor0001>.
    Found 1-bit xor2 for signal <comp_out_23$xor0002>.
    Found 1-bit xor2 for signal <comp_out_23$xor0003>.
    Found 1-bit xor2 for signal <comp_out_23$xor0004>.
    Found 1-bit xor2 for signal <comp_out_24$xor0000>.
    Found 1-bit xor2 for signal <comp_out_24$xor0001>.
    Found 1-bit xor2 for signal <comp_out_24$xor0002>.
    Found 1-bit xor2 for signal <comp_out_24$xor0003>.
    Found 1-bit xor2 for signal <comp_out_24$xor0004>.
    Found 1-bit xor2 for signal <comp_out_25$xor0000>.
    Found 1-bit xor2 for signal <comp_out_25$xor0001>.
    Found 1-bit xor2 for signal <comp_out_25$xor0002>.
    Found 1-bit xor2 for signal <comp_out_25$xor0003>.
    Found 1-bit xor2 for signal <comp_out_25$xor0004>.
    Found 1-bit xor2 for signal <comp_out_26$xor0000>.
    Found 1-bit xor2 for signal <comp_out_26$xor0001>.
    Found 1-bit xor2 for signal <comp_out_26$xor0002>.
    Found 1-bit xor2 for signal <comp_out_26$xor0003>.
    Found 1-bit xor2 for signal <comp_out_26$xor0004>.
    Found 1-bit xor2 for signal <comp_out_27$xor0000>.
    Found 1-bit xor2 for signal <comp_out_27$xor0001>.
    Found 1-bit xor2 for signal <comp_out_27$xor0002>.
    Found 1-bit xor2 for signal <comp_out_27$xor0003>.
    Found 1-bit xor2 for signal <comp_out_27$xor0004>.
    Found 1-bit xor2 for signal <comp_out_28$xor0000>.
    Found 1-bit xor2 for signal <comp_out_28$xor0001>.
    Found 1-bit xor2 for signal <comp_out_28$xor0002>.
    Found 1-bit xor2 for signal <comp_out_28$xor0003>.
    Found 1-bit xor2 for signal <comp_out_28$xor0004>.
    Found 1-bit xor2 for signal <comp_out_29$xor0000>.
    Found 1-bit xor2 for signal <comp_out_29$xor0001>.
    Found 1-bit xor2 for signal <comp_out_29$xor0002>.
    Found 1-bit xor2 for signal <comp_out_29$xor0003>.
    Found 1-bit xor2 for signal <comp_out_29$xor0004>.
    Found 1-bit xor2 for signal <comp_out_3$xor0000>.
    Found 1-bit xor2 for signal <comp_out_3$xor0001>.
    Found 1-bit xor2 for signal <comp_out_3$xor0002>.
    Found 1-bit xor2 for signal <comp_out_3$xor0003>.
    Found 1-bit xor2 for signal <comp_out_3$xor0004>.
    Found 1-bit xor2 for signal <comp_out_30$xor0000>.
    Found 1-bit xor2 for signal <comp_out_30$xor0001>.
    Found 1-bit xor2 for signal <comp_out_30$xor0002>.
    Found 1-bit xor2 for signal <comp_out_30$xor0003>.
    Found 1-bit xor2 for signal <comp_out_30$xor0004>.
    Found 1-bit xor2 for signal <comp_out_31$xor0000>.
    Found 1-bit xor2 for signal <comp_out_31$xor0001>.
    Found 1-bit xor2 for signal <comp_out_31$xor0002>.
    Found 1-bit xor2 for signal <comp_out_31$xor0003>.
    Found 1-bit xor2 for signal <comp_out_31$xor0004>.
    Found 1-bit xor2 for signal <comp_out_4$xor0000>.
    Found 1-bit xor2 for signal <comp_out_4$xor0001>.
    Found 1-bit xor2 for signal <comp_out_4$xor0002>.
    Found 1-bit xor2 for signal <comp_out_4$xor0003>.
    Found 1-bit xor2 for signal <comp_out_4$xor0004>.
    Found 1-bit xor2 for signal <comp_out_5$xor0000>.
    Found 1-bit xor2 for signal <comp_out_5$xor0001>.
    Found 1-bit xor2 for signal <comp_out_5$xor0002>.
    Found 1-bit xor2 for signal <comp_out_5$xor0003>.
    Found 1-bit xor2 for signal <comp_out_5$xor0004>.
    Found 1-bit xor2 for signal <comp_out_6$xor0000>.
    Found 1-bit xor2 for signal <comp_out_6$xor0001>.
    Found 1-bit xor2 for signal <comp_out_6$xor0002>.
    Found 1-bit xor2 for signal <comp_out_6$xor0003>.
    Found 1-bit xor2 for signal <comp_out_6$xor0004>.
    Found 1-bit xor2 for signal <comp_out_7$xor0000>.
    Found 1-bit xor2 for signal <comp_out_7$xor0001>.
    Found 1-bit xor2 for signal <comp_out_7$xor0002>.
    Found 1-bit xor2 for signal <comp_out_7$xor0003>.
    Found 1-bit xor2 for signal <comp_out_7$xor0004>.
    Found 1-bit xor2 for signal <comp_out_8$xor0000>.
    Found 1-bit xor2 for signal <comp_out_8$xor0001>.
    Found 1-bit xor2 for signal <comp_out_8$xor0002>.
    Found 1-bit xor2 for signal <comp_out_8$xor0003>.
    Found 1-bit xor2 for signal <comp_out_8$xor0004>.
    Found 1-bit xor2 for signal <comp_out_9$xor0000>.
    Found 1-bit xor2 for signal <comp_out_9$xor0001>.
    Found 1-bit xor2 for signal <comp_out_9$xor0002>.
    Found 1-bit xor2 for signal <comp_out_9$xor0003>.
    Found 1-bit xor2 for signal <comp_out_9$xor0004>.
Unit <Q_block> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 160
 1-bit register                                        : 160
# Xors                                                 : 160
 1-bit xor2                                            : 160

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160
# Xors                                                 : 160
 1-bit xor2                                            : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Q_block> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Q_block, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Q_block.ngr
Top Level Output File Name         : Q_block
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 70

Cell Usage :
# BELS                             : 587
#      GND                         : 1
#      LUT2                        : 22
#      LUT3                        : 112
#      LUT4                        : 414
#      LUT4_L                      : 28
#      MUXF5                       : 10
# FlipFlops/Latches                : 160
#      FDC                         : 160
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 27
#      OBUF                        : 42
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      313  out of  14752     2%  
 Number of Slice Flip Flops:            160  out of  29504     0%  
 Number of 4 input LUTs:                576  out of  29504     1%  
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    250    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 160   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------+-------+
Control Signal                     | Buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------+-------+
N0(XST_GND:G)                      | NONE(GEN[0].Qreg/Reg1BitR0/flipflop0/q)| 160   |
-----------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.228ns (Maximum Frequency: 236.541MHz)
   Minimum input arrival time before clock: 6.537ns
   Maximum output required time after clock: 8.351ns
   Maximum combinational path delay: 10.871ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.228ns (frequency: 236.541MHz)
  Total number of paths / destination ports: 960 / 160
-------------------------------------------------------------------------
Delay:               4.228ns (Levels of Logic = 3)
  Source:            GEN[3].Qreg/Reg1BitR2/flipflop0/q (FF)
  Destination:       GEN[3].Qreg/Reg1BitR4/flipflop0/q (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: GEN[3].Qreg/Reg1BitR2/flipflop0/q to GEN[3].Qreg/Reg1BitR4/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.529  GEN[3].Qreg/Reg1BitR2/flipflop0/q (GEN[3].Qreg/Reg1BitR2/flipflop0/q)
     LUT4:I2->O            1   0.612   0.509  comp_out_3_mux000075 (comp_out_3_mux000075)
     LUT3:I0->O            6   0.612   0.572  comp_out_3_mux000077 (Value_WrEn_3_OBUF)
     LUT4:I3->O            1   0.612   0.000  GEN[3].Qreg/Reg1BitR4/mux0/output1 (GEN[3].Qreg/Reg1BitR4/muxOut)
     FDC:D                     0.268          GEN[3].Qreg/Reg1BitR4/flipflop0/q
    ----------------------------------------
    Total                      4.228ns (2.618ns logic, 1.610ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2400 / 160
-------------------------------------------------------------------------
Offset:              6.537ns (Levels of Logic = 5)
  Source:            CDB_valid (PAD)
  Destination:       GEN[31].Qreg/Reg1BitR4/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: CDB_valid to GEN[31].Qreg/Reg1BitR4/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  CDB_valid_IBUF (CDB_valid_IBUF)
     LUT2:I0->O           32   0.612   1.225  comp_out_0_mux000031 (N192)
     LUT3:I0->O            1   0.612   0.387  comp_out_9_mux00007 (comp_out_9_mux00007)
     LUT3:I2->O            6   0.612   0.572  comp_out_9_mux000077 (Value_WrEn_9_OBUF)
     LUT4:I3->O            1   0.612   0.000  GEN[9].Qreg/Reg1BitR4/mux0/output1 (GEN[9].Qreg/Reg1BitR4/muxOut)
     FDC:D                     0.268          GEN[9].Qreg/Reg1BitR4/flipflop0/q
    ----------------------------------------
    Total                      6.537ns (3.822ns logic, 2.715ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 480 / 42
-------------------------------------------------------------------------
Offset:              8.351ns (Levels of Logic = 5)
  Source:            GEN[7].Qreg/Reg1BitR4/flipflop0/q (FF)
  Destination:       Qj<4> (PAD)
  Source Clock:      Clk rising

  Data Path: GEN[7].Qreg/Reg1BitR4/flipflop0/q to Qj<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.568  GEN[7].Qreg/Reg1BitR4/flipflop0/q (GEN[7].Qreg/Reg1BitR4/flipflop0/q)
     LUT4:I1->O            1   0.612   0.509  muxk/mux5Bit0/mux4/output21 (muxk/mux5Bit0/mux4/output21)
     LUT2:I0->O            1   0.612   0.360  muxk/mux5Bit0/mux4/output27 (muxk/mux5Bit0/mux4/output27)
     LUT4:I3->O            1   0.612   0.426  muxk/mux5Bit0/mux4/output47 (muxk/mux5Bit0/mux4/output47)
     LUT4:I1->O            1   0.612   0.357  muxk/mux5Bit0/mux4/output282 (Qk_4_OBUF)
     OBUF:I->O                 3.169          Qk_4_OBUF (Qk<4>)
    ----------------------------------------
    Total                      8.351ns (6.131ns logic, 2.220ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1256 / 42
-------------------------------------------------------------------------
Delay:               10.871ns (Levels of Logic = 7)
  Source:            Rj<2> (PAD)
  Destination:       Qj<4> (PAD)

  Data Path: Rj<2> to Qj<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Rj_2_IBUF (Rj_2_IBUF)
     LUT3:I0->O           20   0.612   1.089  muxj/mux5Bit0/mux0/output1151 (N202)
     LUT4:I0->O            1   0.612   0.509  muxj/mux5Bit0/mux4/output21 (muxj/mux5Bit0/mux4/output21)
     LUT2:I0->O            1   0.612   0.360  muxj/mux5Bit0/mux4/output27 (muxj/mux5Bit0/mux4/output27)
     LUT4:I3->O            1   0.612   0.426  muxj/mux5Bit0/mux4/output47 (muxj/mux5Bit0/mux4/output47)
     LUT4:I1->O            1   0.612   0.357  muxj/mux5Bit0/mux4/output282 (Qj_4_OBUF)
     OBUF:I->O                 3.169          Qj_4_OBUF (Qj<4>)
    ----------------------------------------
    Total                     10.871ns (7.335ns logic, 3.536ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 16.26 secs
 
--> 

Total memory usage is 284580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

