// Seed: 1091067668
module module_0 (
    input id_0,
    output id_1,
    input tri1 id_2,
    output id_3
);
  assign id_3 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  type_13 id_7 (
      1'b0,
      id_2[1]
  );
  logic id_8;
  assign id_6 = id_6;
endmodule
