[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operator|Operator>io_out_0",
    "sources":[
      "~Operator|Operator>io_in_2",
      "~Operator|Operator>io_in_0",
      "~Operator|Operator>io_in_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operator|Operator>io_out_1",
    "sources":[
      "~Operator|Operator>io_in_2",
      "~Operator|Operator>io_in_0",
      "~Operator|Operator>io_in_1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operator|Operator>io_out_2",
    "sources":[
      "~Operator|Operator>io_in_2",
      "~Operator|Operator>io_in_0",
      "~Operator|Operator>io_in_1"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]