

================================================================
== Vitis HLS Report for 'Block_entry_proc_proc13'
================================================================
* Date:           Tue Dec  7 23:34:39 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     29|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |input_signal_out_blk_n  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  27|          6|    3|          6|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|start_out                | out |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|start_write              | out |    1| ap_ctrl_hs | Block_entry_proc_proc13 | return value |
|input_signal             |  in |   32|   ap_none  |       input_signal      |    pointer   |
|input_signal_out_din     | out |   32|   ap_fifo  |     input_signal_out    |    pointer   |
|input_signal_out_full_n  |  in |    1|   ap_fifo  |     input_signal_out    |    pointer   |
|input_signal_out_write   | out |    1|   ap_fifo  |     input_signal_out    |    pointer   |
+-------------------------+-----+-----+------------+-------------------------+--------------+

