\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc1\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ab0e27d0ca2bff437576854bacb9699b5}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a922fd78a2d5eaec0ee9336ed4c041342}{I2\+C2b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ada13234a5c895b0fc9f1c14ec4a9528d}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a9e8886908f3cbbec790d2d30a3c7f483}{U\+A\+R\+T4b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a62d895087116926a7cd1b840c9d33cb1}{U\+A\+R\+T5b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a79e36c0dff65f8ccf43d8cb827d3e637}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 20
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!I2\+C2b@{I2\+C2b}}
\index{I2\+C2b@{I2\+C2b}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I2\+C2b}{I2C2b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+I2\+C2b}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a922fd78a2d5eaec0ee9336ed4c041342}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a922fd78a2d5eaec0ee9336ed4c041342}
\mbox{[}6\mbox{]} I2\+C2 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ab0e27d0ca2bff437576854bacb9699b5}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ab0e27d0ca2bff437576854bacb9699b5}
\mbox{[}5\+:0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ada13234a5c895b0fc9f1c14ec4a9528d}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_ada13234a5c895b0fc9f1c14ec4a9528d}
\mbox{[}9\+:7\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a79e36c0dff65f8ccf43d8cb827d3e637}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a79e36c0dff65f8ccf43d8cb827d3e637}
\mbox{[}31\+:12\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!U\+A\+R\+T4b@{U\+A\+R\+T4b}}
\index{U\+A\+R\+T4b@{U\+A\+R\+T4b}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T4b}{UART4b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+U\+A\+R\+T4b}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a9e8886908f3cbbec790d2d30a3c7f483}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a9e8886908f3cbbec790d2d30a3c7f483}
\mbox{[}10\mbox{]} U\+A\+R\+T4 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}!U\+A\+R\+T5b@{U\+A\+R\+T5b}}
\index{U\+A\+R\+T5b@{U\+A\+R\+T5b}!\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T5b}{UART5b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields\+::\+U\+A\+R\+T5b}\hypertarget{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a62d895087116926a7cd1b840c9d33cb1}{}\label{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields_a62d895087116926a7cd1b840c9d33cb1}
\mbox{[}11\mbox{]} U\+A\+R\+T5 Clock Gate Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
